<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
    <meta http-equiv="Content-Style-Type" content="text/css" />
    <!-- MOTW-DISABLED saved from url=(0014)about:internet -->
    <title>Contents</title>
    <link rel="StyleSheet" href="css/hb_dspb_stdTOC.css" type="text/css" media="all" />
    <link rel="StyleSheet" href="css/webworks.css" type="text/css" media="all" />
    <script type="text/javascript" language="JavaScript1.2" src="scripts/expand.js"></script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        var  WebWorksRootPath = "";
      // -->
    </script>
  </head>
  <body style="background-repeat: no-repeat; border-bottom-color: Transparent; border-left-color: Transparent; border-right-color: Transparent; border-top-color: Transparent; border-top-style: solid; border-top-width: thin; margin-bottom: -150px; margin-left: 16px; margin-top: 65px">
    <div style="text-align: left;">
      <table cellspacing="0" summary="">
        <tr>
          <td>
            <a href="hb_dspb_std_COVER.html"><img src="images/prev.gif" alt="Previous" border="0" /></a>
          </td>
          <td>
            <a href="hb_dspb_std_ug_COVER.html"><img src="images/next.gif" alt="Next" border="0" /></a>
          </td>
          <td>
            <a href="ix.html"><img src="images/index.gif" alt="Index" border="0" /></a>
          </td>
        </tr>
      </table>
    </div>
    <hr align="left" />
    <blockquote>
      <div class="H0_contents"><a name="395378">Contents</a></div>
      <div class="H0_sectionTOC"><a href="hb_dspb_std_ug_COVER.html#999864" title="DSP Builder Standard Blockset User Guide" name="412975">Section&nbsp;I.&nbsp;DSP Builder Standard Blockset User Guide</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_about_product.html#1015862" title="About DSP Builder" name="412977">Chapter&nbsp;1.&nbsp;About DSP&nbsp;Builder</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_about_product.html#1018148" title="About DSP Builder" name="412979">Device Family Support 	 1–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_about_product.html#1012563" title="About DSP Builder" name="412981">Features 	 1–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_about_product.html#1012588" title="About DSP Builder" name="412983">General Description 	 1–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_about_product.html#1012598" title="About DSP Builder" name="412985">High-Speed DSP with Programmable Logic 	 1–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_about_product.html#1027143" title="About DSP Builder" name="412987">Interoperability with the Advanced Blockset 	 1–3</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_tutorial.html#1000950" title="Getting Started" name="412989">Chapter&nbsp;2.&nbsp;Getting Started</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1061533" title="Getting Started" name="412991">Design Flow 	 2–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1062674" title="Getting Started" name="412993">Creating the Amplitude Modulation Model 	 2–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012626" title="Getting Started" name="412995">Create a New Model 	 2–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012668" title="Getting Started" name="412997">Add the Sine Wave Block 	 2–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1051261" title="Getting Started" name="412999">Add the SinIn Block 	 2–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012720" title="Getting Started" name="413001">Add the Delay Block 	 2–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012738" title="Getting Started" name="413003">Add the SinDelay and SinIn2 Blocks 	 2–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012760" title="Getting Started" name="413005">Add the Mux Block 	 2–9</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012779" title="Getting Started" name="413007">Add the Random Bitstream Block 	 2–10</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012796" title="Getting Started" name="413009">Add the Noise Block 	 2–10</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012819" title="Getting Started" name="413011">Add the Bus Builder Block 	 2–11</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012837" title="Getting Started" name="413013">Add the GND Block 	 2–11</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012843" title="Getting Started" name="413015">Add the Product Block 	 2–11</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1052274" title="Getting Started" name="413017">Add the StreamMod and StreamBit Blocks 	 2–12</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012883" title="Getting Started" name="413019">Add the Scope Block 	 2–13</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1020256" title="Getting Started" name="413021">Add a Clock Block 	 2–14</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1038074" title="Getting Started" name="413023">Simulating the Model in Simulink 	 2–15</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1020260" title="Getting Started" name="413025">Compiling the Design 	 2–17</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1041026" title="Getting Started" name="413027">Performing RTL Simulation 	 2–18</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1012975" title="Getting Started" name="413029">Adding the Design to a Quartus II Project 	 2–21</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1039008" title="Getting Started" name="413031">Creating a Quartus II Project 	 2–21</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_tutorial.html#1038975" title="Getting Started" name="413033">Add the DSP Builder Design to the Project 	 2–22</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_design_rules.html#1000950" title="Design Rules and Procedures" name="413035">Chapter&nbsp;3.&nbsp;Design Rules and Procedures</a></div>
      <div class="H1_headingTOC"><span class="change_bars"><a href="hb_dspb_std_ug_design_rules.html#1012562" title="Design Rules and Procedures" name="413037">DSP Builder Naming Conventions 	 3–1</a></span></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1064260" title="Design Rules and Procedures" name="413039">Using a MATLAB Variable 	 3–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1012586" title="Design Rules and Procedures" name="413041">Fixed-Point Notation 	 3–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1031146" title="Design Rules and Procedures" name="413043">Binary Point Location in Signed Binary Fractional Format 	 3–3</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1101410" title="Design Rules and Procedures" name="413045">Bit Width Design Rule 	 3–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1101641" title="Design Rules and Procedures" name="413047">Data Width Propagation 	 3–4</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1101670" title="Design Rules and Procedures" name="413049">Tapped Delay Line 	 3–6</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1101681" title="Design Rules and Procedures" name="413051">Arithmetic Operation 	 3–6</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1058580" title="Design Rules and Procedures" name="413053">Frequency Design Rules 	 3–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1012700" title="Design Rules and Procedures" name="413055">Single Clock Domain 	 3–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1036582" title="Design Rules and Procedures" name="413057">Multiple Clock Domains 	 3–9</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1055330" title="Design Rules and Procedures" name="413059">Using Clock and Clock_Derived Blocks 	 3–10</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1102356" title="Design Rules and Procedures" name="413061">Clock Assignment 	 3–11</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1055366" title="Design Rules and Procedures" name="413063">Using the PLL Block 	 3–14</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1012826" title="Design Rules and Procedures" name="413065">Using Advanced PLL Features 	 3–15</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1023418" title="Design Rules and Procedures" name="413067">Timing Semantics Between Simulink and HDL Simulation 	 3–16</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1023421" title="Design Rules and Procedures" name="413069">Simulink Simulation Model 	 3–16</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1023425" title="Design Rules and Procedures" name="413071">HDL Simulation Models 	 3–16</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1023430" title="Design Rules and Procedures" name="413073">Startup &amp; Initial Conditions 	 3–17</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1168470" title="Design Rules and Procedures" name="413075">Initial Reset of HDL Import Blocks and MegaCore Functions in Simulink Simulations 	 3–17</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1168363" title="Design Rules and Procedures" name="413077">DSP Builder Global Reset Circuitry 	 3–17</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1024566" title="Design Rules and Procedures" name="413079">Reference Timing Diagram 	 3–18</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1055926" title="Design Rules and Procedures" name="413081">Signal Compiler and TestBench Blocks 	 3–19</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1056430" title="Design Rules and Procedures" name="413083">Design Flows for Synthesis, Compilation and Simulation 	 3–19</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1035798" title="Design Rules and Procedures" name="413085">Hierarchical Design 	 3–20</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1023801" title="Design Rules and Procedures" name="413087">Goto and From Block Support 	 3–21</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1132448" title="Design Rules and Procedures" name="413089">Create Black Box and HDL Import 	 3–22</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1075376" title="Design Rules and Procedures" name="413091">Using a MATLAB Array or .hex File to Initialize a Block 	 3–23</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1087245" title="Design Rules and Procedures" name="413093">Comparison Utility 	 3–23</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1094069" title="Design Rules and Procedures" name="413095">Adding Comments to Blocks 	 3–24</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1103297" title="Design Rules and Procedures" name="413097">Adding Quartus&nbsp;II Constraints 	 3–24</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1098865" title="Design Rules and Procedures" name="413099">Displaying Port Data Types 	 3–25</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1097455" title="Design Rules and Procedures" name="413101">Displaying the Pipeline Depth 	 3–25</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1103883" title="Design Rules and Procedures" name="413103">Updating HDL Import Blocks 	 3–26</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1099182" title="Design Rules and Procedures" name="413105">Analyzing the Hardware Resource Usage 	 3–26</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1165278" title="Design Rules and Procedures" name="413107">Loading Additional ModelSim Commands 	 3–28</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_design_rules.html#1104808" title="Design Rules and Procedures" name="413109">Making Quartus&nbsp;II Assignments to Block Entity Names 	 3–28</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_megacore.html#999049" title="Using MegaCore Functions" name="413111">Chapter&nbsp;4.&nbsp;Using MegaCore Functions</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1010442" title="Using MegaCore Functions" name="413113">Installing MegaCore Functions 	 4–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1029989" title="Using MegaCore Functions" name="413115">Updating MegaCore Function Variation Blocks 	 4–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1057012" title="Using MegaCore Functions" name="413117">Design Flow Using MegaCore Functions 	 4–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1005781" title="Using MegaCore Functions" name="413119">Adding the MegaCore Function in the Simulink Model 	 4–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1033008" title="Using MegaCore Functions" name="413121">Parameterizing the MegaCore Function Variation 	 4–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1005795" title="Using MegaCore Functions" name="413123">Generating the MegaCore Function Variation 	 4–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1005799" title="Using MegaCore Functions" name="413125">Connecting the MegaCore Function Variation Block to the Design 	 4–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1005804" title="Using MegaCore Functions" name="413127">Simulating the MegaCore Function Variation in the Model 	 4–3</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1030911" title="Using MegaCore Functions" name="413129">MegaCore Function Design Example 	 4–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1033242" title="Using MegaCore Functions" name="413131">Creating a New Simulink Model 	 4–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1006383" title="Using MegaCore Functions" name="413133">Adding the FIR Compiler Function 	 4–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1062892" title="Using MegaCore Functions" name="413135">Parameterizing the FIR Compiler Function 	 4–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1006532" title="Using MegaCore Functions" name="413137">Generating the FIR Compiler Function Variation 	 4–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1006207" title="Using MegaCore Functions" name="413139">Adding Stimulus and Scope Blocks 	 4–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1006223" title="Using MegaCore Functions" name="413141">Simulating the Design in Simulink 	 4–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1010578" title="Using MegaCore Functions" name="413143">Compiling the Design 	 4–9</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1029256" title="Using MegaCore Functions" name="413145">Performing RTL Simulation 	 4–10</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1057728" title="Using MegaCore Functions" name="413147">MegaCore Functions Design Issues 	 4–13</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1057730" title="Using MegaCore Functions" name="413149">Simulink Files Associated with a MegaCore Function 	 4–13</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1057735" title="Using MegaCore Functions" name="413151">Simulating MegaCore Functions That Have a Reset Port 	 4–14</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_megacore.html#1057753" title="Using MegaCore Functions" name="413153">Setting the Device Family for MegaCore Functions 	 4–14</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_hil.html#1014958" title="Using HIL" name="413155">Chapter&nbsp;5.&nbsp;Using HIL</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_hil.html#1012264" title="Using HIL" name="413157">HIL Design Flow 	 5–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_hil.html#1029448" title="Using HIL" name="413159">HIL Requirements 	 5–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_hil.html#1050410" title="Using HIL" name="413161">HIL Design Example 	 5–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_hil.html#1014673" title="Using HIL" name="413163">Burst Mode 	 5–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_hil.html#1058895" title="Using HIL" name="413165">Using Burst Mode 	 5–6</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_hil.html#1034707" title="Using HIL" name="413167">Troubleshooting HIL Designs 	 5–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_hil.html#1052025" title="Using HIL" name="413169">Fails to Load the Specified Quartus II Project 	 5–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_hil.html#1031377" title="Using HIL" name="413171">No Inputs Found From the Quartus II Project 	 5–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_hil.html#1049695" title="Using HIL" name="413173">No Outputs Found From the Quartus II Project 	 5–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_hil.html#1059261" title="Using HIL" name="413175">HIL Design Stays in Reset During Simulation 	 5–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_hil.html#1035772" title="Using HIL" name="413177">HIL Compilation Appears to Hang 	 5–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_hil.html#1052763" title="Using HIL" name="413179">Scan JTAG Fails to Find Correct Cable or Device 	 5–8</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_signaltap.html#1000950" title="Performing SignalTap II Logic Analysis" name="413181">Chapter&nbsp;6.&nbsp;Performing SignalTap&nbsp;II Logic Analysis</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1026534" title="Performing SignalTap II Logic Analysis" name="413183">SignalTap&nbsp;II Design Flow 	 6–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1026404" title="Performing SignalTap II Logic Analysis" name="413185">SignalTap&nbsp;II Nodes 	 6–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1026316" title="Performing SignalTap II Logic Analysis" name="413187">SignalTap&nbsp;II Trigger Conditions 	 6–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1012572" title="Performing SignalTap II Logic Analysis" name="413189">SignalTap II Example Designs 	 6–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1028034" title="Performing SignalTap II Logic Analysis" name="413191">Opening the Design Example 	 6–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1022030" title="Performing SignalTap II Logic Analysis" name="413193">Adding the Configuration and Connector Blocks 	 6–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1029454" title="Performing SignalTap II Logic Analysis" name="413195">Specifying the Nodes to Analyze 	 6–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1012684" title="Performing SignalTap II Logic Analysis" name="413197">Turning On the SignalTap II Option in Signal Compiler 	 6–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1023005" title="Performing SignalTap II Logic Analysis" name="413199">Specifying the Trigger Levels 	 6–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_signaltap.html#1012747" title="Performing SignalTap II Logic Analysis" name="413201">Performing SignalTap&nbsp;II Analysis 	 6–7</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1000950" title="Using the Interfaces Library" name="413203">Chapter&nbsp;7.&nbsp;Using the Interfaces Library</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1044628" title="Using the Interfaces Library" name="413205">Avalon-MM Interface 	 7–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1069099" title="Using the Interfaces Library" name="413207">Avalon-MM Interface Blocks 	 7–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1022663" title="Using the Interfaces Library" name="413209">Avalon-MM Slave Block 	 7–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1022585" title="Using the Interfaces Library" name="413211">Avalon-MM Master Block 	 7–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1023964" title="Using the Interfaces Library" name="413213">Wrapped Blocks 	 7–5</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1033059" title="Using the Interfaces Library" name="413215">Avalon-MM Write FIFO 	 7–6</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1033063" title="Using the Interfaces Library" name="413217">Avalon-MM Read FIFO Buffer 	 7–7</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1029226" title="Using the Interfaces Library" name="413219">Avalon-MM Interface Blocks Design Example 	 7–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1012571" title="Using the Interfaces Library" name="413221">Adding Avalon-MM Blocks to the Design Example 	 7–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1026869" title="Using the Interfaces Library" name="413223">Verifying the Design 	 7–11</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1079056" title="Using the Interfaces Library" name="413225">Running Signal Compiler 	 7–12</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1012613" title="Using the Interfaces Library" name="413227">Instantiating the Design in SOPC Builder 	 7–12</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1076295" title="Using the Interfaces Library" name="413229">Compiling the Quartus II Project 	 7–14</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1076780" title="Using the Interfaces Library" name="413231">Testing the DSP Builder Block from Software 	 7–15</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1029956" title="Using the Interfaces Library" name="413233">Avalon-MM FIFO Design Example 	 7–16</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1029973" title="Using the Interfaces Library" name="413235">Opening the Design Example 	 7–16</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1029989" title="Using the Interfaces Library" name="413237">Compiling the Design 	 7–17</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1030441" title="Using the Interfaces Library" name="413239">Instantiating the Design in SOPC Builder 	 7–18</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1049700" title="Using the Interfaces Library" name="413241">Avalon-ST Interface 	 7–19</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1050111" title="Using the Interfaces Library" name="413243">Avalon-ST Packet Formats 	 7–21</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_using_sopc_ports.html#1050124" title="Using the Interfaces Library" name="413245">Avalon-ST Packet Format Converter 	 7–22</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_blackbox.html#998290" title="Using Black Boxes for HDL Subsystems" name="413247">Chapter&nbsp;8.&nbsp;Using Black Boxes for HDL Subsystems</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1009585" title="Using Black Boxes for HDL Subsystems" name="413249">Implicit Black Box Interface 	 8–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1007154" title="Using Black Boxes for HDL Subsystems" name="413251">Explicit Black-Box Interface 	 8–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1028474" title="Using Black Boxes for HDL Subsystems" name="413253">HDL Import Design Example 	 8–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1007429" title="Using Black Boxes for HDL Subsystems" name="413255">Importing Existing HDL Files 	 8–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1009196" title="Using Black Boxes for HDL Subsystems" name="413257">Simulating the HDL Import Model using Simulink 	 8–4</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1029517" title="Using Black Boxes for HDL Subsystems" name="413259">Subsystem Builder Design Example 	 8–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1010470" title="Using Black Boxes for HDL Subsystems" name="413261">Creating a Black Box System 	 8–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1000166" title="Using Black Boxes for HDL Subsystems" name="413263">Building the Black-Box SubSystem Simulation Model 	 8–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1001021" title="Using Black Boxes for HDL Subsystems" name="413265">Simulating the Subsystem Builder Model 	 8–11</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1031205" title="Using Black Boxes for HDL Subsystems" name="413267">Adding VHDL Dependencies to the Quartus II Project and ModelSim 	 8–11</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_blackbox.html#1031269" title="Using Black Boxes for HDL Subsystems" name="413269">Simulate the Design in ModelSim 	 8–12</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1000950" title="Using Custom Library Blocks" name="413271">Chapter&nbsp;9.&nbsp;Using Custom Library Blocks</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1019627" title="Using Custom Library Blocks" name="413273">Creating a Custom Library Block 	 9–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1012594" title="Using Custom Library Blocks" name="413275">Creating a Library Model File 	 9–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1012607" title="Using Custom Library Blocks" name="413277">Building the HDL Subsystem Functionality 	 9–2</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1012644" title="Using Custom Library Blocks" name="413279">Defining Parameters Using the Mask Editor 	 9–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1024871" title="Using Custom Library Blocks" name="413281">Linking the Mask Parameters to the Block Parameters 	 9–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1021108" title="Using Custom Library Blocks" name="413283">Making the Library Block Read Only 	 9–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1021208" title="Using Custom Library Blocks" name="413285">Adding the Library to the Simulink Library Browser 	 9–5</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_custom_blocks.html#1026344" title="Using Custom Library Blocks" name="413287">Synchronizing a Custom Library 	 9–6</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_board_library.html#1000950" title="Adding a Board Library" name="413289">Chapter&nbsp;10.&nbsp;Adding a Board Library</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1032640" title="Adding a Board Library" name="413291">Creating a New Board Description 	 10–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1026078" title="Adding a Board Library" name="413293">Predefined Components 	 10–1</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1026083" title="Adding a Board Library" name="413295">Component Types 	 10–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1028621" title="Adding a Board Library" name="413297">Component Description File 	 10–2</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1028701" title="Adding a Board Library" name="413299">Example Component Description File 	 10–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1028694" title="Adding a Board Library" name="413301">Board Description File 	 10–4</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1032358" title="Adding a Board Library" name="413303">Header Section 	 10–4</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1026370" title="Adding a Board Library" name="413305">Board Description Section 	 10–4</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_board_library.html#1027118" title="Adding a Board Library" name="413307">Building the Board Library 	 10–6</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_using_state_machine.html#1000950" title="Using the State Machine Library" name="413309">Chapter&nbsp;11.&nbsp;Using the State Machine Library</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_using_state_machine.html#1015307" title="Using the State Machine Library" name="413311">Using the State Machine Table Block 	 11–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_using_state_machine.html#1023617" title="Using the State Machine Library" name="413313">Using the State Machine Editor Block 	 11–7</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_managing.html#1021345" title="Managing Projects and Files" name="413315">Chapter&nbsp;12.&nbsp;Managing Projects and Files</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025164" title="Managing Projects and Files" name="413317">Integration with Source Control Systems 	 12–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025175" title="Managing Projects and Files" name="413319">HDL Import 	 12–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025179" title="Managing Projects and Files" name="413321">MegaCore Functions 	 12–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025188" title="Managing Projects and Files" name="413323">Memory Initialization Files 	 12–2</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025191" title="Managing Projects and Files" name="413325">Exporting HDL 	 12–3</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025216" title="Managing Projects and Files" name="413327">Using Exported HDL 	 12–4</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025221" title="Managing Projects and Files" name="413329">Migration of DSP Builder (Standard Blockset) Files to a New Location 	 12–4</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025235" title="Managing Projects and Files" name="413331">Integration of Multiple Models in a Top-Level Quartus II Project 	 12–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_managing.html#1025255" title="Managing Projects and Files" name="413333">Design Example 	 12–6</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1037034" title="Troubleshooting" name="413335">Chapter&nbsp;13.&nbsp;Troubleshooting</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1026294" title="Troubleshooting" name="413337">Troubleshooting Issues 	 13–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1040027" title="Troubleshooting" name="413339">Signal Compiler Cannot Checkout a Valid License 	 13–1</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1040032" title="Troubleshooting" name="413341">Verifying That Your DSP&nbsp;Builder Licensing Functions Properly 	 13–2</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1040076" title="Troubleshooting" name="413343">Verifying That the LM_LICENSE_FILE Variable Is Set Correctly 	 13–3</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1040089" title="Troubleshooting" name="413345">Verifying the Quartus II Path 	 13–3</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1040094" title="Troubleshooting" name="413347">If You Still Cannot Get a License 	 13–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1039968" title="Troubleshooting" name="413349">Loop Detected While Propagating Bit Widths 	 13–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1025259" title="Troubleshooting" name="413351">The MegaCore Functions Library Does Not Appear in Simulink 	 13–4</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1012720" title="Troubleshooting" name="413353">The Synthesis Flow Does Not Run Properly 	 13–5</a></div>
      <div class="H3_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1012725" title="Troubleshooting" name="413355">Check the Software Paths 	 13–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1042581" title="Troubleshooting" name="413357">DSP Development Board Troubleshooting 	 13–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1016447" title="Troubleshooting" name="413359">SignalTap II Analysis Appears to Hang 	 13–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1027751" title="Troubleshooting" name="413361">Error if Output Block Connected to an Altera Synthesis Block 	 13–5</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1026514" title="Troubleshooting" name="413363">Warning if Input/Output Blocks Conflict with clock or aclr Ports 	 13–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1039787" title="Troubleshooting" name="413365">Wiring the Asynchronous Clear Signal 	 13–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1025383" title="Troubleshooting" name="413367">Error Issues when a Design Includes Pre-v7.1 Blocks 	 13–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1026647" title="Troubleshooting" name="413369">Creating an Input Terminator for Debugging a Design 	 13–6</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1026967" title="Troubleshooting" name="413371">A Specified Path Cannot be Found or a File Name is Too Long 	 13–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1026998" title="Troubleshooting" name="413373">Incorrect Interpretation of Number Format in Output from MegaCore Functions 	 13–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1027040" title="Troubleshooting" name="413375">Simulation Mismatch For FIR Compiler MegaCore Function 	 13–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1040388" title="Troubleshooting" name="413377">Simulation Mismatch After Changing Signals or Parameters 	 13–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1027085" title="Troubleshooting" name="413379">Unexpected Exception Error when Generating Blocks 	 13–7</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1027241" title="Troubleshooting" name="413381">VHDL Entity Names Change if a Model is Modified 	 13–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1027291" title="Troubleshooting" name="413383">Algebraic Loop Causes Simulation to Fail 	 13–8</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1036400" title="Troubleshooting" name="413385">Parameter Entry Problems in the DSP Block Dialog Box 	 13–9</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1038056" title="Troubleshooting" name="413387">DSP Builder System Not Detected in SOPC Builder 	 13–9</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1038634" title="Troubleshooting" name="413389">MATLAB Runs Out of Java Virtual Machine Heap Memory 	 13–9</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1039109" title="Troubleshooting" name="413391">ModelSim Fails to Invoke From DSP Builder 	 13–10</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_ug_troubleshooting.html#1039477" title="Troubleshooting" name="413393">Unexpected End of File Error When Comparing Simulation Results 	 13–10</a></div>
      <div class="H0_sectionTOC"><a href="hb_dspb_std_lib_COVER.html#999864" title="DSP Builder Standard Blockset Libraries" name="413395">Section&nbsp;II.&nbsp;DSP Builder Standard Blockset Libraries</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_altlab.18.01.html#1031057" title="AltLab Library" name="413397">Chapter&nbsp;14.&nbsp;AltLab Library</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_arithmetic.19.01.html#1025738" title="Arithmetic Library" name="413399">Chapter&nbsp;15.&nbsp;Arithmetic Library</a></div>
      <div class="H2_headingTOC"><a href="VariablePrecisionDSPBlock.html#1314102" title="Variable Precision DSP" name="413401">Parameters 	 15–39</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_complex_signals.20.01.html#1020869" title="Complex Type Library" name="413403">Chapter&nbsp;16.&nbsp;Complex Type Library</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_gates.21.01.html#1000950" title="Gate &amp; Control Library" name="413405">Chapter&nbsp;17.&nbsp;Gate &amp; Control Library</a></div>
      <div class="H0_chapterTOC"><a href="AvalonBlocks.html#1000950" title="Interfaces Library" name="413407">Chapter&nbsp;18.&nbsp;Interfaces Library</a></div>
      <div class="H2_headingTOC"><a href="PacketFormatConverter.html#1048618" title="Avalon-ST Packet Format Converter" name="413409">PFC Data Flow 	 18–14</a></div>
      <div class="H2_headingTOC"><a href="PacketFormatConverter.html#1045994" title="Avalon-ST Packet Format Converter" name="413411">Packet Format Description 	 18–14</a></div>
      <div class="H2_headingTOC"><a href="PacketFormatConverter.html#1050324" title="Avalon-ST Packet Format Converter" name="413413">Packet Mapping 	 18–16</a></div>
      <div class="H3_headingTOC"><a href="PacketFormatConverter.html#1050461" title="Avalon-ST Packet Format Converter" name="413415">Multi-Packet Mapping 	 18–17</a></div>
      <div class="H2_headingTOC"><a href="PacketFormatConverter.html#1106141" title="Avalon-ST Packet Format Converter" name="413417">Error Handling 	 18–17</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_bus_manipulation.23.01.html#1000950" title="IO &amp; Bus Library" name="413419">Chapter&nbsp;19.&nbsp;IO &amp; Bus Library</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_rate_change.24.1.html#1000950" title="Rate Change Library" name="413421">Chapter&nbsp;20.&nbsp;Rate Change Library</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_simulation.25.1.html#1020907" title="Simulation Library" name="413423">Chapter&nbsp;21.&nbsp;Simulation Library</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_storage.26.01.html#1000950" title="Storage Library" name="413425">Chapter&nbsp;22.&nbsp;Storage Library</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_state_machine.27.1.html#1020907" title="State Machine Functions Library" name="413427">Chapter&nbsp;23.&nbsp;State Machine Functions Library</a></div>
      <div class="H2_headingTOC"><a href="StateMachineTable.html#1021530" title="State Machine Table" name="413429">Design Rule Checks 	 23–5</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_dsp_boards.28.01.html#1015005" title="Boards Library" name="413431">Chapter&nbsp;24.&nbsp;Boards Library</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_lib_dsp_boards.28.01.html#1064067" title="Boards Library" name="413433">Board Configuration 	 24–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_lib_dsp_boards.28.01.html#1065256" title="Boards Library" name="413435">PLL Output Clocks 	 24–1</a></div>
      <div class="H2_headingTOC"><a href="hb_dspb_std_lib_dsp_boards.28.01.html#1069015" title="Boards Library" name="413437">ADC Control Signals 	 24–2</a></div>
      <div class="H2_headingTOC"><a href="CycloneIIIEP3C120.html#1082536" title="Cyclone III EP3C120 DSP Board" name="413439">Setting Up the Mezzanine Card Test Designs 	 24–9</a></div>
      <div class="H2_headingTOC"><a href="StratixIIIEP3SL150.html#1083496" title="Stratix III EP3SL150 DSP Board" name="413441">Setting Up the Mezzanine Card Test Designs 	 24–19</a></div>
      <div class="H0_chapterTOC"><a href="MegaCore.html#1000950" title="MegaCore Functions Library" name="413443">Chapter&nbsp;25.&nbsp;MegaCore Functions Library</a></div>
      <div class="H0_chapterTOC"><a href="hb_dspb_std_lib_demo_designs.30.01.html#1000950" title="Design Examples" name="413445">Chapter&nbsp;26.&nbsp;Design Examples</a></div>
      <div class="H0_aboutTOC"><a href="hb_dspb_std_ABOUT.html#1427972" title="Additional Information" name="413447">Additional Information</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ABOUT.html#1429338" title="Additional Information" name="413449">Document Revision History 	 Info–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ABOUT.html#1429890" title="Additional Information" name="413451">How to Contact Altera 	 Info–1</a></div>
      <div class="H1_headingTOC"><a href="hb_dspb_std_ABOUT.html#1423116" title="Additional Information" name="413453">Typographic Conventions 	 Info–2</a></div>
    </blockquote>
    <hr align="left" />
    <table align="left">
      <tr>
        <td class="WebWorks_Company_Logo_Bottom">
          <a href="http://www.altera.com" target="external_window"><img src="banner.gif" border="0" /></a>
        </td>
      </tr>
      <tr>
        <td class="WebWorks_Company_Name_Bottom">
          <a href="http://www.altera.com" target="external_window"> </a>
        </td>
      </tr>
      <tr>
        <td class="WebWorks_Company_Fax_Bottom">Copyright© 1995-2013 Altera Corporation. Altera, the ALTERA logo and Altera's product names, logos and stylization are registered trademarks or trademarks of Altera Corporation in the United States and other countries.</td>
      </tr>
    </table>
  </body>
</html>