/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [24:0] celloutsig_0_13z;
  reg [6:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [28:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[185] ^ celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_3z[6] ^ celloutsig_1_3z[1];
  assign celloutsig_1_12z = celloutsig_1_6z[14] ^ celloutsig_1_7z;
  assign celloutsig_1_13z = celloutsig_1_6z[16] ^ celloutsig_1_10z;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 16'h0000;
    else _00_ <= in_data[63:48];
  assign celloutsig_0_0z = in_data[91:88] % { 1'h1, in_data[77:75] };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_11z } % { 1'h1, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_5z = celloutsig_0_0z[2:0] % { 1'h1, celloutsig_0_1z[2:1] };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[7:5], celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_1_2z = { in_data[157:142], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[165:147], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[174:169], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[166:160] };
  assign celloutsig_1_5z = celloutsig_1_3z % { 1'h1, in_data[159:154], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_5z[7:4], celloutsig_1_5z } * { in_data[141:139], celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_6z[13:9] * { celloutsig_1_3z[6], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_17z };
  assign celloutsig_0_6z = { celloutsig_0_2z[2:1], _00_ } * { in_data[39:30], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { _00_[14:2], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } * { _00_, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[20:13], celloutsig_1_1z } * { celloutsig_1_2z[3], celloutsig_1_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] * celloutsig_0_1z[3:1];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z } * { in_data[136:128], celloutsig_1_3z };
  assign celloutsig_1_8z = in_data[160:132] * { celloutsig_1_6z[16:7], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[175:171] !== in_data[109:105];
  assign celloutsig_0_8z = ~^ celloutsig_0_6z[9:3];
  assign celloutsig_1_10z = ~^ celloutsig_1_5z[6:1];
  assign celloutsig_1_11z = ~^ celloutsig_1_8z[17:13];
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_14z = { in_data[47:42], celloutsig_0_8z };
  assign celloutsig_1_15z = ~((celloutsig_1_0z & in_data[137]) | (celloutsig_1_13z & celloutsig_1_10z));
  assign celloutsig_1_17z = ~((celloutsig_1_16z[0] & celloutsig_1_11z) | (celloutsig_1_3z[1] & celloutsig_1_1z));
  assign celloutsig_0_11z = ~((_00_[0] & celloutsig_0_0z[3]) | (celloutsig_0_5z[1] & celloutsig_0_6z[10]));
  assign celloutsig_1_14z = ~((celloutsig_1_5z[5] & celloutsig_1_5z[7]) | (celloutsig_1_3z[5] & in_data[153]));
  assign { out_data[130:128], out_data[100:96], out_data[56:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
