# ==== This file is used for checking your design spec ==== #
# ==== Values are measured with packet1 pattern ==== #
# ==== Please fill up this form ==== #

GSIM cycle: 28 (ns)
GSIM latency: 1795303 (ns)
POST-SIM cycle: 28 (ns)
POST-SIM latency: 1795303 (ns)
Post layout area: 78628.47 (um^2)
Post layout PrimeTime active power: 0.5337 (mW)

# of DRC violations: 0
Status of LVS check: pass 