m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dT:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/simulation/modelsim
Evga_pll
Z1 w1500224318
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/vga_pll.vhd
Z6 FT:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/vga_pll.vhd
l0
L9
VHdUeHC6THXBS]XFRZ:oL]2
!s100 6h_c8MXFigUX5[IkR1GWF3
Z7 OV;C;10.5b;63
33
Z8 !s110 1500676207
!i10b 1
Z9 !s108 1500676207.000000
Z10 !s90 -reportprogress|300|-2008|-work|vga_pll|T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/vga_pll.vhd|
Z11 !s107 T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/vga_pll.vhd|
!i113 1
Z12 o-2008 -work vga_pll
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
Z14 DEx4 work 7 vga_pll 0 22 HdUeHC6THXBS]XFRZ:oL]2
l27
L17
Z15 V@d]cfha@XAIfbFnXTCYU40
Z16 !s100 MTDe@LPWO?J<=P^TVJRFI0
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vvga_pll_pll_0
R8
!i10b 1
!s100 4Kocl3@9I<S??C^5<7gRW2
IlR[<R?HNB^GcNaTTibcW43
VDg1SIo80bB@j0V0VzS_@n1
R0
w1500224319
8T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules/vga_pll_pll_0.v
FT:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules/vga_pll_pll_0.v
L0 2
OV;L;10.5b;63
r1
!s85 0
31
R9
!s107 T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules/vga_pll_pll_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|vga_pll|+incdir+T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules|T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules/vga_pll_pll_0.v|
!i113 1
o-vlog01compat -work vga_pll
!s92 -vlog01compat -work vga_pll +incdir+T:/svn/work/cpp/xcm2/fpga/xcm1_de0cv/vga_pll/synthesis/submodules
tCvgOpt 0
