{"vcs1":{"timestamp_begin":1680389600.968861107, "rt":0.86, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680389601.856810842, "rt":1.35, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1680389603.231457712, "rt":0.60, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680389600.679805377}
{"VCS_COMP_START_TIME": 1680389600.679805377}
{"VCS_COMP_END_TIME": 1680389605.109916776}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338552}}
{"stitch_vcselab": {"peak_mem": 239012}}
