/**************************************************************************************************
 *
 * Copyright (c) 2019-2024 Axera Semiconductor Co., Ltd. All Rights Reserved.
 *
 * This source file is the property of Axera Semiconductor Co., Ltd. and
 * may not be copied or distributed in any isomorphic form without the prior
 * written consent of Axera Semiconductor Co., Ltd.
 *
 **************************************************************************************************/

#ifndef __RISCV_REGS_H__
#define __RISCV_REGS_H__

/* sw int */
#define SW_INT0_BASE		0x2310000
#define SW_INT1_BASE		0x2310040
#define SW_INT2_BASE		0x2310080
#define SW_INT3_BASE		0x23100c0
#define SW_INT_TRIGGER_OFFSET	0x10

/* timer64 */
#define TMR64_0_BASE_ADDR    0x04820000

#endif //__RISCV_REGS_H__
