{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537152569749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537152569755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 23:49:29 2018 " "Processing started: Sun Sep 16 23:49:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537152569755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152569755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152569755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537152570311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537152570311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-mux_arch " "Found design unit 1: mux_6x1-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152585993 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Found entity 1: mux_6x1" {  } { { "mux.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152585993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152585993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-Behavioral " "Found design unit 1: relogio-Behavioral" {  } { { "relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152585995 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152585995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152585995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg_arch " "Found design unit 1: registrador-reg_arch" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152585997 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152585997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152585997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152586000 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152586000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152586000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "diagrama_de_blocos_relogio.vhd 2 1 " "Using design file diagrama_de_blocos_relogio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diagrama_de_blocos_relogio-bdf_type " "Found design unit 1: diagrama_de_blocos_relogio-bdf_type" {  } { { "diagrama_de_blocos_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152586055 ""} { "Info" "ISGN_ENTITY_NAME" "1 diagrama_de_blocos_relogio " "Found entity 1: diagrama_de_blocos_relogio" {  } { { "diagrama_de_blocos_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537152586055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1537152586055 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "diagrama_de_blocos_relogio " "Found the following files while searching for definition of entity \"diagrama_de_blocos_relogio\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "diagrama_de_blocos_relogio.bdf " "File: diagrama_de_blocos_relogio.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1537152586055 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1537152586055 "|diagrama_de_blocos_relogio"}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "reset diagrama_de_blocos_relogio.vhd(198) " "VHDL error at diagrama_de_blocos_relogio.vhd(198): object \"reset\" is used but not declared" {  } { { "diagrama_de_blocos_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 198 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1537152586056 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "enable diagrama_de_blocos_relogio.vhd(198) " "VHDL error at diagrama_de_blocos_relogio.vhd(198): object \"enable\" is used but not declared" {  } { { "diagrama_de_blocos_relogio.vhd" "" { Text "C:/Users/user/Documents/GitHub/Clock_descomp/diagrama_de_blocos_relogio.vhd" 198 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1537152586056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537152586245 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 16 23:49:46 2018 " "Processing ended: Sun Sep 16 23:49:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537152586245 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537152586245 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537152586245 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152586245 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537152586936 ""}
