ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.init_field_mem,"ax",%progbits
  21              		.align	1
  22              		.global	init_field_mem
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	init_field_mem:
  28              	.LVL0:
  29              	.LFB128:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "dma.h"
  22:Core/Src/main.c **** #include "fatfs.h"
  23:Core/Src/main.c **** #include "hrtim.h"
  24:Core/Src/main.c **** #include "i2c.h"
  25:Core/Src/main.c **** #include "spi.h"
  26:Core/Src/main.c **** #include "tim.h"
  27:Core/Src/main.c **** #include "usart.h"
  28:Core/Src/main.c **** #include "gpio.h"
  29:Core/Src/main.c **** 
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 2


  30:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** #include <stdio.h>
  34:Core/Src/main.c **** #include <string.h>
  35:Core/Src/main.c **** #include <stdlib.h>
  36:Core/Src/main.c **** #include <stdbool.h>
  37:Core/Src/main.c **** #include <stdarg.h> //for va_list var arg functions
  38:Core/Src/main.c **** #include "adf4002.h"
  39:Core/Src/main.c **** #include "ublox.h"
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END Includes */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  45:Core/Src/main.c **** #define MAX_FILE_COUNT 16
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** typedef enum radio_states_enum {
  48:Core/Src/main.c ****   STATE_IDLE,
  49:Core/Src/main.c ****   STATE_POWER_ON_LO,
  50:Core/Src/main.c ****   STATE_WAIT_FOR_LO_LOCK,
  51:Core/Src/main.c ****   STATE_POWER_ON_PA,
  52:Core/Src/main.c ****   STATE_WAIT_FOR_PA,
  53:Core/Src/main.c ****   STATE_TRANSMIT,
  54:Core/Src/main.c ****   STATE_GOTO_IDLE
  55:Core/Src/main.c **** }radio_state_t;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** typedef enum fields_enum {
  58:Core/Src/main.c ****   PA_EN,
  59:Core/Src/main.c ****   LO_GEN_EN,
  60:Core/Src/main.c ****   LO_PLL_R_COUNTER_H,
  61:Core/Src/main.c ****   LO_PLL_R_COUNTER_L,
  62:Core/Src/main.c ****   LO_PLL_N_COUNTER_H,
  63:Core/Src/main.c ****   LO_PLL_N_COUNTER_L,
  64:Core/Src/main.c ****   LO_PLL_LOCK,
  65:Core/Src/main.c ****   CALLSIGN_0,
  66:Core/Src/main.c ****   CALLSIGN_1,
  67:Core/Src/main.c ****   CALLSIGN_2,
  68:Core/Src/main.c ****   CALLSIGN_3,
  69:Core/Src/main.c ****   CALLSIGN_4,
  70:Core/Src/main.c ****   CALLSIGN_5,
  71:Core/Src/main.c ****   TX_PERIOD_H,
  72:Core/Src/main.c ****   TX_PERIOD_L,
  73:Core/Src/main.c ****   NUM_FIELDS
  74:Core/Src/main.c **** }FieldId_t;
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** typedef struct sd_card_struct {
  77:Core/Src/main.c ****   FATFS filesys; // fatfs handle
  78:Core/Src/main.c ****   FRESULT result;
  79:Core/Src/main.c ****   FIL file_list[MAX_FILE_COUNT];
  80:Core/Src/main.c ****   DWORD free_clusters;
  81:Core/Src/main.c ****   DWORD free_sectors;
  82:Core/Src/main.c ****   DWORD total_sectors;
  83:Core/Src/main.c **** }SdCard_t;
  84:Core/Src/main.c **** /* USER CODE END PTD */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 3


  87:Core/Src/main.c **** /* USER CODE BEGIN PD */
  88:Core/Src/main.c **** #define CMD_NONE        0x00
  89:Core/Src/main.c **** #define CMD_READ        0x01
  90:Core/Src/main.c **** #define CMD_READ_BLOCK  0x02
  91:Core/Src/main.c **** #define CMD_WRITE       0x03
  92:Core/Src/main.c **** #define CMD_WRITE_BLOCK 0x04
  93:Core/Src/main.c **** #define CMD_COMMS_TEST  0x05
  94:Core/Src/main.c **** #define NUM_CMDS        (CMD_COMMS_TEST + 1)
  95:Core/Src/main.c **** #define CMD_ERROR       0x06
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** #define START_BYTE  0xA5
  98:Core/Src/main.c **** #define IND_CMD     1
  99:Core/Src/main.c **** #define LEN_IND     (IND_CMD + 1)
 100:Core/Src/main.c **** #define BODY_IND    (LEN_IND + 1)
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** #define MODE_RX     0
 103:Core/Src/main.c **** #define MODE_TX     1
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** #define MAX_PACKET_LEN  ((2*NUM_FIELDS) + BODY_IND)
 106:Core/Src/main.c **** #define UART_STATE_RCV_HDDR   0x00
 107:Core/Src/main.c **** #define UART_STATE_RCV_BODY   0x01
 108:Core/Src/main.c **** #define UART_STATE_RCV_ERROR  0x02
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** #define TX_PERIOD_SECONDS     240
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** #define PLL_LOCK_DURATION_US  10000
 113:Core/Src/main.c **** /* USER CODE END PD */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
 116:Core/Src/main.c **** /* USER CODE BEGIN PM */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** /* USER CODE END PM */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /* USER CODE BEGIN PV */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** uint8_t uart_rx_buf[MAX_PACKET_LEN];
 125:Core/Src/main.c **** volatile uint8_t packet_lock = 0;
 126:Core/Src/main.c **** uint8_t packet[MAX_PACKET_LEN];
 127:Core/Src/main.c **** int uart_rx_ind = 0;
 128:Core/Src/main.c **** uint8_t uart_rx_state = 0;
 129:Core/Src/main.c **** uint8_t uart_tx_buf[MAX_PACKET_LEN];
 130:Core/Src/main.c **** bool update_sys = false;
 131:Core/Src/main.c **** uint8_t field_mem[NUM_FIELDS];
 132:Core/Src/main.c **** bool field_mem_writable[NUM_FIELDS];
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** ADF4002_t lo_gen_pll;
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** volatile uint8_t radio_state = STATE_GOTO_IDLE;
 137:Core/Src/main.c **** 
 138:Core/Src/main.c **** volatile uint64_t microseconds = 0;
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** volatile uint64_t last_pps_timestamp = 0;
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** volatile uint64_t pps_duration_us = 0;
 143:Core/Src/main.c **** 
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 4


 144:Core/Src/main.c **** volatile uint64_t last_tx_timestamp = 0;
 145:Core/Src/main.c **** 
 146:Core/Src/main.c **** volatile uint64_t begin_lock_timestamp = 0;
 147:Core/Src/main.c **** 
 148:Core/Src/main.c **** /* SD CARD THINGS */
 149:Core/Src/main.c **** SdCard_t sdcard;
 150:Core/Src/main.c **** bool sd_init_success = false;
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** /* GPS THINGS */
 153:Core/Src/main.c **** MaxM8C_t gps;
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /* USER CODE END PV */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 158:Core/Src/main.c **** void SystemClock_Config(void);
 159:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** void init_field_mem(uint8_t * mem, bool * writable);
 162:Core/Src/main.c **** uint64_t get_microseconds();
 163:Core/Src/main.c **** bool init_sdcard(SdCard_t* sdcard);
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /* USER CODE END PFP */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 168:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** /* USER CODE END 0 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /**
 173:Core/Src/main.c ****   * @brief  The application entry point.
 174:Core/Src/main.c ****   * @retval int
 175:Core/Src/main.c ****   */
 176:Core/Src/main.c **** int main(void)
 177:Core/Src/main.c **** {
 178:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE END 1 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 185:Core/Src/main.c ****   HAL_Init();
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE END Init */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* Configure the system clock */
 192:Core/Src/main.c ****   SystemClock_Config();
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END SysInit */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* Initialize all configured peripherals */
 199:Core/Src/main.c ****   MX_GPIO_Init();
 200:Core/Src/main.c ****   MX_DMA_Init();
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 5


 201:Core/Src/main.c ****   MX_HRTIM1_Init();
 202:Core/Src/main.c ****   MX_I2C1_Init();
 203:Core/Src/main.c ****   MX_SPI1_Init();
 204:Core/Src/main.c ****   MX_USART1_UART_Init();
 205:Core/Src/main.c ****   MX_USART3_UART_Init();
 206:Core/Src/main.c ****   MX_FATFS_Init();
 207:Core/Src/main.c ****   MX_TIM1_Init();
 208:Core/Src/main.c ****   MX_TIM2_Init();
 209:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   // turn off RF amp power supplies
 212:Core/Src/main.c ****   HAL_GPIO_WritePin(EN_5P0_GPIO_Port, EN_5P0_Pin, 0);
 213:Core/Src/main.c ****   HAL_GPIO_WritePin(PA_EN_GPIO_Port, PA_EN_Pin, 0);
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   // chip select lines high
 216:Core/Src/main.c ****   HAL_GPIO_WritePin(PLL_LE_GPIO_Port, PLL_LE_Pin, 0);
 217:Core/Src/main.c ****   HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, 1);
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   init_field_mem(field_mem, field_mem_writable);
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   lo_gen_pll.hspi = &hspi1;
 222:Core/Src/main.c ****   lo_gen_pll.ce_pin = PLL_CE_Pin;
 223:Core/Src/main.c ****   lo_gen_pll.ce_port = PLL_CE_GPIO_Port;
 224:Core/Src/main.c ****   lo_gen_pll.le_pin = PLL_LE_Pin;
 225:Core/Src/main.c ****   lo_gen_pll.le_port = PLL_LE_GPIO_Port;
 226:Core/Src/main.c ****   adf_disable_chip(&lo_gen_pll);
 227:Core/Src/main.c ****   adf_init_mem(&lo_gen_pll);
 228:Core/Src/main.c ****   adf_set_n_counter(&lo_gen_pll, 1412, false);
 229:Core/Src/main.c ****   adf_set_r_counter(&lo_gen_pll, 120, false);
 230:Core/Src/main.c ****   adf_init_chip(&lo_gen_pll);
 231:Core/Src/main.c ****   adf_disable_chip(&lo_gen_pll);
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   // begin receiveing stuff from Debug port
 234:Core/Src/main.c ****   HAL_UART_Receive_DMA(&huart3, uart_rx_buf + uart_rx_ind, BODY_IND); 
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   // start 10kHz clock
 237:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 238:Core/Src/main.c ****   
 239:Core/Src/main.c ****   // Init GPS Receiver
 240:Core/Src/main.c ****   gps.delay_ms = HAL_Delay;
 241:Core/Src/main.c ****   ublox_init(&gps, &hi2c1, &huart1);
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE END 2 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* Infinite loop */
 247:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 248:Core/Src/main.c ****   while (1)
 249:Core/Src/main.c ****   {
 250:Core/Src/main.c ****     /* USER CODE END WHILE */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****     /* BEGIN PROCESSING DEBUG PACKET */
 255:Core/Src/main.c ****     if(packet_lock > 0){
 256:Core/Src/main.c ****       // process the packet
 257:Core/Src/main.c **** 
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 6


 258:Core/Src/main.c ****       // sanity check
 259:Core/Src/main.c ****       if(packet[0] == START_BYTE){
 260:Core/Src/main.c ****         uart_tx_buf[0] = START_BYTE;
 261:Core/Src/main.c ****         uart_tx_buf[IND_CMD] = packet[IND_CMD];
 262:Core/Src/main.c ****         switch(packet[IND_CMD]){
 263:Core/Src/main.c ****           case CMD_NONE:{
 264:Core/Src/main.c ****             // EZ clap
 265:Core/Src/main.c ****             break;
 266:Core/Src/main.c ****           }
 267:Core/Src/main.c ****           case CMD_READ:{
 268:Core/Src/main.c ****             // body is a list of indices 
 269:Core/Src/main.c ****             uint8_t* tx_body = uart_tx_buf + BODY_IND;
 270:Core/Src/main.c ****             int tx_body_ind = 0;
 271:Core/Src/main.c ****             for(int i = 0; i < packet[BODY_IND]; i++){
 272:Core/Src/main.c ****               tx_body[tx_body_ind] = packet[i]; // copy field id
 273:Core/Src/main.c ****               tx_body_ind++;
 274:Core/Src/main.c ****               tx_body[tx_body_ind] = field_mem[packet[i]]; // copy actual data
 275:Core/Src/main.c ****               tx_body_ind++;
 276:Core/Src/main.c ****             }
 277:Core/Src/main.c ****             uart_tx_buf[LEN_IND] = tx_body_ind;
 278:Core/Src/main.c ****             break;
 279:Core/Src/main.c ****           }
 280:Core/Src/main.c ****           case CMD_READ_BLOCK:{
 281:Core/Src/main.c ****             // body is a start index and a length
 282:Core/Src/main.c ****             uint8_t block_start = packet[BODY_IND];
 283:Core/Src/main.c ****             uint8_t block_len = packet[BODY_IND + 1];
 284:Core/Src/main.c ****             if(block_len > NUM_FIELDS - block_start){
 285:Core/Src/main.c ****               if(NUM_FIELDS - block_start < 0){
 286:Core/Src/main.c ****                 block_len = 0;
 287:Core/Src/main.c ****               }else{
 288:Core/Src/main.c ****                 block_len = NUM_FIELDS - block_start;
 289:Core/Src/main.c ****               }
 290:Core/Src/main.c ****             }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****             // copy from field memory
 293:Core/Src/main.c ****             memcpy(uart_tx_buf + BODY_IND, field_mem + block_start, block_len);
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****             break;
 296:Core/Src/main.c ****           }
 297:Core/Src/main.c ****           case CMD_WRITE:{
 298:Core/Src/main.c ****             // body is a list of id:value pairs
 299:Core/Src/main.c ****             uint8_t* rx_body = packet + BODY_IND;
 300:Core/Src/main.c ****             uint8_t* tx_body = uart_tx_buf + BODY_IND;
 301:Core/Src/main.c ****             int rx_body_ind = 0;
 302:Core/Src/main.c ****             int tx_body_ind = 0;
 303:Core/Src/main.c ****             for(int i = 0; i < packet[LEN_IND]; i++){
 304:Core/Src/main.c ****               uint8_t field_id = rx_body[i];
 305:Core/Src/main.c ****               i++;
 306:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 307:Core/Src/main.c ****                 field_mem[field_id] = rx_body[i];
 308:Core/Src/main.c ****                 tx_body[tx_body_ind] = field_id;
 309:Core/Src/main.c ****                 tx_body_ind++;
 310:Core/Src/main.c ****               }
 311:Core/Src/main.c ****             }
 312:Core/Src/main.c ****             uart_tx_buf[LEN_IND] = tx_body_ind;
 313:Core/Src/main.c ****             if(tx_body_ind > 0){
 314:Core/Src/main.c ****               update_sys = true;
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 7


 315:Core/Src/main.c ****             }
 316:Core/Src/main.c ****             break;
 317:Core/Src/main.c ****           }
 318:Core/Src/main.c ****           case CMD_WRITE_BLOCK:{
 319:Core/Src/main.c ****             // body is a start id + block of data
 320:Core/Src/main.c ****             uint8_t block_start = packet[BODY_IND];
 321:Core/Src/main.c ****             uint8_t block_len = packet[LEN_IND] - 1;
 322:Core/Src/main.c ****             if(block_len > NUM_FIELDS - block_start){
 323:Core/Src/main.c ****               if(NUM_FIELDS - block_start < 0){
 324:Core/Src/main.c ****                 block_len = 0;
 325:Core/Src/main.c ****               }else{
 326:Core/Src/main.c ****                 block_len = NUM_FIELDS - block_start;
 327:Core/Src/main.c ****               }
 328:Core/Src/main.c ****             }
 329:Core/Src/main.c ****             uint8_t* block = packet + BODY_IND + 1;
 330:Core/Src/main.c ****             int field_id = block_start;
 331:Core/Src/main.c ****             uint8_t updated_len = 0;
 332:Core/Src/main.c ****             for(int i = 0; i < block_len; i++){
 333:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 334:Core/Src/main.c ****                 field_mem[field_id] = block[i];
 335:Core/Src/main.c ****                 updated_len++;
 336:Core/Src/main.c ****               }
 337:Core/Src/main.c ****               field_id++;
 338:Core/Src/main.c ****             }
 339:Core/Src/main.c ****             uart_tx_buf[LEN_IND] = 1;
 340:Core/Src/main.c ****             uart_tx_buf[BODY_IND] = updated_len;
 341:Core/Src/main.c ****             if(updated_len > 0){
 342:Core/Src/main.c ****               update_sys = true;
 343:Core/Src/main.c ****             }
 344:Core/Src/main.c ****             break;
 345:Core/Src/main.c ****           }
 346:Core/Src/main.c ****           case CMD_COMMS_TEST:{
 347:Core/Src/main.c ****             uart_tx_buf[LEN_IND] = 4;
 348:Core/Src/main.c ****             uart_tx_buf[BODY_IND] = packet[BODY_IND];
 349:Core/Src/main.c ****             uart_tx_buf[BODY_IND+1] = packet[BODY_IND+1];
 350:Core/Src/main.c ****             uart_tx_buf[BODY_IND+2] = packet[BODY_IND+2];
 351:Core/Src/main.c ****             uart_tx_buf[BODY_IND+3] = packet[BODY_IND+3];
 352:Core/Src/main.c ****             // nothing else to do, just send empty packet
 353:Core/Src/main.c ****           }
 354:Core/Src/main.c ****         }
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****         packet_lock = 0; // release lock so we can receive new data
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****         // transmit
 359:Core/Src/main.c ****         HAL_UART_Transmit_DMA(&huart1, uart_tx_buf, BODY_IND + uart_tx_buf[LEN_IND]);
 360:Core/Src/main.c ****       }
 361:Core/Src/main.c ****       
 362:Core/Src/main.c ****     }
 363:Core/Src/main.c ****     /* END PROCESSING DEBUG PACKET */
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****     /* BEGIN CHECKING GPS LOCK */
 366:Core/Src/main.c ****     if (pps_duration_us == 0 ||
 367:Core/Src/main.c ****         get_microseconds() > (last_pps_timestamp + pps_duration_us + 100) ){
 368:Core/Src/main.c ****       // we don't have GPS signal
 369:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, 0);
 370:Core/Src/main.c ****     }else{
 371:Core/Src/main.c ****       // we have a GPS signal!
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 8


 372:Core/Src/main.c ****       HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, 1);
 373:Core/Src/main.c ****     }
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   }
 376:Core/Src/main.c ****   /* USER CODE END 3 */
 377:Core/Src/main.c **** }
 378:Core/Src/main.c **** 
 379:Core/Src/main.c **** /**
 380:Core/Src/main.c ****   * @brief System Clock Configuration
 381:Core/Src/main.c ****   * @retval None
 382:Core/Src/main.c ****   */
 383:Core/Src/main.c **** void SystemClock_Config(void)
 384:Core/Src/main.c **** {
 385:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 386:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 387:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 390:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 391:Core/Src/main.c ****   */
 392:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 393:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 394:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 395:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 396:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 397:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 399:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 400:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 401:Core/Src/main.c ****   {
 402:Core/Src/main.c ****     Error_Handler();
 403:Core/Src/main.c ****   }
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 406:Core/Src/main.c ****   */
 407:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 408:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 409:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 410:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 411:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 412:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 415:Core/Src/main.c ****   {
 416:Core/Src/main.c ****     Error_Handler();
 417:Core/Src/main.c ****   }
 418:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_USART1
 419:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1;
 420:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 421:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 422:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 423:Core/Src/main.c ****   PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_PLLCLK;
 424:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 425:Core/Src/main.c ****   {
 426:Core/Src/main.c ****     Error_Handler();
 427:Core/Src/main.c ****   }
 428:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 9


 429:Core/Src/main.c **** }
 430:Core/Src/main.c **** 
 431:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c **** void init_field_mem(uint8_t * mem, bool* writable){
  30              		.loc 1 433 51 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 434:Core/Src/main.c ****   memset(writable, 0x00, NUM_FIELDS);
  35              		.loc 1 434 3 view .LVU1
  36 0000 0022     		movs	r2, #0
  37 0002 0A60     		str	r2, [r1]	@ unaligned
  38 0004 4A60     		str	r2, [r1, #4]	@ unaligned
  39 0006 8A60     		str	r2, [r1, #8]	@ unaligned
  40 0008 C1F80B20 		str	r2, [r1, #11]	@ unaligned
 435:Core/Src/main.c ****   memset(mem, 0x00, NUM_FIELDS);
  41              		.loc 1 435 3 view .LVU2
  42 000c 0260     		str	r2, [r0]	@ unaligned
  43 000e 4260     		str	r2, [r0, #4]	@ unaligned
  44 0010 8260     		str	r2, [r0, #8]	@ unaligned
  45 0012 C0F80B20 		str	r2, [r0, #11]	@ unaligned
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   mem[PA_EN] = 0;
  46              		.loc 1 437 3 view .LVU3
 438:Core/Src/main.c ****   writable[PA_EN] = true;
  47              		.loc 1 438 3 view .LVU4
  48              		.loc 1 438 19 is_stmt 0 view .LVU5
  49 0016 0123     		movs	r3, #1
  50 0018 0B70     		strb	r3, [r1]
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   mem[LO_GEN_EN] = 0;
  51              		.loc 1 440 3 is_stmt 1 view .LVU6
  52              		.loc 1 440 18 is_stmt 0 view .LVU7
  53 001a 4270     		strb	r2, [r0, #1]
 441:Core/Src/main.c ****   writable[LO_GEN_EN] = true;
  54              		.loc 1 441 3 is_stmt 1 view .LVU8
  55              		.loc 1 441 23 is_stmt 0 view .LVU9
  56 001c 4B70     		strb	r3, [r1, #1]
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   mem[LO_PLL_R_COUNTER_H] = 0;
  57              		.loc 1 443 3 is_stmt 1 view .LVU10
  58              		.loc 1 443 27 is_stmt 0 view .LVU11
  59 001e 8270     		strb	r2, [r0, #2]
 444:Core/Src/main.c ****   writable[LO_PLL_R_COUNTER_H] = true;
  60              		.loc 1 444 3 is_stmt 1 view .LVU12
  61              		.loc 1 444 32 is_stmt 0 view .LVU13
  62 0020 8B70     		strb	r3, [r1, #2]
 445:Core/Src/main.c ****   mem[LO_PLL_R_COUNTER_L] = 120;
  63              		.loc 1 445 3 is_stmt 1 view .LVU14
  64              		.loc 1 445 27 is_stmt 0 view .LVU15
  65 0022 4FF0780C 		mov	ip, #120
  66 0026 80F803C0 		strb	ip, [r0, #3]
 446:Core/Src/main.c ****   writable[LO_PLL_R_COUNTER_L] = true;
  67              		.loc 1 446 3 is_stmt 1 view .LVU16
  68              		.loc 1 446 32 is_stmt 0 view .LVU17
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 10


  69 002a CB70     		strb	r3, [r1, #3]
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   mem[LO_PLL_N_COUNTER_H] = (1412 >> 8) & 0xFF;
  70              		.loc 1 448 3 is_stmt 1 view .LVU18
  71              		.loc 1 448 27 is_stmt 0 view .LVU19
  72 002c 4FF0050C 		mov	ip, #5
  73 0030 80F804C0 		strb	ip, [r0, #4]
 449:Core/Src/main.c ****   writable[LO_PLL_N_COUNTER_H] = true;
  74              		.loc 1 449 3 is_stmt 1 view .LVU20
  75              		.loc 1 449 32 is_stmt 0 view .LVU21
  76 0034 0B71     		strb	r3, [r1, #4]
 450:Core/Src/main.c ****   mem[LO_PLL_N_COUNTER_L] = (1412 & 0xFF);
  77              		.loc 1 450 3 is_stmt 1 view .LVU22
  78              		.loc 1 450 27 is_stmt 0 view .LVU23
  79 0036 4FF0840C 		mov	ip, #132
  80 003a 80F805C0 		strb	ip, [r0, #5]
 451:Core/Src/main.c ****   writable[LO_PLL_N_COUNTER_L] = true;
  81              		.loc 1 451 3 is_stmt 1 view .LVU24
  82              		.loc 1 451 32 is_stmt 0 view .LVU25
  83 003e 4B71     		strb	r3, [r1, #5]
 452:Core/Src/main.c ****   
 453:Core/Src/main.c ****   mem[CALLSIGN_0] = 'K';
  84              		.loc 1 453 3 is_stmt 1 view .LVU26
  85              		.loc 1 453 19 is_stmt 0 view .LVU27
  86 0040 4FF04B0C 		mov	ip, #75
  87 0044 80F807C0 		strb	ip, [r0, #7]
 454:Core/Src/main.c ****   writable[CALLSIGN_0] = true;
  88              		.loc 1 454 3 is_stmt 1 view .LVU28
  89              		.loc 1 454 24 is_stmt 0 view .LVU29
  90 0048 CB71     		strb	r3, [r1, #7]
 455:Core/Src/main.c ****   mem[CALLSIGN_1] = 'E';
  91              		.loc 1 455 3 is_stmt 1 view .LVU30
  92              		.loc 1 455 19 is_stmt 0 view .LVU31
  93 004a 4FF0450C 		mov	ip, #69
  94 004e 80F808C0 		strb	ip, [r0, #8]
 456:Core/Src/main.c ****   writable[CALLSIGN_1] = true;
  95              		.loc 1 456 3 is_stmt 1 view .LVU32
  96              		.loc 1 456 24 is_stmt 0 view .LVU33
  97 0052 0B72     		strb	r3, [r1, #8]
 457:Core/Src/main.c ****   mem[CALLSIGN_2] = '8';
  98              		.loc 1 457 3 is_stmt 1 view .LVU34
  99              		.loc 1 457 19 is_stmt 0 view .LVU35
 100 0054 4FF0380C 		mov	ip, #56
 101 0058 80F809C0 		strb	ip, [r0, #9]
 458:Core/Src/main.c ****   writable[CALLSIGN_2] = true;
 102              		.loc 1 458 3 is_stmt 1 view .LVU36
 103              		.loc 1 458 24 is_stmt 0 view .LVU37
 104 005c 4B72     		strb	r3, [r1, #9]
 459:Core/Src/main.c ****   mem[CALLSIGN_3] = 'I';
 105              		.loc 1 459 3 is_stmt 1 view .LVU38
 106              		.loc 1 459 19 is_stmt 0 view .LVU39
 107 005e 4FF0490C 		mov	ip, #73
 108 0062 80F80AC0 		strb	ip, [r0, #10]
 460:Core/Src/main.c ****   writable[CALLSIGN_3] = true;
 109              		.loc 1 460 3 is_stmt 1 view .LVU40
 110              		.loc 1 460 24 is_stmt 0 view .LVU41
 111 0066 8B72     		strb	r3, [r1, #10]
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 11


 461:Core/Src/main.c ****   mem[CALLSIGN_4] = 'T';
 112              		.loc 1 461 3 is_stmt 1 view .LVU42
 113              		.loc 1 461 19 is_stmt 0 view .LVU43
 114 0068 4FF0540C 		mov	ip, #84
 115 006c 80F80BC0 		strb	ip, [r0, #11]
 462:Core/Src/main.c ****   writable[CALLSIGN_4] = true;
 116              		.loc 1 462 3 is_stmt 1 view .LVU44
 117              		.loc 1 462 24 is_stmt 0 view .LVU45
 118 0070 CB72     		strb	r3, [r1, #11]
 463:Core/Src/main.c ****   mem[CALLSIGN_5] = 'F';
 119              		.loc 1 463 3 is_stmt 1 view .LVU46
 120              		.loc 1 463 19 is_stmt 0 view .LVU47
 121 0072 4FF0460C 		mov	ip, #70
 122 0076 80F80CC0 		strb	ip, [r0, #12]
 464:Core/Src/main.c ****   writable[CALLSIGN_5] = true;
 123              		.loc 1 464 3 is_stmt 1 view .LVU48
 124              		.loc 1 464 24 is_stmt 0 view .LVU49
 125 007a 0B73     		strb	r3, [r1, #12]
 465:Core/Src/main.c **** 
 466:Core/Src/main.c ****   mem[TX_PERIOD_H] = (TX_PERIOD_SECONDS >> 8) & 0xFF;
 126              		.loc 1 466 3 is_stmt 1 view .LVU50
 127              		.loc 1 466 20 is_stmt 0 view .LVU51
 128 007c 4273     		strb	r2, [r0, #13]
 467:Core/Src/main.c ****   writable[TX_PERIOD_L] = TX_PERIOD_SECONDS & 0xFF;
 129              		.loc 1 467 3 is_stmt 1 view .LVU52
 130              		.loc 1 467 25 is_stmt 0 view .LVU53
 131 007e 8B73     		strb	r3, [r1, #14]
 468:Core/Src/main.c **** }
 132              		.loc 1 468 1 view .LVU54
 133 0080 7047     		bx	lr
 134              		.cfi_endproc
 135              	.LFE128:
 137              		.section	.text.get_microseconds,"ax",%progbits
 138              		.align	1
 139              		.global	get_microseconds
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 144              	get_microseconds:
 145              	.LFB129:
 469:Core/Src/main.c **** 
 470:Core/Src/main.c **** /**
 471:Core/Src/main.c ****  * Get microseconds since startup
 472:Core/Src/main.c **** */
 473:Core/Src/main.c **** uint64_t get_microseconds(){
 146              		.loc 1 473 28 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
 474:Core/Src/main.c ****   return microseconds;
 151              		.loc 1 474 3 view .LVU56
 475:Core/Src/main.c **** }
 152              		.loc 1 475 1 is_stmt 0 view .LVU57
 153 0000 014B     		ldr	r3, .L3
 154 0002 D3E90001 		ldrd	r0, [r3]
 155 0006 7047     		bx	lr
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 12


 156              	.L4:
 157              		.align	2
 158              	.L3:
 159 0008 00000000 		.word	microseconds
 160              		.cfi_endproc
 161              	.LFE129:
 163              		.section	.rodata.init_sdcard.str1.4,"aMS",%progbits,1
 164              		.align	2
 165              	.LC0:
 166 0000 00       		.ascii	"\000"
 167              		.section	.text.init_sdcard,"ax",%progbits
 168              		.align	1
 169              		.global	init_sdcard
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 174              	init_sdcard:
 175              	.LVL1:
 176              	.LFB130:
 476:Core/Src/main.c **** 
 477:Core/Src/main.c **** /**
 478:Core/Src/main.c ****  * Initialize SD card, including getting statistics
 479:Core/Src/main.c ****  * Return true if there is an SD card attached
 480:Core/Src/main.c **** */
 481:Core/Src/main.c **** bool init_sdcard(SdCard_t* sd){
 177              		.loc 1 481 31 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 8
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		.loc 1 481 31 is_stmt 0 view .LVU59
 182 0000 10B5     		push	{r4, lr}
 183              		.cfi_def_cfa_offset 8
 184              		.cfi_offset 4, -8
 185              		.cfi_offset 14, -4
 186 0002 82B0     		sub	sp, sp, #8
 187              		.cfi_def_cfa_offset 16
 188 0004 0446     		mov	r4, r0
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   FATFS* get_free_fs;
 189              		.loc 1 483 3 is_stmt 1 view .LVU60
 484:Core/Src/main.c ****   sd->result = f_getfree("", &(sd->free_clusters), &get_free_fs);
 190              		.loc 1 484 3 view .LVU61
 191              		.loc 1 484 16 is_stmt 0 view .LVU62
 192 0006 01AA     		add	r2, sp, #4
 193 0008 00F51351 		add	r1, r0, #9408
 194 000c 3431     		adds	r1, r1, #52
 195 000e 0F48     		ldr	r0, .L9
 196              	.LVL2:
 197              		.loc 1 484 16 view .LVU63
 198 0010 FFF7FEFF 		bl	f_getfree
 199              	.LVL3:
 200              		.loc 1 484 14 view .LVU64
 201 0014 84F83002 		strb	r0, [r4, #560]
 485:Core/Src/main.c ****   if (sd->result != FR_OK){
 202              		.loc 1 485 3 is_stmt 1 view .LVU65
 203              		.loc 1 485 6 is_stmt 0 view .LVU66
 204 0018 B0B9     		cbnz	r0, .L7
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 13


 486:Core/Src/main.c ****     return false;
 487:Core/Src/main.c ****   }
 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   sd->total_sectors = (get_free_fs->n_fatent - 2) * get_free_fs->csize;
 205              		.loc 1 489 3 is_stmt 1 view .LVU67
 206              		.loc 1 489 35 is_stmt 0 view .LVU68
 207 001a 019A     		ldr	r2, [sp, #4]
 208 001c D2F81432 		ldr	r3, [r2, #532]
 209              		.loc 1 489 46 view .LVU69
 210 0020 023B     		subs	r3, r3, #2
 211              		.loc 1 489 64 view .LVU70
 212 0022 92F80212 		ldrb	r1, [r2, #514]	@ zero_extendqisi2
 213              		.loc 1 489 51 view .LVU71
 214 0026 01FB03F3 		mul	r3, r1, r3
 215              		.loc 1 489 21 view .LVU72
 216 002a 04F50054 		add	r4, r4, #8192
 217              	.LVL4:
 218              		.loc 1 489 21 view .LVU73
 219 002e C4F8FC34 		str	r3, [r4, #1276]
 490:Core/Src/main.c ****   sd->free_sectors = sd->free_clusters * get_free_fs->csize;
 220              		.loc 1 490 3 is_stmt 1 view .LVU74
 221              		.loc 1 490 24 is_stmt 0 view .LVU75
 222 0032 D4F8F434 		ldr	r3, [r4, #1268]
 223              		.loc 1 490 53 view .LVU76
 224 0036 92F80222 		ldrb	r2, [r2, #514]	@ zero_extendqisi2
 225              		.loc 1 490 40 view .LVU77
 226 003a 02FB03F3 		mul	r3, r2, r3
 227              		.loc 1 490 20 view .LVU78
 228 003e C4F8F834 		str	r3, [r4, #1272]
 491:Core/Src/main.c ****   
 492:Core/Src/main.c ****   return true;
 229              		.loc 1 492 3 is_stmt 1 view .LVU79
 230              		.loc 1 492 10 is_stmt 0 view .LVU80
 231 0042 0120     		movs	r0, #1
 232              	.LVL5:
 233              	.L6:
 493:Core/Src/main.c **** }
 234              		.loc 1 493 1 view .LVU81
 235 0044 02B0     		add	sp, sp, #8
 236              		.cfi_remember_state
 237              		.cfi_def_cfa_offset 8
 238              		@ sp needed
 239 0046 10BD     		pop	{r4, pc}
 240              	.LVL6:
 241              	.L7:
 242              		.cfi_restore_state
 486:Core/Src/main.c ****   }
 243              		.loc 1 486 12 view .LVU82
 244 0048 0020     		movs	r0, #0
 245 004a FBE7     		b	.L6
 246              	.L10:
 247              		.align	2
 248              	.L9:
 249 004c 00000000 		.word	.LC0
 250              		.cfi_endproc
 251              	.LFE130:
 253              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 14


 254              		.align	1
 255              		.global	HAL_UART_RxCpltCallback
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	HAL_UART_RxCpltCallback:
 261              	.LVL7:
 262              	.LFB131:
 494:Core/Src/main.c **** 
 495:Core/Src/main.c **** 
 496:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 263              		.loc 1 496 56 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		.loc 1 496 56 is_stmt 0 view .LVU84
 268 0000 08B5     		push	{r3, lr}
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 3, -8
 271              		.cfi_offset 14, -4
 497:Core/Src/main.c ****   if(uart_rx_ind < BODY_IND){
 272              		.loc 1 497 3 is_stmt 1 view .LVU85
 273              		.loc 1 497 18 is_stmt 0 view .LVU86
 274 0002 174B     		ldr	r3, .L17
 275 0004 1968     		ldr	r1, [r3]
 276              		.loc 1 497 5 view .LVU87
 277 0006 0229     		cmp	r1, #2
 278 0008 13DC     		bgt	.L12
 498:Core/Src/main.c ****     // we've just received the header, probably
 499:Core/Src/main.c ****     if(uart_rx_buf[0] == START_BYTE && uart_rx_buf[IND_CMD] < NUM_CMDS){
 279              		.loc 1 499 5 is_stmt 1 view .LVU88
 280              		.loc 1 499 19 is_stmt 0 view .LVU89
 281 000a 164B     		ldr	r3, .L17+4
 282 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 283              		.loc 1 499 7 view .LVU90
 284 000e A52B     		cmp	r3, #165
 285 0010 1AD1     		bne	.L11
 286              		.loc 1 499 51 discriminator 1 view .LVU91
 287 0012 144B     		ldr	r3, .L17+4
 288 0014 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 289              		.loc 1 499 37 discriminator 1 view .LVU92
 290 0016 052B     		cmp	r3, #5
 291 0018 16D8     		bhi	.L11
 292              	.LBB4:
 500:Core/Src/main.c ****       uart_rx_ind += BODY_IND;
 293              		.loc 1 500 7 is_stmt 1 view .LVU93
 294              		.loc 1 500 19 is_stmt 0 view .LVU94
 295 001a 0331     		adds	r1, r1, #3
 296 001c 104B     		ldr	r3, .L17
 297 001e 1960     		str	r1, [r3]
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****       int len = uart_rx_buf[LEN_IND];
 298              		.loc 1 502 7 is_stmt 1 view .LVU95
 299              		.loc 1 502 28 is_stmt 0 view .LVU96
 300 0020 104B     		ldr	r3, .L17+4
 301 0022 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 302              	.LVL8:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 15


 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****       if(len <= MAX_PACKET_LEN - BODY_IND){
 303              		.loc 1 504 7 is_stmt 1 view .LVU97
 304              		.loc 1 504 9 is_stmt 0 view .LVU98
 305 0024 1E2A     		cmp	r2, #30
 306 0026 0FDC     		bgt	.L11
 505:Core/Src/main.c ****         HAL_UART_Receive_DMA(&huart1, uart_rx_buf + uart_rx_ind, len);
 307              		.loc 1 505 9 is_stmt 1 view .LVU99
 308 0028 1944     		add	r1, r1, r3
 309 002a 0F48     		ldr	r0, .L17+8
 310              	.LVL9:
 311              		.loc 1 505 9 is_stmt 0 view .LVU100
 312 002c FFF7FEFF 		bl	HAL_UART_Receive_DMA
 313              	.LVL10:
 314              		.loc 1 505 9 view .LVU101
 315 0030 0AE0     		b	.L11
 316              	.LVL11:
 317              	.L12:
 318              		.loc 1 505 9 view .LVU102
 319              	.LBE4:
 506:Core/Src/main.c ****       }else{
 507:Core/Src/main.c ****         // error handling
 508:Core/Src/main.c ****       }
 509:Core/Src/main.c ****       
 510:Core/Src/main.c ****     }else{
 511:Core/Src/main.c ****       // error handling
 512:Core/Src/main.c ****     }
 513:Core/Src/main.c ****   }else{
 514:Core/Src/main.c ****     // we must've just received the body
 515:Core/Src/main.c ****     // if packet_lock is 0, copy over the new data and set packet_lock
 516:Core/Src/main.c ****     if(packet_lock == 0){
 320              		.loc 1 516 5 is_stmt 1 view .LVU103
 321              		.loc 1 516 20 is_stmt 0 view .LVU104
 322 0032 0E4B     		ldr	r3, .L17+12
 323 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 324              		.loc 1 516 7 view .LVU105
 325 0036 43B1     		cbz	r3, .L16
 326              	.LVL12:
 327              	.L14:
 517:Core/Src/main.c ****       memcpy(packet, uart_rx_buf, BODY_IND + uart_rx_buf[LEN_IND]);
 518:Core/Src/main.c ****       packet_lock = 1;
 519:Core/Src/main.c ****     }
 520:Core/Src/main.c ****     uart_rx_ind = 0;
 328              		.loc 1 520 5 is_stmt 1 view .LVU106
 329              		.loc 1 520 17 is_stmt 0 view .LVU107
 330 0038 094B     		ldr	r3, .L17
 331 003a 0022     		movs	r2, #0
 332 003c 1A60     		str	r2, [r3]
 521:Core/Src/main.c ****     HAL_UART_Receive_DMA(&huart1, uart_rx_buf + uart_rx_ind, BODY_IND);
 333              		.loc 1 521 5 is_stmt 1 view .LVU108
 334 003e 0322     		movs	r2, #3
 335 0040 0849     		ldr	r1, .L17+4
 336 0042 0948     		ldr	r0, .L17+8
 337 0044 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 338              	.LVL13:
 339              	.L11:
 522:Core/Src/main.c ****   }
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 16


 523:Core/Src/main.c **** }
 340              		.loc 1 523 1 is_stmt 0 view .LVU109
 341 0048 08BD     		pop	{r3, pc}
 342              	.LVL14:
 343              	.L16:
 517:Core/Src/main.c ****       packet_lock = 1;
 344              		.loc 1 517 7 is_stmt 1 view .LVU110
 517:Core/Src/main.c ****       packet_lock = 1;
 345              		.loc 1 517 57 is_stmt 0 view .LVU111
 346 004a 0649     		ldr	r1, .L17+4
 347 004c 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 517:Core/Src/main.c ****       packet_lock = 1;
 348              		.loc 1 517 7 view .LVU112
 349 004e 0332     		adds	r2, r2, #3
 350 0050 0748     		ldr	r0, .L17+16
 351              	.LVL15:
 517:Core/Src/main.c ****       packet_lock = 1;
 352              		.loc 1 517 7 view .LVU113
 353 0052 FFF7FEFF 		bl	memcpy
 354              	.LVL16:
 518:Core/Src/main.c ****     }
 355              		.loc 1 518 7 is_stmt 1 view .LVU114
 518:Core/Src/main.c ****     }
 356              		.loc 1 518 19 is_stmt 0 view .LVU115
 357 0056 054B     		ldr	r3, .L17+12
 358 0058 0122     		movs	r2, #1
 359 005a 1A70     		strb	r2, [r3]
 360 005c ECE7     		b	.L14
 361              	.L18:
 362 005e 00BF     		.align	2
 363              	.L17:
 364 0060 00000000 		.word	uart_rx_ind
 365 0064 00000000 		.word	uart_rx_buf
 366 0068 00000000 		.word	huart1
 367 006c 00000000 		.word	packet_lock
 368 0070 00000000 		.word	packet
 369              		.cfi_endproc
 370              	.LFE131:
 372              		.global	__aeabi_uldivmod
 373              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 374              		.align	1
 375              		.global	HAL_TIM_PeriodElapsedCallback
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	HAL_TIM_PeriodElapsedCallback:
 381              	.LVL17:
 382              	.LFB132:
 524:Core/Src/main.c **** 
 525:Core/Src/main.c **** /**
 526:Core/Src/main.c ****  * callback for TIMER interrupts
 527:Core/Src/main.c ****  * This is where we will run the main state machine
 528:Core/Src/main.c ****  * This is also where we'll walk through the data to transmit
 529:Core/Src/main.c **** */
 530:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 383              		.loc 1 530 60 is_stmt 1 view -0
 384              		.cfi_startproc
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 17


 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 531:Core/Src/main.c ****   if(htim->Instance == TIM2){
 387              		.loc 1 531 3 view .LVU117
 388              		.loc 1 531 10 is_stmt 0 view .LVU118
 389 0000 0368     		ldr	r3, [r0]
 390              		.loc 1 531 5 view .LVU119
 391 0002 B3F1804F 		cmp	r3, #1073741824
 392 0006 04D0     		beq	.L34
 532:Core/Src/main.c ****     // 10kHz clock
 533:Core/Src/main.c ****     microseconds += 100;
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****     /* BEGIN MAIN STATE MACHINE */
 536:Core/Src/main.c ****     switch(radio_state){
 537:Core/Src/main.c ****       case STATE_GOTO_IDLE:{
 538:Core/Src/main.c ****         HAL_TIM_Base_Stop(&htim1); // stop the baud clock
 539:Core/Src/main.c ****         HAL_HRTIM_WaveformOutputStop(&hhrtim1, HRTIM_OUTPUT_TC1); // stop the IF signal
 540:Core/Src/main.c ****         HAL_GPIO_WritePin(PA_EN_GPIO_Port, PA_EN_Pin, 0);
 541:Core/Src/main.c ****         HAL_GPIO_WritePin(EN_5P0_GPIO_Port, EN_5P0_Pin, 0);
 542:Core/Src/main.c ****         radio_state = STATE_IDLE;
 543:Core/Src/main.c ****         break;
 544:Core/Src/main.c ****       }
 545:Core/Src/main.c ****       case STATE_IDLE:{
 546:Core/Src/main.c ****         // what to do, what to do...
 547:Core/Src/main.c ****         uint64_t elapsed_us = get_microseconds() - last_tx_timestamp;
 548:Core/Src/main.c ****         uint16_t tx_period = (field_mem[TX_PERIOD_H] << 8) | field_mem[TX_PERIOD_L];
 549:Core/Src/main.c ****         if ((elapsed_us / 1000000) >= tx_period){
 550:Core/Src/main.c ****           // get the ball rolling on transmitting
 551:Core/Src/main.c ****           radio_state = STATE_POWER_ON_LO;
 552:Core/Src/main.c ****         }
 553:Core/Src/main.c ****         break;
 554:Core/Src/main.c ****       }
 555:Core/Src/main.c ****       case STATE_POWER_ON_LO:{
 556:Core/Src/main.c ****         adf_enable_chip(&lo_gen_pll);
 557:Core/Src/main.c ****         HAL_GPIO_WritePin(EN_5P0_GPIO_Port, EN_5P0_Pin, 1); // enable misc RF amps and such
 558:Core/Src/main.c ****         begin_lock_timestamp = get_microseconds();
 559:Core/Src/main.c ****         radio_state = STATE_WAIT_FOR_LO_LOCK;
 560:Core/Src/main.c ****         break;
 561:Core/Src/main.c ****       }
 562:Core/Src/main.c ****       case STATE_WAIT_FOR_LO_LOCK:{
 563:Core/Src/main.c ****         if(get_microseconds() - begin_lock_timestamp >= PLL_LOCK_DURATION_US){
 564:Core/Src/main.c ****           radio_state = STATE_POWER_ON_PA;
 565:Core/Src/main.c ****         }
 566:Core/Src/main.c ****         break;
 567:Core/Src/main.c ****       }
 568:Core/Src/main.c ****       case STATE_POWER_ON_PA:{
 569:Core/Src/main.c ****         HAL_GPIO_WritePin(PA_EN_GPIO_Port, PA_EN_Pin, 1);
 570:Core/Src/main.c ****         begin_lock_timestamp = get_microseconds();
 571:Core/Src/main.c ****         radio_state = STATE_WAIT_FOR_PA;
 572:Core/Src/main.c ****         break;
 573:Core/Src/main.c ****       }
 574:Core/Src/main.c ****       case STATE_WAIT_FOR_PA:{
 575:Core/Src/main.c ****         if(get_microseconds() - begin_lock_timestamp >= 1000){
 576:Core/Src/main.c ****           // TODO: initialize things for the transmit data phase
 577:Core/Src/main.c ****           radio_state = STATE_TRANSMIT;
 578:Core/Src/main.c ****         }
 579:Core/Src/main.c ****         break;
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 18


 580:Core/Src/main.c ****       }
 581:Core/Src/main.c ****       case STATE_TRANSMIT:{
 582:Core/Src/main.c ****         // if TX done --> radio_state = STATE_GOTO_IDLE
 583:Core/Src/main.c ****         break;
 584:Core/Src/main.c ****       }
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****     }
 587:Core/Src/main.c ****     /* END MAIN STATE MACHINE */
 588:Core/Src/main.c ****   }else if(htim->Instance == TIM1){
 393              		.loc 1 588 9 is_stmt 1 view .LVU120
 394              		.loc 1 588 11 is_stmt 0 view .LVU121
 395 0008 474A     		ldr	r2, .L36
 396 000a 9342     		cmp	r3, r2
 397 000c 00F08880 		beq	.L35
 398 0010 7047     		bx	lr
 399              	.L34:
 530:Core/Src/main.c ****   if(htim->Instance == TIM2){
 400              		.loc 1 530 60 view .LVU122
 401 0012 70B5     		push	{r4, r5, r6, lr}
 402              		.cfi_def_cfa_offset 16
 403              		.cfi_offset 4, -16
 404              		.cfi_offset 5, -12
 405              		.cfi_offset 6, -8
 406              		.cfi_offset 14, -4
 533:Core/Src/main.c **** 
 407              		.loc 1 533 5 is_stmt 1 view .LVU123
 533:Core/Src/main.c **** 
 408              		.loc 1 533 18 is_stmt 0 view .LVU124
 409 0014 454C     		ldr	r4, .L36+4
 410 0016 D4E90023 		ldrd	r2, [r4]
 411 001a 12F16400 		adds	r0, r2, #100
 412              	.LVL18:
 533:Core/Src/main.c **** 
 413              		.loc 1 533 18 view .LVU125
 414 001e 43F10001 		adc	r1, r3, #0
 415 0022 C4E90001 		strd	r0, [r4]
 536:Core/Src/main.c ****       case STATE_GOTO_IDLE:{
 416              		.loc 1 536 5 is_stmt 1 view .LVU126
 417 0026 424B     		ldr	r3, .L36+8
 418 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 419 002a DBB2     		uxtb	r3, r3
 420 002c 062B     		cmp	r3, #6
 421 002e 1AD8     		bhi	.L19
 422 0030 DFE803F0 		tbb	[pc, r3]
 423              	.L23:
 424 0034 1A       		.byte	(.L28-.L23)/2
 425 0035 34       		.byte	(.L27-.L23)/2
 426 0036 45       		.byte	(.L26-.L23)/2
 427 0037 57       		.byte	(.L25-.L23)/2
 428 0038 65       		.byte	(.L24-.L23)/2
 429 0039 19       		.byte	(.L19-.L23)/2
 430 003a 04       		.byte	(.L22-.L23)/2
 431 003b 00       		.p2align 1
 432              	.L22:
 538:Core/Src/main.c ****         HAL_HRTIM_WaveformOutputStop(&hhrtim1, HRTIM_OUTPUT_TC1); // stop the IF signal
 433              		.loc 1 538 9 view .LVU127
 434 003c 3D48     		ldr	r0, .L36+12
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 19


 435 003e FFF7FEFF 		bl	HAL_TIM_Base_Stop
 436              	.LVL19:
 539:Core/Src/main.c ****         HAL_GPIO_WritePin(PA_EN_GPIO_Port, PA_EN_Pin, 0);
 437              		.loc 1 539 9 view .LVU128
 438 0042 1021     		movs	r1, #16
 439 0044 3C48     		ldr	r0, .L36+16
 440 0046 FFF7FEFF 		bl	HAL_HRTIM_WaveformOutputStop
 441              	.LVL20:
 540:Core/Src/main.c ****         HAL_GPIO_WritePin(EN_5P0_GPIO_Port, EN_5P0_Pin, 0);
 442              		.loc 1 540 9 view .LVU129
 443 004a 3C4C     		ldr	r4, .L36+20
 444 004c 0022     		movs	r2, #0
 445 004e 0821     		movs	r1, #8
 446 0050 2046     		mov	r0, r4
 447 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 448              	.LVL21:
 541:Core/Src/main.c ****         radio_state = STATE_IDLE;
 449              		.loc 1 541 9 view .LVU130
 450 0056 0022     		movs	r2, #0
 451 0058 1021     		movs	r1, #16
 452 005a 2046     		mov	r0, r4
 453 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 454              	.LVL22:
 542:Core/Src/main.c ****         break;
 455              		.loc 1 542 9 view .LVU131
 542:Core/Src/main.c ****         break;
 456              		.loc 1 542 21 is_stmt 0 view .LVU132
 457 0060 334B     		ldr	r3, .L36+8
 458 0062 0022     		movs	r2, #0
 459 0064 1A70     		strb	r2, [r3]
 543:Core/Src/main.c ****       }
 460              		.loc 1 543 9 is_stmt 1 view .LVU133
 461              	.L19:
 589:Core/Src/main.c ****     // baud clock (1.2kHz)
 590:Core/Src/main.c ****     if(radio_state == STATE_TRANSMIT){
 591:Core/Src/main.c ****       // advance through the data
 592:Core/Src/main.c ****     }
 593:Core/Src/main.c ****   }
 594:Core/Src/main.c **** }
 462              		.loc 1 594 1 is_stmt 0 view .LVU134
 463 0066 70BD     		pop	{r4, r5, r6, pc}
 464              	.L28:
 465              	.LBB5:
 547:Core/Src/main.c ****         uint16_t tx_period = (field_mem[TX_PERIOD_H] << 8) | field_mem[TX_PERIOD_L];
 466              		.loc 1 547 9 is_stmt 1 view .LVU135
 547:Core/Src/main.c ****         uint16_t tx_period = (field_mem[TX_PERIOD_H] << 8) | field_mem[TX_PERIOD_L];
 467              		.loc 1 547 31 is_stmt 0 view .LVU136
 468 0068 FFF7FEFF 		bl	get_microseconds
 469              	.LVL23:
 547:Core/Src/main.c ****         uint16_t tx_period = (field_mem[TX_PERIOD_H] << 8) | field_mem[TX_PERIOD_L];
 470              		.loc 1 547 50 view .LVU137
 471 006c 344B     		ldr	r3, .L36+24
 472 006e D3E90056 		ldrd	r5, [r3]
 547:Core/Src/main.c ****         uint16_t tx_period = (field_mem[TX_PERIOD_H] << 8) | field_mem[TX_PERIOD_L];
 473              		.loc 1 547 18 view .LVU138
 474 0072 401B     		subs	r0, r0, r5
 475              	.LVL24:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 20


 548:Core/Src/main.c ****         if ((elapsed_us / 1000000) >= tx_period){
 476              		.loc 1 548 9 is_stmt 1 view .LVU139
 548:Core/Src/main.c ****         if ((elapsed_us / 1000000) >= tx_period){
 477              		.loc 1 548 40 is_stmt 0 view .LVU140
 478 0074 334B     		ldr	r3, .L36+28
 479 0076 5A7B     		ldrb	r2, [r3, #13]	@ zero_extendqisi2
 548:Core/Src/main.c ****         if ((elapsed_us / 1000000) >= tx_period){
 480              		.loc 1 548 71 view .LVU141
 481 0078 9C7B     		ldrb	r4, [r3, #14]	@ zero_extendqisi2
 548:Core/Src/main.c ****         if ((elapsed_us / 1000000) >= tx_period){
 482              		.loc 1 548 18 view .LVU142
 483 007a 44EA0224 		orr	r4, r4, r2, lsl #8
 484              	.LVL25:
 549:Core/Src/main.c ****           // get the ball rolling on transmitting
 485              		.loc 1 549 9 is_stmt 1 view .LVU143
 549:Core/Src/main.c ****           // get the ball rolling on transmitting
 486              		.loc 1 549 25 is_stmt 0 view .LVU144
 487 007e 324A     		ldr	r2, .L36+32
 488 0080 4FF00003 		mov	r3, #0
 489 0084 61EB0601 		sbc	r1, r1, r6
 490              	.LVL26:
 549:Core/Src/main.c ****           // get the ball rolling on transmitting
 491              		.loc 1 549 25 view .LVU145
 492 0088 FFF7FEFF 		bl	__aeabi_uldivmod
 493              	.LVL27:
 549:Core/Src/main.c ****           // get the ball rolling on transmitting
 494              		.loc 1 549 12 view .LVU146
 495 008c A042     		cmp	r0, r4
 496 008e 71F10001 		sbcs	r1, r1, #0
 497 0092 E8D3     		bcc	.L19
 551:Core/Src/main.c ****         }
 498              		.loc 1 551 11 is_stmt 1 view .LVU147
 551:Core/Src/main.c ****         }
 499              		.loc 1 551 23 is_stmt 0 view .LVU148
 500 0094 264B     		ldr	r3, .L36+8
 501 0096 0122     		movs	r2, #1
 502 0098 1A70     		strb	r2, [r3]
 503 009a E4E7     		b	.L19
 504              	.LVL28:
 505              	.L27:
 551:Core/Src/main.c ****         }
 506              		.loc 1 551 23 view .LVU149
 507              	.LBE5:
 556:Core/Src/main.c ****         HAL_GPIO_WritePin(EN_5P0_GPIO_Port, EN_5P0_Pin, 1); // enable misc RF amps and such
 508              		.loc 1 556 9 is_stmt 1 view .LVU150
 509 009c 2B48     		ldr	r0, .L36+36
 510 009e FFF7FEFF 		bl	adf_enable_chip
 511              	.LVL29:
 557:Core/Src/main.c ****         begin_lock_timestamp = get_microseconds();
 512              		.loc 1 557 9 view .LVU151
 513 00a2 0122     		movs	r2, #1
 514 00a4 1021     		movs	r1, #16
 515 00a6 2548     		ldr	r0, .L36+20
 516 00a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 517              	.LVL30:
 558:Core/Src/main.c ****         radio_state = STATE_WAIT_FOR_LO_LOCK;
 518              		.loc 1 558 9 view .LVU152
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 21


 558:Core/Src/main.c ****         radio_state = STATE_WAIT_FOR_LO_LOCK;
 519              		.loc 1 558 32 is_stmt 0 view .LVU153
 520 00ac FFF7FEFF 		bl	get_microseconds
 521              	.LVL31:
 558:Core/Src/main.c ****         radio_state = STATE_WAIT_FOR_LO_LOCK;
 522              		.loc 1 558 30 view .LVU154
 523 00b0 274B     		ldr	r3, .L36+40
 524 00b2 C3E90001 		strd	r0, [r3]
 559:Core/Src/main.c ****         break;
 525              		.loc 1 559 9 is_stmt 1 view .LVU155
 559:Core/Src/main.c ****         break;
 526              		.loc 1 559 21 is_stmt 0 view .LVU156
 527 00b6 1E4B     		ldr	r3, .L36+8
 528 00b8 0222     		movs	r2, #2
 529 00ba 1A70     		strb	r2, [r3]
 560:Core/Src/main.c ****       }
 530              		.loc 1 560 9 is_stmt 1 view .LVU157
 531 00bc D3E7     		b	.L19
 532              	.L26:
 563:Core/Src/main.c ****           radio_state = STATE_POWER_ON_PA;
 533              		.loc 1 563 9 view .LVU158
 563:Core/Src/main.c ****           radio_state = STATE_POWER_ON_PA;
 534              		.loc 1 563 12 is_stmt 0 view .LVU159
 535 00be FFF7FEFF 		bl	get_microseconds
 536              	.LVL32:
 563:Core/Src/main.c ****           radio_state = STATE_POWER_ON_PA;
 537              		.loc 1 563 31 view .LVU160
 538 00c2 234B     		ldr	r3, .L36+40
 539 00c4 D3E90023 		ldrd	r2, [r3]
 540 00c8 801A     		subs	r0, r0, r2
 541 00ca 61EB0301 		sbc	r1, r1, r3
 563:Core/Src/main.c ****           radio_state = STATE_POWER_ON_PA;
 542              		.loc 1 563 11 view .LVU161
 543 00ce 42F21073 		movw	r3, #10000
 544 00d2 9842     		cmp	r0, r3
 545 00d4 71F10001 		sbcs	r1, r1, #0
 546 00d8 C5D3     		bcc	.L19
 564:Core/Src/main.c ****         }
 547              		.loc 1 564 11 is_stmt 1 view .LVU162
 564:Core/Src/main.c ****         }
 548              		.loc 1 564 23 is_stmt 0 view .LVU163
 549 00da 154B     		ldr	r3, .L36+8
 550 00dc 0322     		movs	r2, #3
 551 00de 1A70     		strb	r2, [r3]
 552 00e0 C1E7     		b	.L19
 553              	.L25:
 569:Core/Src/main.c ****         begin_lock_timestamp = get_microseconds();
 554              		.loc 1 569 9 is_stmt 1 view .LVU164
 555 00e2 0122     		movs	r2, #1
 556 00e4 0821     		movs	r1, #8
 557 00e6 1548     		ldr	r0, .L36+20
 558 00e8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 559              	.LVL33:
 570:Core/Src/main.c ****         radio_state = STATE_WAIT_FOR_PA;
 560              		.loc 1 570 9 view .LVU165
 570:Core/Src/main.c ****         radio_state = STATE_WAIT_FOR_PA;
 561              		.loc 1 570 32 is_stmt 0 view .LVU166
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 22


 562 00ec FFF7FEFF 		bl	get_microseconds
 563              	.LVL34:
 570:Core/Src/main.c ****         radio_state = STATE_WAIT_FOR_PA;
 564              		.loc 1 570 30 view .LVU167
 565 00f0 174B     		ldr	r3, .L36+40
 566 00f2 C3E90001 		strd	r0, [r3]
 571:Core/Src/main.c ****         break;
 567              		.loc 1 571 9 is_stmt 1 view .LVU168
 571:Core/Src/main.c ****         break;
 568              		.loc 1 571 21 is_stmt 0 view .LVU169
 569 00f6 0E4B     		ldr	r3, .L36+8
 570 00f8 0422     		movs	r2, #4
 571 00fa 1A70     		strb	r2, [r3]
 572:Core/Src/main.c ****       }
 572              		.loc 1 572 9 is_stmt 1 view .LVU170
 573 00fc B3E7     		b	.L19
 574              	.L24:
 575:Core/Src/main.c ****           // TODO: initialize things for the transmit data phase
 575              		.loc 1 575 9 view .LVU171
 575:Core/Src/main.c ****           // TODO: initialize things for the transmit data phase
 576              		.loc 1 575 12 is_stmt 0 view .LVU172
 577 00fe FFF7FEFF 		bl	get_microseconds
 578              	.LVL35:
 575:Core/Src/main.c ****           // TODO: initialize things for the transmit data phase
 579              		.loc 1 575 31 view .LVU173
 580 0102 134B     		ldr	r3, .L36+40
 581 0104 D3E90023 		ldrd	r2, [r3]
 582 0108 801A     		subs	r0, r0, r2
 583 010a 61EB0301 		sbc	r1, r1, r3
 575:Core/Src/main.c ****           // TODO: initialize things for the transmit data phase
 584              		.loc 1 575 11 view .LVU174
 585 010e B0F57A7F 		cmp	r0, #1000
 586 0112 71F10001 		sbcs	r1, r1, #0
 587 0116 A6D3     		bcc	.L19
 577:Core/Src/main.c ****         }
 588              		.loc 1 577 11 is_stmt 1 view .LVU175
 577:Core/Src/main.c ****         }
 589              		.loc 1 577 23 is_stmt 0 view .LVU176
 590 0118 054B     		ldr	r3, .L36+8
 591 011a 0522     		movs	r2, #5
 592 011c 1A70     		strb	r2, [r3]
 593 011e A2E7     		b	.L19
 594              	.LVL36:
 595              	.L35:
 596              		.cfi_def_cfa_offset 0
 597              		.cfi_restore 4
 598              		.cfi_restore 5
 599              		.cfi_restore 6
 600              		.cfi_restore 14
 590:Core/Src/main.c ****       // advance through the data
 601              		.loc 1 590 5 is_stmt 1 view .LVU177
 590:Core/Src/main.c ****       // advance through the data
 602              		.loc 1 590 20 is_stmt 0 view .LVU178
 603 0120 034B     		ldr	r3, .L36+8
 604 0122 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 592:Core/Src/main.c ****   }
 605              		.loc 1 592 5 is_stmt 1 view .LVU179
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 23


 606              		.loc 1 594 1 is_stmt 0 view .LVU180
 607 0124 7047     		bx	lr
 608              	.L37:
 609 0126 00BF     		.align	2
 610              	.L36:
 611 0128 002C0140 		.word	1073818624
 612 012c 00000000 		.word	microseconds
 613 0130 00000000 		.word	radio_state
 614 0134 00000000 		.word	htim1
 615 0138 00000000 		.word	hhrtim1
 616 013c 00040048 		.word	1207960576
 617 0140 00000000 		.word	last_tx_timestamp
 618 0144 00000000 		.word	field_mem
 619 0148 40420F00 		.word	1000000
 620 014c 00000000 		.word	lo_gen_pll
 621 0150 00000000 		.word	begin_lock_timestamp
 622              		.cfi_endproc
 623              	.LFE132:
 625              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 626              		.align	1
 627              		.global	HAL_GPIO_EXTI_Callback
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 632              	HAL_GPIO_EXTI_Callback:
 633              	.LVL37:
 634              	.LFB133:
 595:Core/Src/main.c **** 
 596:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 635              		.loc 1 596 47 is_stmt 1 view -0
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 0
 638              		@ frame_needed = 0, uses_anonymous_args = 0
 597:Core/Src/main.c ****   if(GPIO_Pin == GPS_PPS_Pin){
 639              		.loc 1 597 3 view .LVU182
 640              		.loc 1 597 5 is_stmt 0 view .LVU183
 641 0000 0128     		cmp	r0, #1
 642 0002 00D0     		beq	.L44
 643 0004 7047     		bx	lr
 644              	.L44:
 596:Core/Src/main.c ****   if(GPIO_Pin == GPS_PPS_Pin){
 645              		.loc 1 596 47 view .LVU184
 646 0006 70B5     		push	{r4, r5, r6, lr}
 647              		.cfi_def_cfa_offset 16
 648              		.cfi_offset 4, -16
 649              		.cfi_offset 5, -12
 650              		.cfi_offset 6, -8
 651              		.cfi_offset 14, -4
 652              	.LBB6:
 598:Core/Src/main.c ****     uint64_t stamp = get_microseconds();
 653              		.loc 1 598 5 is_stmt 1 view .LVU185
 654              		.loc 1 598 22 is_stmt 0 view .LVU186
 655 0008 FFF7FEFF 		bl	get_microseconds
 656              	.LVL38:
 657              		.loc 1 598 22 view .LVU187
 658 000c 0246     		mov	r2, r0
 659 000e 0B46     		mov	r3, r1
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 24


 660              	.LVL39:
 599:Core/Src/main.c ****     pps_duration_us = stamp - last_pps_timestamp;
 661              		.loc 1 599 5 is_stmt 1 view .LVU188
 662              		.loc 1 599 29 is_stmt 0 view .LVU189
 663 0010 054E     		ldr	r6, .L45
 664 0012 D6E90045 		ldrd	r4, [r6]
 665 0016 001B     		subs	r0, r0, r4
 666 0018 61EB0501 		sbc	r1, r1, r5
 667              		.loc 1 599 21 view .LVU190
 668 001c 034C     		ldr	r4, .L45+4
 669 001e C4E90001 		strd	r0, [r4]
 600:Core/Src/main.c ****     last_pps_timestamp = stamp;
 670              		.loc 1 600 5 is_stmt 1 view .LVU191
 671              		.loc 1 600 24 is_stmt 0 view .LVU192
 672 0022 C6E90023 		strd	r2, [r6]
 673              	.LBE6:
 601:Core/Src/main.c ****   }
 602:Core/Src/main.c **** }
 674              		.loc 1 602 1 view .LVU193
 675 0026 70BD     		pop	{r4, r5, r6, pc}
 676              	.L46:
 677              		.align	2
 678              	.L45:
 679 0028 00000000 		.word	last_pps_timestamp
 680 002c 00000000 		.word	pps_duration_us
 681              		.cfi_endproc
 682              	.LFE133:
 684              		.section	.text.Error_Handler,"ax",%progbits
 685              		.align	1
 686              		.global	Error_Handler
 687              		.syntax unified
 688              		.thumb
 689              		.thumb_func
 691              	Error_Handler:
 692              	.LFB134:
 603:Core/Src/main.c **** 
 604:Core/Src/main.c **** /* USER CODE END 4 */
 605:Core/Src/main.c **** 
 606:Core/Src/main.c **** /**
 607:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 608:Core/Src/main.c ****   * @retval None
 609:Core/Src/main.c ****   */
 610:Core/Src/main.c **** void Error_Handler(void)
 611:Core/Src/main.c **** {
 693              		.loc 1 611 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ Volatile: function does not return.
 696              		@ args = 0, pretend = 0, frame = 0
 697              		@ frame_needed = 0, uses_anonymous_args = 0
 698              		@ link register save eliminated.
 612:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 613:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 614:Core/Src/main.c ****   __disable_irq();
 699              		.loc 1 614 3 view .LVU195
 700              	.LBB7:
 701              	.LBI7:
 702              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 25


   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 26


  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 27


 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 703              		.loc 2 140 27 view .LVU196
 704              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 705              		.loc 2 142 3 view .LVU197
 706              		.syntax unified
 707              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 708 0000 72B6     		cpsid i
 709              	@ 0 "" 2
 710              		.thumb
 711              		.syntax unified
 712              	.L48:
 713              	.LBE8:
 714              	.LBE7:
 615:Core/Src/main.c ****   while (1)
 715              		.loc 1 615 3 discriminator 1 view .LVU198
 616:Core/Src/main.c ****   {
 617:Core/Src/main.c ****   }
 716              		.loc 1 617 3 discriminator 1 view .LVU199
 615:Core/Src/main.c ****   while (1)
 717              		.loc 1 615 9 discriminator 1 view .LVU200
 718 0002 FEE7     		b	.L48
 719              		.cfi_endproc
 720              	.LFE134:
 722              		.section	.text.SystemClock_Config,"ax",%progbits
 723              		.align	1
 724              		.global	SystemClock_Config
 725              		.syntax unified
 726              		.thumb
 727              		.thumb_func
 729              	SystemClock_Config:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 28


 730              	.LFB127:
 384:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 731              		.loc 1 384 1 view -0
 732              		.cfi_startproc
 733              		@ args = 0, pretend = 0, frame = 88
 734              		@ frame_needed = 0, uses_anonymous_args = 0
 735 0000 00B5     		push	{lr}
 736              		.cfi_def_cfa_offset 4
 737              		.cfi_offset 14, -4
 738 0002 97B0     		sub	sp, sp, #92
 739              		.cfi_def_cfa_offset 96
 385:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 740              		.loc 1 385 3 view .LVU202
 385:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 741              		.loc 1 385 22 is_stmt 0 view .LVU203
 742 0004 2822     		movs	r2, #40
 743 0006 0021     		movs	r1, #0
 744 0008 0CA8     		add	r0, sp, #48
 745 000a FFF7FEFF 		bl	memset
 746              	.LVL40:
 386:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 747              		.loc 1 386 3 is_stmt 1 view .LVU204
 386:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 748              		.loc 1 386 22 is_stmt 0 view .LVU205
 749 000e 0023     		movs	r3, #0
 750 0010 0793     		str	r3, [sp, #28]
 751 0012 0893     		str	r3, [sp, #32]
 752 0014 0993     		str	r3, [sp, #36]
 753 0016 0A93     		str	r3, [sp, #40]
 754 0018 0B93     		str	r3, [sp, #44]
 387:Core/Src/main.c **** 
 755              		.loc 1 387 3 is_stmt 1 view .LVU206
 387:Core/Src/main.c **** 
 756              		.loc 1 387 28 is_stmt 0 view .LVU207
 757 001a 0093     		str	r3, [sp]
 758 001c 0193     		str	r3, [sp, #4]
 759 001e 0293     		str	r3, [sp, #8]
 760 0020 0393     		str	r3, [sp, #12]
 761 0022 0493     		str	r3, [sp, #16]
 762 0024 0593     		str	r3, [sp, #20]
 763 0026 0693     		str	r3, [sp, #24]
 392:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 764              		.loc 1 392 3 is_stmt 1 view .LVU208
 392:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 765              		.loc 1 392 36 is_stmt 0 view .LVU209
 766 0028 0323     		movs	r3, #3
 767 002a 0C93     		str	r3, [sp, #48]
 393:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 768              		.loc 1 393 3 is_stmt 1 view .LVU210
 393:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 769              		.loc 1 393 30 is_stmt 0 view .LVU211
 770 002c 4FF48033 		mov	r3, #65536
 771 0030 0D93     		str	r3, [sp, #52]
 394:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 772              		.loc 1 394 3 is_stmt 1 view .LVU212
 395:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 773              		.loc 1 395 3 view .LVU213
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 29


 395:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 774              		.loc 1 395 30 is_stmt 0 view .LVU214
 775 0032 0122     		movs	r2, #1
 776 0034 1092     		str	r2, [sp, #64]
 396:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 777              		.loc 1 396 3 is_stmt 1 view .LVU215
 396:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 778              		.loc 1 396 41 is_stmt 0 view .LVU216
 779 0036 1022     		movs	r2, #16
 780 0038 1192     		str	r2, [sp, #68]
 397:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 781              		.loc 1 397 3 is_stmt 1 view .LVU217
 397:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 782              		.loc 1 397 34 is_stmt 0 view .LVU218
 783 003a 0222     		movs	r2, #2
 784 003c 1392     		str	r2, [sp, #76]
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 785              		.loc 1 398 3 is_stmt 1 view .LVU219
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 786              		.loc 1 398 35 is_stmt 0 view .LVU220
 787 003e 1493     		str	r3, [sp, #80]
 399:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 788              		.loc 1 399 3 is_stmt 1 view .LVU221
 399:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 789              		.loc 1 399 32 is_stmt 0 view .LVU222
 790 0040 4FF48013 		mov	r3, #1048576
 791 0044 1593     		str	r3, [sp, #84]
 400:Core/Src/main.c ****   {
 792              		.loc 1 400 3 is_stmt 1 view .LVU223
 400:Core/Src/main.c ****   {
 793              		.loc 1 400 7 is_stmt 0 view .LVU224
 794 0046 0CA8     		add	r0, sp, #48
 795 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 796              	.LVL41:
 400:Core/Src/main.c ****   {
 797              		.loc 1 400 6 view .LVU225
 798 004c 20BB     		cbnz	r0, .L54
 407:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 799              		.loc 1 407 3 is_stmt 1 view .LVU226
 407:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 800              		.loc 1 407 31 is_stmt 0 view .LVU227
 801 004e 0F23     		movs	r3, #15
 802 0050 0793     		str	r3, [sp, #28]
 409:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 803              		.loc 1 409 3 is_stmt 1 view .LVU228
 409:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 804              		.loc 1 409 34 is_stmt 0 view .LVU229
 805 0052 0221     		movs	r1, #2
 806 0054 0891     		str	r1, [sp, #32]
 410:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 807              		.loc 1 410 3 is_stmt 1 view .LVU230
 410:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 808              		.loc 1 410 35 is_stmt 0 view .LVU231
 809 0056 0023     		movs	r3, #0
 810 0058 0993     		str	r3, [sp, #36]
 411:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 811              		.loc 1 411 3 is_stmt 1 view .LVU232
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 30


 411:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 812              		.loc 1 411 36 is_stmt 0 view .LVU233
 813 005a 4FF48062 		mov	r2, #1024
 814 005e 0A92     		str	r2, [sp, #40]
 412:Core/Src/main.c **** 
 815              		.loc 1 412 3 is_stmt 1 view .LVU234
 412:Core/Src/main.c **** 
 816              		.loc 1 412 36 is_stmt 0 view .LVU235
 817 0060 0B93     		str	r3, [sp, #44]
 414:Core/Src/main.c ****   {
 818              		.loc 1 414 3 is_stmt 1 view .LVU236
 414:Core/Src/main.c ****   {
 819              		.loc 1 414 7 is_stmt 0 view .LVU237
 820 0062 07A8     		add	r0, sp, #28
 821 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 822              	.LVL42:
 414:Core/Src/main.c ****   {
 823              		.loc 1 414 6 view .LVU238
 824 0068 C0B9     		cbnz	r0, .L55
 418:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1;
 825              		.loc 1 418 3 is_stmt 1 view .LVU239
 418:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1;
 826              		.loc 1 418 38 is_stmt 0 view .LVU240
 827 006a 45F22103 		movw	r3, #20513
 828 006e 0093     		str	r3, [sp]
 420:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 829              		.loc 1 420 3 is_stmt 1 view .LVU241
 420:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 830              		.loc 1 420 38 is_stmt 0 view .LVU242
 831 0070 0023     		movs	r3, #0
 832 0072 0293     		str	r3, [sp, #8]
 421:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 833              		.loc 1 421 3 is_stmt 1 view .LVU243
 421:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 834              		.loc 1 421 36 is_stmt 0 view .LVU244
 835 0074 0393     		str	r3, [sp, #12]
 422:Core/Src/main.c ****   PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_PLLCLK;
 836              		.loc 1 422 3 is_stmt 1 view .LVU245
 422:Core/Src/main.c ****   PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_PLLCLK;
 837              		.loc 1 422 36 is_stmt 0 view .LVU246
 838 0076 0593     		str	r3, [sp, #20]
 423:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 839              		.loc 1 423 3 is_stmt 1 view .LVU247
 423:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 840              		.loc 1 423 38 is_stmt 0 view .LVU248
 841 0078 4FF48053 		mov	r3, #4096
 842 007c 0693     		str	r3, [sp, #24]
 424:Core/Src/main.c ****   {
 843              		.loc 1 424 3 is_stmt 1 view .LVU249
 424:Core/Src/main.c ****   {
 844              		.loc 1 424 7 is_stmt 0 view .LVU250
 845 007e 6846     		mov	r0, sp
 846 0080 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 847              	.LVL43:
 424:Core/Src/main.c ****   {
 848              		.loc 1 424 6 view .LVU251
 849 0084 60B9     		cbnz	r0, .L56
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 31


 428:Core/Src/main.c **** }
 850              		.loc 1 428 3 is_stmt 1 view .LVU252
 851 0086 0022     		movs	r2, #0
 852 0088 4FF0C061 		mov	r1, #100663296
 853 008c 1046     		mov	r0, r2
 854 008e FFF7FEFF 		bl	HAL_RCC_MCOConfig
 855              	.LVL44:
 429:Core/Src/main.c **** 
 856              		.loc 1 429 1 is_stmt 0 view .LVU253
 857 0092 17B0     		add	sp, sp, #92
 858              		.cfi_remember_state
 859              		.cfi_def_cfa_offset 4
 860              		@ sp needed
 861 0094 5DF804FB 		ldr	pc, [sp], #4
 862              	.L54:
 863              		.cfi_restore_state
 402:Core/Src/main.c ****   }
 864              		.loc 1 402 5 is_stmt 1 view .LVU254
 865 0098 FFF7FEFF 		bl	Error_Handler
 866              	.LVL45:
 867              	.L55:
 416:Core/Src/main.c ****   }
 868              		.loc 1 416 5 view .LVU255
 869 009c FFF7FEFF 		bl	Error_Handler
 870              	.LVL46:
 871              	.L56:
 426:Core/Src/main.c ****   }
 872              		.loc 1 426 5 view .LVU256
 873 00a0 FFF7FEFF 		bl	Error_Handler
 874              	.LVL47:
 875              		.cfi_endproc
 876              	.LFE127:
 878              		.section	.text.main,"ax",%progbits
 879              		.align	1
 880              		.global	main
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	main:
 886              	.LFB126:
 177:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 887              		.loc 1 177 1 view -0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 0, uses_anonymous_args = 0
 891 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 892              		.cfi_def_cfa_offset 24
 893              		.cfi_offset 3, -24
 894              		.cfi_offset 4, -20
 895              		.cfi_offset 5, -16
 896              		.cfi_offset 6, -12
 897              		.cfi_offset 7, -8
 898              		.cfi_offset 14, -4
 185:Core/Src/main.c **** 
 899              		.loc 1 185 3 view .LVU258
 900 0002 FFF7FEFF 		bl	HAL_Init
 901              	.LVL48:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 32


 192:Core/Src/main.c **** 
 902              		.loc 1 192 3 view .LVU259
 903 0006 FFF7FEFF 		bl	SystemClock_Config
 904              	.LVL49:
 199:Core/Src/main.c ****   MX_DMA_Init();
 905              		.loc 1 199 3 view .LVU260
 906 000a FFF7FEFF 		bl	MX_GPIO_Init
 907              	.LVL50:
 200:Core/Src/main.c ****   MX_HRTIM1_Init();
 908              		.loc 1 200 3 view .LVU261
 909 000e FFF7FEFF 		bl	MX_DMA_Init
 910              	.LVL51:
 201:Core/Src/main.c ****   MX_I2C1_Init();
 911              		.loc 1 201 3 view .LVU262
 912 0012 FFF7FEFF 		bl	MX_HRTIM1_Init
 913              	.LVL52:
 202:Core/Src/main.c ****   MX_SPI1_Init();
 914              		.loc 1 202 3 view .LVU263
 915 0016 FFF7FEFF 		bl	MX_I2C1_Init
 916              	.LVL53:
 203:Core/Src/main.c ****   MX_USART1_UART_Init();
 917              		.loc 1 203 3 view .LVU264
 918 001a FFF7FEFF 		bl	MX_SPI1_Init
 919              	.LVL54:
 204:Core/Src/main.c ****   MX_USART3_UART_Init();
 920              		.loc 1 204 3 view .LVU265
 921 001e FFF7FEFF 		bl	MX_USART1_UART_Init
 922              	.LVL55:
 205:Core/Src/main.c ****   MX_FATFS_Init();
 923              		.loc 1 205 3 view .LVU266
 924 0022 FFF7FEFF 		bl	MX_USART3_UART_Init
 925              	.LVL56:
 206:Core/Src/main.c ****   MX_TIM1_Init();
 926              		.loc 1 206 3 view .LVU267
 927 0026 FFF7FEFF 		bl	MX_FATFS_Init
 928              	.LVL57:
 207:Core/Src/main.c ****   MX_TIM2_Init();
 929              		.loc 1 207 3 view .LVU268
 930 002a FFF7FEFF 		bl	MX_TIM1_Init
 931              	.LVL58:
 208:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 932              		.loc 1 208 3 view .LVU269
 933 002e FFF7FEFF 		bl	MX_TIM2_Init
 934              	.LVL59:
 212:Core/Src/main.c ****   HAL_GPIO_WritePin(PA_EN_GPIO_Port, PA_EN_Pin, 0);
 935              		.loc 1 212 3 view .LVU270
 936 0032 8B4D     		ldr	r5, .L88
 937 0034 0022     		movs	r2, #0
 938 0036 1021     		movs	r1, #16
 939 0038 2846     		mov	r0, r5
 940 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 941              	.LVL60:
 213:Core/Src/main.c **** 
 942              		.loc 1 213 3 view .LVU271
 943 003e 0022     		movs	r2, #0
 944 0040 0821     		movs	r1, #8
 945 0042 2846     		mov	r0, r5
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 33


 946 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 947              	.LVL61:
 216:Core/Src/main.c ****   HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, 1);
 948              		.loc 1 216 3 view .LVU272
 949 0048 0022     		movs	r2, #0
 950 004a 1021     		movs	r1, #16
 951 004c 4FF09040 		mov	r0, #1207959552
 952 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 953              	.LVL62:
 217:Core/Src/main.c **** 
 954              		.loc 1 217 3 view .LVU273
 955 0054 0122     		movs	r2, #1
 956 0056 0421     		movs	r1, #4
 957 0058 2846     		mov	r0, r5
 958 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 959              	.LVL63:
 219:Core/Src/main.c **** 
 960              		.loc 1 219 3 view .LVU274
 961 005e 8149     		ldr	r1, .L88+4
 962 0060 8148     		ldr	r0, .L88+8
 963 0062 FFF7FEFF 		bl	init_field_mem
 964              	.LVL64:
 221:Core/Src/main.c ****   lo_gen_pll.ce_pin = PLL_CE_Pin;
 965              		.loc 1 221 3 view .LVU275
 221:Core/Src/main.c ****   lo_gen_pll.ce_pin = PLL_CE_Pin;
 966              		.loc 1 221 19 is_stmt 0 view .LVU276
 967 0066 814C     		ldr	r4, .L88+12
 968 0068 814B     		ldr	r3, .L88+16
 969 006a 2360     		str	r3, [r4]
 222:Core/Src/main.c ****   lo_gen_pll.ce_port = PLL_CE_GPIO_Port;
 970              		.loc 1 222 3 is_stmt 1 view .LVU277
 222:Core/Src/main.c ****   lo_gen_pll.ce_port = PLL_CE_GPIO_Port;
 971              		.loc 1 222 21 is_stmt 0 view .LVU278
 972 006c 0223     		movs	r3, #2
 973 006e 2382     		strh	r3, [r4, #16]	@ movhi
 223:Core/Src/main.c ****   lo_gen_pll.le_pin = PLL_LE_Pin;
 974              		.loc 1 223 3 is_stmt 1 view .LVU279
 223:Core/Src/main.c ****   lo_gen_pll.le_pin = PLL_LE_Pin;
 975              		.loc 1 223 22 is_stmt 0 view .LVU280
 976 0070 E560     		str	r5, [r4, #12]
 224:Core/Src/main.c ****   lo_gen_pll.le_port = PLL_LE_GPIO_Port;
 977              		.loc 1 224 3 is_stmt 1 view .LVU281
 224:Core/Src/main.c ****   lo_gen_pll.le_port = PLL_LE_GPIO_Port;
 978              		.loc 1 224 21 is_stmt 0 view .LVU282
 979 0072 1023     		movs	r3, #16
 980 0074 2381     		strh	r3, [r4, #8]	@ movhi
 225:Core/Src/main.c ****   adf_disable_chip(&lo_gen_pll);
 981              		.loc 1 225 3 is_stmt 1 view .LVU283
 225:Core/Src/main.c ****   adf_disable_chip(&lo_gen_pll);
 982              		.loc 1 225 22 is_stmt 0 view .LVU284
 983 0076 4FF09043 		mov	r3, #1207959552
 984 007a 6360     		str	r3, [r4, #4]
 226:Core/Src/main.c ****   adf_init_mem(&lo_gen_pll);
 985              		.loc 1 226 3 is_stmt 1 view .LVU285
 986 007c 2046     		mov	r0, r4
 987 007e FFF7FEFF 		bl	adf_disable_chip
 988              	.LVL65:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 34


 227:Core/Src/main.c ****   adf_set_n_counter(&lo_gen_pll, 1412, false);
 989              		.loc 1 227 3 view .LVU286
 990 0082 2046     		mov	r0, r4
 991 0084 FFF7FEFF 		bl	adf_init_mem
 992              	.LVL66:
 228:Core/Src/main.c ****   adf_set_r_counter(&lo_gen_pll, 120, false);
 993              		.loc 1 228 3 view .LVU287
 994 0088 0022     		movs	r2, #0
 995 008a 40F28451 		movw	r1, #1412
 996 008e 2046     		mov	r0, r4
 997 0090 FFF7FEFF 		bl	adf_set_n_counter
 998              	.LVL67:
 229:Core/Src/main.c ****   adf_init_chip(&lo_gen_pll);
 999              		.loc 1 229 3 view .LVU288
 1000 0094 0022     		movs	r2, #0
 1001 0096 7821     		movs	r1, #120
 1002 0098 2046     		mov	r0, r4
 1003 009a FFF7FEFF 		bl	adf_set_r_counter
 1004              	.LVL68:
 230:Core/Src/main.c ****   adf_disable_chip(&lo_gen_pll);
 1005              		.loc 1 230 3 view .LVU289
 1006 009e 2046     		mov	r0, r4
 1007 00a0 FFF7FEFF 		bl	adf_init_chip
 1008              	.LVL69:
 231:Core/Src/main.c **** 
 1009              		.loc 1 231 3 view .LVU290
 1010 00a4 2046     		mov	r0, r4
 1011 00a6 FFF7FEFF 		bl	adf_disable_chip
 1012              	.LVL70:
 234:Core/Src/main.c **** 
 1013              		.loc 1 234 3 view .LVU291
 1014 00aa 724B     		ldr	r3, .L88+20
 1015 00ac 1B68     		ldr	r3, [r3]
 1016 00ae 0322     		movs	r2, #3
 1017 00b0 7149     		ldr	r1, .L88+24
 1018 00b2 1944     		add	r1, r1, r3
 1019 00b4 7148     		ldr	r0, .L88+28
 1020 00b6 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1021              	.LVL71:
 237:Core/Src/main.c ****   
 1022              		.loc 1 237 3 view .LVU292
 1023 00ba 7148     		ldr	r0, .L88+32
 1024 00bc FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1025              	.LVL72:
 240:Core/Src/main.c ****   ublox_init(&gps, &hi2c1, &huart1);
 1026              		.loc 1 240 3 view .LVU293
 240:Core/Src/main.c ****   ublox_init(&gps, &hi2c1, &huart1);
 1027              		.loc 1 240 16 is_stmt 0 view .LVU294
 1028 00c0 7048     		ldr	r0, .L88+36
 1029 00c2 714B     		ldr	r3, .L88+40
 1030 00c4 C0F81031 		str	r3, [r0, #272]
 241:Core/Src/main.c **** 
 1031              		.loc 1 241 3 is_stmt 1 view .LVU295
 1032 00c8 704A     		ldr	r2, .L88+44
 1033 00ca 7149     		ldr	r1, .L88+48
 1034 00cc FFF7FEFF 		bl	ublox_init
 1035              	.LVL73:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 35


 1036 00d0 27E0     		b	.L58
 1037              	.L78:
 262:Core/Src/main.c ****           case CMD_NONE:{
 1038              		.loc 1 262 9 is_stmt 0 view .LVU296
 1039 00d2 0023     		movs	r3, #0
 1040 00d4 1A46     		mov	r2, r3
 1041              	.L66:
 1042              	.LVL74:
 1043              	.LBB9:
 1044              	.LBB10:
 271:Core/Src/main.c ****               tx_body[tx_body_ind] = packet[i]; // copy field id
 1045              		.loc 1 271 30 is_stmt 1 discriminator 1 view .LVU297
 271:Core/Src/main.c ****               tx_body[tx_body_ind] = packet[i]; // copy field id
 1046              		.loc 1 271 38 is_stmt 0 discriminator 1 view .LVU298
 1047 00d6 6F49     		ldr	r1, .L88+52
 1048 00d8 C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 271:Core/Src/main.c ****               tx_body[tx_body_ind] = packet[i]; // copy field id
 1049              		.loc 1 271 30 discriminator 1 view .LVU299
 1050 00da 9942     		cmp	r1, r3
 1051 00dc 0ADD     		ble	.L84
 272:Core/Src/main.c ****               tx_body_ind++;
 1052              		.loc 1 272 15 is_stmt 1 discriminator 3 view .LVU300
 272:Core/Src/main.c ****               tx_body_ind++;
 1053              		.loc 1 272 22 is_stmt 0 discriminator 3 view .LVU301
 1054 00de 6E49     		ldr	r1, .L88+56
 272:Core/Src/main.c ****               tx_body_ind++;
 1055              		.loc 1 272 44 discriminator 3 view .LVU302
 1056 00e0 6C48     		ldr	r0, .L88+52
 1057 00e2 C05C     		ldrb	r0, [r0, r3]	@ zero_extendqisi2
 272:Core/Src/main.c ****               tx_body_ind++;
 1058              		.loc 1 272 36 discriminator 3 view .LVU303
 1059 00e4 8854     		strb	r0, [r1, r2]
 273:Core/Src/main.c ****               tx_body[tx_body_ind] = field_mem[packet[i]]; // copy actual data
 1060              		.loc 1 273 15 is_stmt 1 discriminator 3 view .LVU304
 273:Core/Src/main.c ****               tx_body[tx_body_ind] = field_mem[packet[i]]; // copy actual data
 1061              		.loc 1 273 26 is_stmt 0 discriminator 3 view .LVU305
 1062 00e6 541C     		adds	r4, r2, #1
 1063              	.LVL75:
 274:Core/Src/main.c ****               tx_body_ind++;
 1064              		.loc 1 274 15 is_stmt 1 discriminator 3 view .LVU306
 274:Core/Src/main.c ****               tx_body_ind++;
 1065              		.loc 1 274 47 is_stmt 0 discriminator 3 view .LVU307
 1066 00e8 5F4D     		ldr	r5, .L88+8
 1067 00ea 285C     		ldrb	r0, [r5, r0]	@ zero_extendqisi2
 274:Core/Src/main.c ****               tx_body_ind++;
 1068              		.loc 1 274 36 discriminator 3 view .LVU308
 1069 00ec 0855     		strb	r0, [r1, r4]
 275:Core/Src/main.c ****             }
 1070              		.loc 1 275 15 is_stmt 1 discriminator 3 view .LVU309
 275:Core/Src/main.c ****             }
 1071              		.loc 1 275 26 is_stmt 0 discriminator 3 view .LVU310
 1072 00ee 0232     		adds	r2, r2, #2
 1073              	.LVL76:
 271:Core/Src/main.c ****               tx_body[tx_body_ind] = packet[i]; // copy field id
 1074              		.loc 1 271 51 is_stmt 1 discriminator 3 view .LVU311
 1075 00f0 0133     		adds	r3, r3, #1
 1076              	.LVL77:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 36


 271:Core/Src/main.c ****               tx_body[tx_body_ind] = packet[i]; // copy field id
 1077              		.loc 1 271 51 is_stmt 0 discriminator 3 view .LVU312
 1078 00f2 F0E7     		b	.L66
 1079              	.L84:
 271:Core/Src/main.c ****               tx_body[tx_body_ind] = packet[i]; // copy field id
 1080              		.loc 1 271 51 discriminator 3 view .LVU313
 1081              	.LBE10:
 277:Core/Src/main.c ****             break;
 1082              		.loc 1 277 13 is_stmt 1 view .LVU314
 277:Core/Src/main.c ****             break;
 1083              		.loc 1 277 34 is_stmt 0 view .LVU315
 1084 00f4 694B     		ldr	r3, .L88+60
 1085              	.LVL78:
 277:Core/Src/main.c ****             break;
 1086              		.loc 1 277 34 view .LVU316
 1087 00f6 9A70     		strb	r2, [r3, #2]
 278:Core/Src/main.c ****           }
 1088              		.loc 1 278 13 is_stmt 1 view .LVU317
 1089              	.LVL79:
 1090              	.L60:
 278:Core/Src/main.c ****           }
 1091              		.loc 1 278 13 is_stmt 0 view .LVU318
 1092              	.LBE9:
 356:Core/Src/main.c **** 
 1093              		.loc 1 356 9 is_stmt 1 view .LVU319
 356:Core/Src/main.c **** 
 1094              		.loc 1 356 21 is_stmt 0 view .LVU320
 1095 00f8 694B     		ldr	r3, .L88+64
 1096 00fa 0022     		movs	r2, #0
 1097 00fc 1A70     		strb	r2, [r3]
 359:Core/Src/main.c ****       }
 1098              		.loc 1 359 9 is_stmt 1 view .LVU321
 359:Core/Src/main.c ****       }
 1099              		.loc 1 359 75 is_stmt 0 view .LVU322
 1100 00fe 6749     		ldr	r1, .L88+60
 1101 0100 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 359:Core/Src/main.c ****       }
 1102              		.loc 1 359 9 view .LVU323
 1103 0102 0332     		adds	r2, r2, #3
 1104 0104 6148     		ldr	r0, .L88+44
 1105 0106 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 1106              	.LVL80:
 1107              	.L59:
 366:Core/Src/main.c ****         get_microseconds() > (last_pps_timestamp + pps_duration_us + 100) ){
 1108              		.loc 1 366 5 is_stmt 1 view .LVU324
 366:Core/Src/main.c ****         get_microseconds() > (last_pps_timestamp + pps_duration_us + 100) ){
 1109              		.loc 1 366 25 is_stmt 0 view .LVU325
 1110 010a 664B     		ldr	r3, .L88+68
 1111 010c D3E90023 		ldrd	r2, [r3]
 366:Core/Src/main.c ****         get_microseconds() > (last_pps_timestamp + pps_duration_us + 100) ){
 1112              		.loc 1 366 8 view .LVU326
 1113 0110 1A43     		orrs	r2, r2, r3
 1114 0112 40F08C80 		bne	.L85
 1115              	.L75:
 369:Core/Src/main.c ****     }else{
 1116              		.loc 1 369 7 is_stmt 1 view .LVU327
 1117 0116 0022     		movs	r2, #0
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 37


 1118 0118 4FF40051 		mov	r1, #8192
 1119 011c 5048     		ldr	r0, .L88
 1120 011e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1121              	.LVL81:
 1122              	.L58:
 248:Core/Src/main.c ****   {
 1123              		.loc 1 248 3 view .LVU328
 255:Core/Src/main.c ****       // process the packet
 1124              		.loc 1 255 5 view .LVU329
 255:Core/Src/main.c ****       // process the packet
 1125              		.loc 1 255 20 is_stmt 0 view .LVU330
 1126 0122 5F4B     		ldr	r3, .L88+64
 1127 0124 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 255:Core/Src/main.c ****       // process the packet
 1128              		.loc 1 255 7 view .LVU331
 1129 0126 002B     		cmp	r3, #0
 1130 0128 EFD0     		beq	.L59
 259:Core/Src/main.c ****         uart_tx_buf[0] = START_BYTE;
 1131              		.loc 1 259 7 is_stmt 1 view .LVU332
 259:Core/Src/main.c ****         uart_tx_buf[0] = START_BYTE;
 1132              		.loc 1 259 16 is_stmt 0 view .LVU333
 1133 012a 5A4B     		ldr	r3, .L88+52
 1134 012c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 259:Core/Src/main.c ****         uart_tx_buf[0] = START_BYTE;
 1135              		.loc 1 259 9 view .LVU334
 1136 012e A52B     		cmp	r3, #165
 1137 0130 EBD1     		bne	.L59
 260:Core/Src/main.c ****         uart_tx_buf[IND_CMD] = packet[IND_CMD];
 1138              		.loc 1 260 9 is_stmt 1 view .LVU335
 260:Core/Src/main.c ****         uart_tx_buf[IND_CMD] = packet[IND_CMD];
 1139              		.loc 1 260 24 is_stmt 0 view .LVU336
 1140 0132 5A4A     		ldr	r2, .L88+60
 1141 0134 1370     		strb	r3, [r2]
 261:Core/Src/main.c ****         switch(packet[IND_CMD]){
 1142              		.loc 1 261 9 is_stmt 1 view .LVU337
 261:Core/Src/main.c ****         switch(packet[IND_CMD]){
 1143              		.loc 1 261 38 is_stmt 0 view .LVU338
 1144 0136 574B     		ldr	r3, .L88+52
 1145 0138 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 261:Core/Src/main.c ****         switch(packet[IND_CMD]){
 1146              		.loc 1 261 30 view .LVU339
 1147 013a 5370     		strb	r3, [r2, #1]
 262:Core/Src/main.c ****           case CMD_NONE:{
 1148              		.loc 1 262 9 is_stmt 1 view .LVU340
 1149 013c 013B     		subs	r3, r3, #1
 1150 013e 042B     		cmp	r3, #4
 1151 0140 DAD8     		bhi	.L60
 1152 0142 01A2     		adr	r2, .L62
 1153 0144 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1154              		.p2align 2
 1155              	.L62:
 1156 0148 D3000000 		.word	.L78+1
 1157 014c 5D010000 		.word	.L65+1
 1158 0150 A9010000 		.word	.L79+1
 1159 0154 BF010000 		.word	.L63+1
 1160 0158 15020000 		.word	.L61+1
 1161              		.p2align 1
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 38


 1162              	.L65:
 1163              	.LBB11:
 282:Core/Src/main.c ****             uint8_t block_len = packet[BODY_IND + 1];
 1164              		.loc 1 282 13 view .LVU341
 282:Core/Src/main.c ****             uint8_t block_len = packet[BODY_IND + 1];
 1165              		.loc 1 282 21 is_stmt 0 view .LVU342
 1166 015c 4D4A     		ldr	r2, .L88+52
 1167 015e D378     		ldrb	r3, [r2, #3]	@ zero_extendqisi2
 1168              	.LVL82:
 283:Core/Src/main.c ****             if(block_len > NUM_FIELDS - block_start){
 1169              		.loc 1 283 13 is_stmt 1 view .LVU343
 283:Core/Src/main.c ****             if(block_len > NUM_FIELDS - block_start){
 1170              		.loc 1 283 21 is_stmt 0 view .LVU344
 1171 0160 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1172              	.LVL83:
 284:Core/Src/main.c ****               if(NUM_FIELDS - block_start < 0){
 1173              		.loc 1 284 13 is_stmt 1 view .LVU345
 284:Core/Src/main.c ****               if(NUM_FIELDS - block_start < 0){
 1174              		.loc 1 284 39 is_stmt 0 view .LVU346
 1175 0162 C3F10F01 		rsb	r1, r3, #15
 284:Core/Src/main.c ****               if(NUM_FIELDS - block_start < 0){
 1176              		.loc 1 284 15 view .LVU347
 1177 0166 8A42     		cmp	r2, r1
 1178 0168 02DD     		ble	.L68
 285:Core/Src/main.c ****                 block_len = 0;
 1179              		.loc 1 285 15 is_stmt 1 view .LVU348
 285:Core/Src/main.c ****                 block_len = 0;
 1180              		.loc 1 285 17 is_stmt 0 view .LVU349
 1181 016a 0029     		cmp	r1, #0
 1182 016c 06DB     		blt	.L80
 288:Core/Src/main.c ****               }
 1183              		.loc 1 288 17 is_stmt 1 view .LVU350
 288:Core/Src/main.c ****               }
 1184              		.loc 1 288 27 is_stmt 0 view .LVU351
 1185 016e CAB2     		uxtb	r2, r1
 1186              	.LVL84:
 1187              	.L68:
 293:Core/Src/main.c **** 
 1188              		.loc 1 293 13 is_stmt 1 view .LVU352
 1189 0170 3D49     		ldr	r1, .L88+8
 1190 0172 1944     		add	r1, r1, r3
 1191 0174 4848     		ldr	r0, .L88+56
 1192 0176 FFF7FEFF 		bl	memcpy
 1193              	.LVL85:
 295:Core/Src/main.c ****           }
 1194              		.loc 1 295 13 view .LVU353
 1195 017a BDE7     		b	.L60
 1196              	.LVL86:
 1197              	.L80:
 286:Core/Src/main.c ****               }else{
 1198              		.loc 1 286 27 is_stmt 0 view .LVU354
 1199 017c 0022     		movs	r2, #0
 1200              	.LVL87:
 286:Core/Src/main.c ****               }else{
 1201              		.loc 1 286 27 view .LVU355
 1202 017e F7E7     		b	.L68
 1203              	.LVL88:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 39


 1204              	.L69:
 286:Core/Src/main.c ****               }else{
 1205              		.loc 1 286 27 view .LVU356
 1206              	.LBE11:
 1207              	.LBB12:
 1208              	.LBB13:
 303:Core/Src/main.c ****               uint8_t field_id = rx_body[i];
 1209              		.loc 1 303 50 is_stmt 1 discriminator 2 view .LVU357
 1210 0180 0233     		adds	r3, r3, #2
 1211              	.LVL89:
 1212              	.L64:
 303:Core/Src/main.c ****               uint8_t field_id = rx_body[i];
 1213              		.loc 1 303 30 discriminator 1 view .LVU358
 303:Core/Src/main.c ****               uint8_t field_id = rx_body[i];
 1214              		.loc 1 303 38 is_stmt 0 discriminator 1 view .LVU359
 1215 0182 444A     		ldr	r2, .L88+52
 1216 0184 9278     		ldrb	r2, [r2, #2]	@ zero_extendqisi2
 303:Core/Src/main.c ****               uint8_t field_id = rx_body[i];
 1217              		.loc 1 303 30 discriminator 1 view .LVU360
 1218 0186 9A42     		cmp	r2, r3
 1219 0188 11DD     		ble	.L86
 1220              	.LBB14:
 304:Core/Src/main.c ****               i++;
 1221              		.loc 1 304 15 is_stmt 1 view .LVU361
 304:Core/Src/main.c ****               i++;
 1222              		.loc 1 304 41 is_stmt 0 view .LVU362
 1223 018a 474A     		ldr	r2, .L88+72
 304:Core/Src/main.c ****               i++;
 1224              		.loc 1 304 23 view .LVU363
 1225 018c D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 1226              	.LVL90:
 305:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1227              		.loc 1 305 15 is_stmt 1 view .LVU364
 305:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1228              		.loc 1 305 16 is_stmt 0 view .LVU365
 1229 018e 5C1C     		adds	r4, r3, #1
 1230              	.LVL91:
 306:Core/Src/main.c ****                 field_mem[field_id] = rx_body[i];
 1231              		.loc 1 306 15 is_stmt 1 view .LVU366
 306:Core/Src/main.c ****                 field_mem[field_id] = rx_body[i];
 1232              		.loc 1 306 36 is_stmt 0 view .LVU367
 1233 0190 3449     		ldr	r1, .L88+4
 1234 0192 895C     		ldrb	r1, [r1, r2]	@ zero_extendqisi2
 306:Core/Src/main.c ****                 field_mem[field_id] = rx_body[i];
 1235              		.loc 1 306 17 view .LVU368
 1236 0194 0029     		cmp	r1, #0
 1237 0196 F3D0     		beq	.L69
 307:Core/Src/main.c ****                 tx_body[tx_body_ind] = field_id;
 1238              		.loc 1 307 17 is_stmt 1 view .LVU369
 307:Core/Src/main.c ****                 tx_body[tx_body_ind] = field_id;
 1239              		.loc 1 307 46 is_stmt 0 view .LVU370
 1240 0198 4349     		ldr	r1, .L88+72
 1241 019a 0C5D     		ldrb	r4, [r1, r4]	@ zero_extendqisi2
 1242              	.LVL92:
 307:Core/Src/main.c ****                 tx_body[tx_body_ind] = field_id;
 1243              		.loc 1 307 37 view .LVU371
 1244 019c 3249     		ldr	r1, .L88+8
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 40


 1245 019e 8C54     		strb	r4, [r1, r2]
 308:Core/Src/main.c ****                 tx_body_ind++;
 1246              		.loc 1 308 17 is_stmt 1 view .LVU372
 308:Core/Src/main.c ****                 tx_body_ind++;
 1247              		.loc 1 308 24 is_stmt 0 view .LVU373
 1248 01a0 3D49     		ldr	r1, .L88+56
 308:Core/Src/main.c ****                 tx_body_ind++;
 1249              		.loc 1 308 38 view .LVU374
 1250 01a2 0A54     		strb	r2, [r1, r0]
 309:Core/Src/main.c ****               }
 1251              		.loc 1 309 17 is_stmt 1 view .LVU375
 309:Core/Src/main.c ****               }
 1252              		.loc 1 309 28 is_stmt 0 view .LVU376
 1253 01a4 0130     		adds	r0, r0, #1
 1254              	.LVL93:
 309:Core/Src/main.c ****               }
 1255              		.loc 1 309 28 view .LVU377
 1256 01a6 EBE7     		b	.L69
 1257              	.LVL94:
 1258              	.L79:
 309:Core/Src/main.c ****               }
 1259              		.loc 1 309 28 view .LVU378
 1260              	.LBE14:
 1261              	.LBE13:
 1262              	.LBE12:
 262:Core/Src/main.c ****           case CMD_NONE:{
 1263              		.loc 1 262 9 view .LVU379
 1264 01a8 0023     		movs	r3, #0
 1265 01aa 1846     		mov	r0, r3
 1266 01ac E9E7     		b	.L64
 1267              	.LVL95:
 1268              	.L86:
 1269              	.LBB15:
 312:Core/Src/main.c ****             if(tx_body_ind > 0){
 1270              		.loc 1 312 13 is_stmt 1 view .LVU380
 312:Core/Src/main.c ****             if(tx_body_ind > 0){
 1271              		.loc 1 312 34 is_stmt 0 view .LVU381
 1272 01ae 3B4B     		ldr	r3, .L88+60
 1273              	.LVL96:
 312:Core/Src/main.c ****             if(tx_body_ind > 0){
 1274              		.loc 1 312 34 view .LVU382
 1275 01b0 9870     		strb	r0, [r3, #2]
 313:Core/Src/main.c ****               update_sys = true;
 1276              		.loc 1 313 13 is_stmt 1 view .LVU383
 313:Core/Src/main.c ****               update_sys = true;
 1277              		.loc 1 313 15 is_stmt 0 view .LVU384
 1278 01b2 0028     		cmp	r0, #0
 1279 01b4 A0DD     		ble	.L60
 314:Core/Src/main.c ****             }
 1280              		.loc 1 314 15 is_stmt 1 view .LVU385
 314:Core/Src/main.c ****             }
 1281              		.loc 1 314 26 is_stmt 0 view .LVU386
 1282 01b6 3D4B     		ldr	r3, .L88+76
 1283 01b8 0122     		movs	r2, #1
 1284 01ba 1A70     		strb	r2, [r3]
 1285 01bc 9CE7     		b	.L60
 1286              	.LVL97:
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 41


 1287              	.L63:
 314:Core/Src/main.c ****             }
 1288              		.loc 1 314 26 view .LVU387
 1289              	.LBE15:
 1290              	.LBB16:
 320:Core/Src/main.c ****             uint8_t block_len = packet[LEN_IND] - 1;
 1291              		.loc 1 320 13 is_stmt 1 view .LVU388
 320:Core/Src/main.c ****             uint8_t block_len = packet[LEN_IND] - 1;
 1292              		.loc 1 320 21 is_stmt 0 view .LVU389
 1293 01be 354A     		ldr	r2, .L88+52
 1294 01c0 D378     		ldrb	r3, [r2, #3]	@ zero_extendqisi2
 1295              	.LVL98:
 321:Core/Src/main.c ****             if(block_len > NUM_FIELDS - block_start){
 1296              		.loc 1 321 13 is_stmt 1 view .LVU390
 321:Core/Src/main.c ****             if(block_len > NUM_FIELDS - block_start){
 1297              		.loc 1 321 39 is_stmt 0 view .LVU391
 1298 01c2 9478     		ldrb	r4, [r2, #2]	@ zero_extendqisi2
 321:Core/Src/main.c ****             if(block_len > NUM_FIELDS - block_start){
 1299              		.loc 1 321 21 view .LVU392
 1300 01c4 013C     		subs	r4, r4, #1
 1301 01c6 E4B2     		uxtb	r4, r4
 1302              	.LVL99:
 322:Core/Src/main.c ****               if(NUM_FIELDS - block_start < 0){
 1303              		.loc 1 322 13 is_stmt 1 view .LVU393
 322:Core/Src/main.c ****               if(NUM_FIELDS - block_start < 0){
 1304              		.loc 1 322 39 is_stmt 0 view .LVU394
 1305 01c8 1A46     		mov	r2, r3
 1306 01ca C3F10F01 		rsb	r1, r3, #15
 322:Core/Src/main.c ****               if(NUM_FIELDS - block_start < 0){
 1307              		.loc 1 322 15 view .LVU395
 1308 01ce 8C42     		cmp	r4, r1
 1309 01d0 02DD     		ble	.L71
 323:Core/Src/main.c ****                 block_len = 0;
 1310              		.loc 1 323 15 is_stmt 1 view .LVU396
 323:Core/Src/main.c ****                 block_len = 0;
 1311              		.loc 1 323 17 is_stmt 0 view .LVU397
 1312 01d2 0029     		cmp	r1, #0
 1313 01d4 03DB     		blt	.L81
 326:Core/Src/main.c ****               }
 1314              		.loc 1 326 17 is_stmt 1 view .LVU398
 326:Core/Src/main.c ****               }
 1315              		.loc 1 326 27 is_stmt 0 view .LVU399
 1316 01d6 CCB2     		uxtb	r4, r1
 1317              	.LVL100:
 1318              	.L71:
 329:Core/Src/main.c ****             int field_id = block_start;
 1319              		.loc 1 329 13 is_stmt 1 view .LVU400
 330:Core/Src/main.c ****             uint8_t updated_len = 0;
 1320              		.loc 1 330 13 view .LVU401
 331:Core/Src/main.c ****             for(int i = 0; i < block_len; i++){
 1321              		.loc 1 331 13 view .LVU402
 332:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1322              		.loc 1 332 13 view .LVU403
 1323              	.LBB17:
 332:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1324              		.loc 1 332 17 view .LVU404
 332:Core/Src/main.c ****               if(field_mem_writable[field_id]){
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 42


 1325              		.loc 1 332 21 is_stmt 0 view .LVU405
 1326 01d8 0023     		movs	r3, #0
 1327              	.LVL101:
 332:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1328              		.loc 1 332 21 view .LVU406
 1329              	.LBE17:
 331:Core/Src/main.c ****             for(int i = 0; i < block_len; i++){
 1330              		.loc 1 331 21 view .LVU407
 1331 01da 1946     		mov	r1, r3
 1332              	.LBB18:
 332:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1333              		.loc 1 332 13 view .LVU408
 1334 01dc 03E0     		b	.L72
 1335              	.LVL102:
 1336              	.L81:
 332:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1337              		.loc 1 332 13 view .LVU409
 1338              	.LBE18:
 324:Core/Src/main.c ****               }else{
 1339              		.loc 1 324 27 view .LVU410
 1340 01de 0024     		movs	r4, #0
 1341              	.LVL103:
 324:Core/Src/main.c ****               }else{
 1342              		.loc 1 324 27 view .LVU411
 1343 01e0 FAE7     		b	.L71
 1344              	.LVL104:
 1345              	.L73:
 1346              	.LBB19:
 337:Core/Src/main.c ****             }
 1347              		.loc 1 337 15 is_stmt 1 discriminator 2 view .LVU412
 337:Core/Src/main.c ****             }
 1348              		.loc 1 337 23 is_stmt 0 discriminator 2 view .LVU413
 1349 01e2 0132     		adds	r2, r2, #1
 1350              	.LVL105:
 332:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1351              		.loc 1 332 44 is_stmt 1 discriminator 2 view .LVU414
 1352 01e4 0133     		adds	r3, r3, #1
 1353              	.LVL106:
 1354              	.L72:
 332:Core/Src/main.c ****               if(field_mem_writable[field_id]){
 1355              		.loc 1 332 30 discriminator 1 view .LVU415
 1356 01e6 9C42     		cmp	r4, r3
 1357 01e8 0ADD     		ble	.L87
 333:Core/Src/main.c ****                 field_mem[field_id] = block[i];
 1358              		.loc 1 333 15 view .LVU416
 333:Core/Src/main.c ****                 field_mem[field_id] = block[i];
 1359              		.loc 1 333 36 is_stmt 0 view .LVU417
 1360 01ea 1E48     		ldr	r0, .L88+4
 1361 01ec 805C     		ldrb	r0, [r0, r2]	@ zero_extendqisi2
 333:Core/Src/main.c ****                 field_mem[field_id] = block[i];
 1362              		.loc 1 333 17 view .LVU418
 1363 01ee 0028     		cmp	r0, #0
 1364 01f0 F7D0     		beq	.L73
 334:Core/Src/main.c ****                 updated_len++;
 1365              		.loc 1 334 17 is_stmt 1 view .LVU419
 334:Core/Src/main.c ****                 updated_len++;
 1366              		.loc 1 334 44 is_stmt 0 view .LVU420
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 43


 1367 01f2 2F48     		ldr	r0, .L88+80
 1368              	.LVL107:
 334:Core/Src/main.c ****                 updated_len++;
 1369              		.loc 1 334 44 view .LVU421
 1370 01f4 C55C     		ldrb	r5, [r0, r3]	@ zero_extendqisi2
 334:Core/Src/main.c ****                 updated_len++;
 1371              		.loc 1 334 37 view .LVU422
 1372 01f6 1C48     		ldr	r0, .L88+8
 1373              	.LVL108:
 334:Core/Src/main.c ****                 updated_len++;
 1374              		.loc 1 334 37 view .LVU423
 1375 01f8 8554     		strb	r5, [r0, r2]
 335:Core/Src/main.c ****               }
 1376              		.loc 1 335 17 is_stmt 1 view .LVU424
 335:Core/Src/main.c ****               }
 1377              		.loc 1 335 28 is_stmt 0 view .LVU425
 1378 01fa 0131     		adds	r1, r1, #1
 1379              	.LVL109:
 335:Core/Src/main.c ****               }
 1380              		.loc 1 335 28 view .LVU426
 1381 01fc C9B2     		uxtb	r1, r1
 1382              	.LVL110:
 335:Core/Src/main.c ****               }
 1383              		.loc 1 335 28 view .LVU427
 1384 01fe F0E7     		b	.L73
 1385              	.L87:
 335:Core/Src/main.c ****               }
 1386              		.loc 1 335 28 view .LVU428
 1387              	.LBE19:
 339:Core/Src/main.c ****             uart_tx_buf[BODY_IND] = updated_len;
 1388              		.loc 1 339 13 is_stmt 1 view .LVU429
 339:Core/Src/main.c ****             uart_tx_buf[BODY_IND] = updated_len;
 1389              		.loc 1 339 34 is_stmt 0 view .LVU430
 1390 0200 264B     		ldr	r3, .L88+60
 1391              	.LVL111:
 339:Core/Src/main.c ****             uart_tx_buf[BODY_IND] = updated_len;
 1392              		.loc 1 339 34 view .LVU431
 1393 0202 0122     		movs	r2, #1
 1394              	.LVL112:
 339:Core/Src/main.c ****             uart_tx_buf[BODY_IND] = updated_len;
 1395              		.loc 1 339 34 view .LVU432
 1396 0204 9A70     		strb	r2, [r3, #2]
 340:Core/Src/main.c ****             if(updated_len > 0){
 1397              		.loc 1 340 13 is_stmt 1 view .LVU433
 340:Core/Src/main.c ****             if(updated_len > 0){
 1398              		.loc 1 340 35 is_stmt 0 view .LVU434
 1399 0206 D970     		strb	r1, [r3, #3]
 341:Core/Src/main.c ****               update_sys = true;
 1400              		.loc 1 341 13 is_stmt 1 view .LVU435
 341:Core/Src/main.c ****               update_sys = true;
 1401              		.loc 1 341 15 is_stmt 0 view .LVU436
 1402 0208 0029     		cmp	r1, #0
 1403 020a 3FF475AF 		beq	.L60
 342:Core/Src/main.c ****             }
 1404              		.loc 1 342 15 is_stmt 1 view .LVU437
 342:Core/Src/main.c ****             }
 1405              		.loc 1 342 26 is_stmt 0 view .LVU438
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 44


 1406 020e 274B     		ldr	r3, .L88+76
 1407 0210 1A70     		strb	r2, [r3]
 1408 0212 71E7     		b	.L60
 1409              	.LVL113:
 1410              	.L61:
 342:Core/Src/main.c ****             }
 1411              		.loc 1 342 26 view .LVU439
 1412              	.LBE16:
 347:Core/Src/main.c ****             uart_tx_buf[BODY_IND] = packet[BODY_IND];
 1413              		.loc 1 347 13 is_stmt 1 view .LVU440
 347:Core/Src/main.c ****             uart_tx_buf[BODY_IND] = packet[BODY_IND];
 1414              		.loc 1 347 34 is_stmt 0 view .LVU441
 1415 0214 214B     		ldr	r3, .L88+60
 1416 0216 0422     		movs	r2, #4
 1417 0218 9A70     		strb	r2, [r3, #2]
 348:Core/Src/main.c ****             uart_tx_buf[BODY_IND+1] = packet[BODY_IND+1];
 1418              		.loc 1 348 13 is_stmt 1 view .LVU442
 348:Core/Src/main.c ****             uart_tx_buf[BODY_IND+1] = packet[BODY_IND+1];
 1419              		.loc 1 348 43 is_stmt 0 view .LVU443
 1420 021a 1E4A     		ldr	r2, .L88+52
 1421 021c D178     		ldrb	r1, [r2, #3]	@ zero_extendqisi2
 348:Core/Src/main.c ****             uart_tx_buf[BODY_IND+1] = packet[BODY_IND+1];
 1422              		.loc 1 348 35 view .LVU444
 1423 021e D970     		strb	r1, [r3, #3]
 349:Core/Src/main.c ****             uart_tx_buf[BODY_IND+2] = packet[BODY_IND+2];
 1424              		.loc 1 349 13 is_stmt 1 view .LVU445
 349:Core/Src/main.c ****             uart_tx_buf[BODY_IND+2] = packet[BODY_IND+2];
 1425              		.loc 1 349 45 is_stmt 0 view .LVU446
 1426 0220 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2
 349:Core/Src/main.c ****             uart_tx_buf[BODY_IND+2] = packet[BODY_IND+2];
 1427              		.loc 1 349 37 view .LVU447
 1428 0222 1971     		strb	r1, [r3, #4]
 350:Core/Src/main.c ****             uart_tx_buf[BODY_IND+3] = packet[BODY_IND+3];
 1429              		.loc 1 350 13 is_stmt 1 view .LVU448
 350:Core/Src/main.c ****             uart_tx_buf[BODY_IND+3] = packet[BODY_IND+3];
 1430              		.loc 1 350 45 is_stmt 0 view .LVU449
 1431 0224 5179     		ldrb	r1, [r2, #5]	@ zero_extendqisi2
 350:Core/Src/main.c ****             uart_tx_buf[BODY_IND+3] = packet[BODY_IND+3];
 1432              		.loc 1 350 37 view .LVU450
 1433 0226 5971     		strb	r1, [r3, #5]
 351:Core/Src/main.c ****             // nothing else to do, just send empty packet
 1434              		.loc 1 351 13 is_stmt 1 view .LVU451
 351:Core/Src/main.c ****             // nothing else to do, just send empty packet
 1435              		.loc 1 351 45 is_stmt 0 view .LVU452
 1436 0228 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 351:Core/Src/main.c ****             // nothing else to do, just send empty packet
 1437              		.loc 1 351 37 view .LVU453
 1438 022a 9A71     		strb	r2, [r3, #6]
 1439 022c 64E7     		b	.L60
 1440              	.L85:
 367:Core/Src/main.c ****       // we don't have GPS signal
 1441              		.loc 1 367 9 discriminator 1 view .LVU454
 1442 022e FFF7FEFF 		bl	get_microseconds
 1443              	.LVL114:
 367:Core/Src/main.c ****       // we don't have GPS signal
 1444              		.loc 1 367 50 discriminator 1 view .LVU455
 1445 0232 204B     		ldr	r3, .L88+84
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 45


 1446 0234 D3E90045 		ldrd	r4, [r3]
 1447 0238 1A4B     		ldr	r3, .L88+68
 1448 023a D3E90067 		ldrd	r6, [r3]
 1449 023e A319     		adds	r3, r4, r6
 1450 0240 45EB0702 		adc	r2, r5, r7
 367:Core/Src/main.c ****       // we don't have GPS signal
 1451              		.loc 1 367 68 discriminator 1 view .LVU456
 1452 0244 6433     		adds	r3, r3, #100
 1453 0246 42F10002 		adc	r2, r2, #0
 366:Core/Src/main.c ****         get_microseconds() > (last_pps_timestamp + pps_duration_us + 100) ){
 1454              		.loc 1 366 30 discriminator 1 view .LVU457
 1455 024a 8342     		cmp	r3, r0
 1456 024c 8A41     		sbcs	r2, r2, r1
 1457 024e FFF462AF 		bcc	.L75
 372:Core/Src/main.c ****     }
 1458              		.loc 1 372 7 is_stmt 1 view .LVU458
 1459 0252 0122     		movs	r2, #1
 1460 0254 4FF40051 		mov	r1, #8192
 1461 0258 0148     		ldr	r0, .L88
 1462 025a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1463              	.LVL115:
 1464 025e 60E7     		b	.L58
 1465              	.L89:
 1466              		.align	2
 1467              	.L88:
 1468 0260 00040048 		.word	1207960576
 1469 0264 00000000 		.word	field_mem_writable
 1470 0268 00000000 		.word	field_mem
 1471 026c 00000000 		.word	lo_gen_pll
 1472 0270 00000000 		.word	hspi1
 1473 0274 00000000 		.word	uart_rx_ind
 1474 0278 00000000 		.word	uart_rx_buf
 1475 027c 00000000 		.word	huart3
 1476 0280 00000000 		.word	htim2
 1477 0284 00000000 		.word	gps
 1478 0288 00000000 		.word	HAL_Delay
 1479 028c 00000000 		.word	huart1
 1480 0290 00000000 		.word	hi2c1
 1481 0294 00000000 		.word	packet
 1482 0298 03000000 		.word	uart_tx_buf+3
 1483 029c 00000000 		.word	uart_tx_buf
 1484 02a0 00000000 		.word	packet_lock
 1485 02a4 00000000 		.word	pps_duration_us
 1486 02a8 03000000 		.word	packet+3
 1487 02ac 00000000 		.word	update_sys
 1488 02b0 04000000 		.word	packet+4
 1489 02b4 00000000 		.word	last_pps_timestamp
 1490              		.cfi_endproc
 1491              	.LFE126:
 1493              		.global	gps
 1494              		.section	.bss.gps,"aw",%nobits
 1495              		.align	2
 1498              	gps:
 1499 0000 00000000 		.space	280
 1499      00000000 
 1499      00000000 
 1499      00000000 
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 46


 1499      00000000 
 1500              		.global	sd_init_success
 1501              		.section	.bss.sd_init_success,"aw",%nobits
 1504              	sd_init_success:
 1505 0000 00       		.space	1
 1506              		.global	sdcard
 1507              		.section	.bss.sdcard,"aw",%nobits
 1508              		.align	2
 1511              	sdcard:
 1512 0000 00000000 		.space	9472
 1512      00000000 
 1512      00000000 
 1512      00000000 
 1512      00000000 
 1513              		.global	begin_lock_timestamp
 1514              		.section	.bss.begin_lock_timestamp,"aw",%nobits
 1515              		.align	3
 1518              	begin_lock_timestamp:
 1519 0000 00000000 		.space	8
 1519      00000000 
 1520              		.global	last_tx_timestamp
 1521              		.section	.bss.last_tx_timestamp,"aw",%nobits
 1522              		.align	3
 1525              	last_tx_timestamp:
 1526 0000 00000000 		.space	8
 1526      00000000 
 1527              		.global	pps_duration_us
 1528              		.section	.bss.pps_duration_us,"aw",%nobits
 1529              		.align	3
 1532              	pps_duration_us:
 1533 0000 00000000 		.space	8
 1533      00000000 
 1534              		.global	last_pps_timestamp
 1535              		.section	.bss.last_pps_timestamp,"aw",%nobits
 1536              		.align	3
 1539              	last_pps_timestamp:
 1540 0000 00000000 		.space	8
 1540      00000000 
 1541              		.global	microseconds
 1542              		.section	.bss.microseconds,"aw",%nobits
 1543              		.align	3
 1546              	microseconds:
 1547 0000 00000000 		.space	8
 1547      00000000 
 1548              		.global	radio_state
 1549              		.section	.data.radio_state,"aw"
 1552              	radio_state:
 1553 0000 06       		.byte	6
 1554              		.global	lo_gen_pll
 1555              		.section	.bss.lo_gen_pll,"aw",%nobits
 1556              		.align	2
 1559              	lo_gen_pll:
 1560 0000 00000000 		.space	36
 1560      00000000 
 1560      00000000 
 1560      00000000 
 1560      00000000 
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 47


 1561              		.global	field_mem_writable
 1562              		.section	.bss.field_mem_writable,"aw",%nobits
 1563              		.align	2
 1566              	field_mem_writable:
 1567 0000 00000000 		.space	15
 1567      00000000 
 1567      00000000 
 1567      000000
 1568              		.global	field_mem
 1569              		.section	.bss.field_mem,"aw",%nobits
 1570              		.align	2
 1573              	field_mem:
 1574 0000 00000000 		.space	15
 1574      00000000 
 1574      00000000 
 1574      000000
 1575              		.global	update_sys
 1576              		.section	.bss.update_sys,"aw",%nobits
 1579              	update_sys:
 1580 0000 00       		.space	1
 1581              		.global	uart_tx_buf
 1582              		.section	.bss.uart_tx_buf,"aw",%nobits
 1583              		.align	2
 1586              	uart_tx_buf:
 1587 0000 00000000 		.space	33
 1587      00000000 
 1587      00000000 
 1587      00000000 
 1587      00000000 
 1588              		.global	uart_rx_state
 1589              		.section	.bss.uart_rx_state,"aw",%nobits
 1592              	uart_rx_state:
 1593 0000 00       		.space	1
 1594              		.global	uart_rx_ind
 1595              		.section	.bss.uart_rx_ind,"aw",%nobits
 1596              		.align	2
 1599              	uart_rx_ind:
 1600 0000 00000000 		.space	4
 1601              		.global	packet
 1602              		.section	.bss.packet,"aw",%nobits
 1603              		.align	2
 1606              	packet:
 1607 0000 00000000 		.space	33
 1607      00000000 
 1607      00000000 
 1607      00000000 
 1607      00000000 
 1608              		.global	packet_lock
 1609              		.section	.bss.packet_lock,"aw",%nobits
 1612              	packet_lock:
 1613 0000 00       		.space	1
 1614              		.global	uart_rx_buf
 1615              		.section	.bss.uart_rx_buf,"aw",%nobits
 1616              		.align	2
 1619              	uart_rx_buf:
 1620 0000 00000000 		.space	33
 1620      00000000 
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 48


 1620      00000000 
 1620      00000000 
 1620      00000000 
 1621              		.text
 1622              	.Letext0:
 1623              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-bet1\\arm-none-eab
 1624              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-bet1\\arm-none-eab
 1625              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f334x8.h"
 1626              		.file 6 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-bet1\\lib\\gcc\\ar
 1627              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1628              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 1629              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1630              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1631              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1632              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_hrtim.h"
 1633              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 1634              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1635              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1636              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 1637              		.file 17 "Middlewares/Third_Party/FatFs/src/integer.h"
 1638              		.file 18 "Middlewares/Third_Party/FatFs/src/ff.h"
 1639              		.file 19 "Core/Inc/hrtim.h"
 1640              		.file 20 "Core/Inc/i2c.h"
 1641              		.file 21 "Core/Inc/spi.h"
 1642              		.file 22 "Core/Inc/tim.h"
 1643              		.file 23 "Core/Inc/usart.h"
 1644              		.file 24 "Core/Inc/adf4002.h"
 1645              		.file 25 "Core/Inc/ublox.h"
 1646              		.file 26 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-bet1\\arm-none-ea
 1647              		.file 27 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 1648              		.file 28 "FATFS/App/fatfs.h"
 1649              		.file 29 "Core/Inc/dma.h"
 1650              		.file 30 "Core/Inc/gpio.h"
 1651              		.file 31 "<built-in>"
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:21     .text.init_field_mem:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:27     .text.init_field_mem:00000000 init_field_mem
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:138    .text.get_microseconds:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:144    .text.get_microseconds:00000000 get_microseconds
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:159    .text.get_microseconds:00000008 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1546   .bss.microseconds:00000000 microseconds
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:164    .rodata.init_sdcard.str1.4:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:168    .text.init_sdcard:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:174    .text.init_sdcard:00000000 init_sdcard
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:249    .text.init_sdcard:0000004c $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:254    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:260    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:364    .text.HAL_UART_RxCpltCallback:00000060 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1599   .bss.uart_rx_ind:00000000 uart_rx_ind
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1619   .bss.uart_rx_buf:00000000 uart_rx_buf
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1612   .bss.packet_lock:00000000 packet_lock
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1606   .bss.packet:00000000 packet
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:374    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:380    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:424    .text.HAL_TIM_PeriodElapsedCallback:00000034 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:611    .text.HAL_TIM_PeriodElapsedCallback:00000128 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1552   .data.radio_state:00000000 radio_state
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1525   .bss.last_tx_timestamp:00000000 last_tx_timestamp
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1573   .bss.field_mem:00000000 field_mem
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1559   .bss.lo_gen_pll:00000000 lo_gen_pll
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1518   .bss.begin_lock_timestamp:00000000 begin_lock_timestamp
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:626    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:632    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:679    .text.HAL_GPIO_EXTI_Callback:00000028 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1539   .bss.last_pps_timestamp:00000000 last_pps_timestamp
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1532   .bss.pps_duration_us:00000000 pps_duration_us
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:685    .text.Error_Handler:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:691    .text.Error_Handler:00000000 Error_Handler
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:723    .text.SystemClock_Config:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:729    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:879    .text.main:00000000 $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:885    .text.main:00000000 main
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1156   .text.main:00000148 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1161   .text.main:0000015c $t
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1468   .text.main:00000260 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1566   .bss.field_mem_writable:00000000 field_mem_writable
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1498   .bss.gps:00000000 gps
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1586   .bss.uart_tx_buf:00000000 uart_tx_buf
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1579   .bss.update_sys:00000000 update_sys
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1495   .bss.gps:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1504   .bss.sd_init_success:00000000 sd_init_success
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1505   .bss.sd_init_success:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1511   .bss.sdcard:00000000 sdcard
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1508   .bss.sdcard:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1515   .bss.begin_lock_timestamp:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1522   .bss.last_tx_timestamp:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1529   .bss.pps_duration_us:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1536   .bss.last_pps_timestamp:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1543   .bss.microseconds:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1556   .bss.lo_gen_pll:00000000 $d
ARM GAS  C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s 			page 50


C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1563   .bss.field_mem_writable:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1570   .bss.field_mem:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1580   .bss.update_sys:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1583   .bss.uart_tx_buf:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1592   .bss.uart_rx_state:00000000 uart_rx_state
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1593   .bss.uart_rx_state:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1596   .bss.uart_rx_ind:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1603   .bss.packet:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1613   .bss.packet_lock:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:1616   .bss.uart_rx_buf:00000000 $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:431    .text.HAL_TIM_PeriodElapsedCallback:0000003b $d
C:\Users\cordi\AppData\Local\Temp\ccdb7J69.s:431    .text.HAL_TIM_PeriodElapsedCallback:0000003c $t

UNDEFINED SYMBOLS
f_getfree
HAL_UART_Receive_DMA
memcpy
huart1
__aeabi_uldivmod
HAL_TIM_Base_Stop
HAL_HRTIM_WaveformOutputStop
HAL_GPIO_WritePin
adf_enable_chip
htim1
hhrtim1
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_MCOConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_HRTIM1_Init
MX_I2C1_Init
MX_SPI1_Init
MX_USART1_UART_Init
MX_USART3_UART_Init
MX_FATFS_Init
MX_TIM1_Init
MX_TIM2_Init
adf_disable_chip
adf_init_mem
adf_set_n_counter
adf_set_r_counter
adf_init_chip
HAL_TIM_Base_Start_IT
ublox_init
HAL_UART_Transmit_DMA
hspi1
huart3
htim2
HAL_Delay
hi2c1
