

================================================================
== Vivado HLS Report for 'inner_proc'
================================================================
* Date:           Sat Feb 15 15:52:11 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution3_pipline_mandel
* Product family: zynq
* Target device:  xc7z020i-clg484-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.516|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|  529|   81|  529|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- inner         |   80|  528|  10 ~ 66 |          -|          -|       8|    no    |
        | + mandel_calc  |    4|   60|         5|          4|          1| 1 ~ 15 |    yes   |
        +----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      6|       -|      -|    -|
|Expression       |        -|      -|       0|   2031|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    206|    -|
|Register         |        -|      -|     875|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     875|   2237|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------------------------+-----------------------------------------------------+-----------+
    |                        Instance                        |                        Module                       | Expression|
    +--------------------------------------------------------+-----------------------------------------------------+-----------+
    |video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1_U1  |video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1  |  i0 * i1  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U2    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1    |  i0 * i1  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1    |  i0 * i1  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1    |  i0 * i0  |
    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5    |video_mandelbrot_generator_mul_mul_18s_18s_36_1_1    |  i0 * i0  |
    |video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U6    |video_mandelbrot_generator_mul_mul_19s_19s_38_1_1    |  i0 * i0  |
    +--------------------------------------------------------+-----------------------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_573_p2                  |     +    |      0|  0|  13|           4|           1|
    |iter_fu_1813_p2                |     +    |      0|  0|  13|           4|           1|
    |p_Val2_12_fu_881_p2            |     +    |      0|  0|  23|          16|          16|
    |p_Val2_17_fu_1458_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_1_fu_651_p2             |     +    |      0|  0|  23|          16|          16|
    |p_Val2_20_fu_1732_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_26_fu_1876_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_32_fu_2021_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_35_fu_2282_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_38_fu_2448_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_43_fu_2614_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_4_fu_715_p2             |     +    |      0|  0|  25|          18|          18|
    |p_Val2_8_fu_1322_p2            |     +    |      0|  0|  25|          18|          18|
    |ret_V_10_fu_1277_p2            |     +    |      0|  0|  43|          36|          36|
    |ret_V_12_fu_1719_p2            |     +    |      0|  0|  26|          19|          19|
    |ret_V_14_fu_1863_p2            |     +    |      0|  0|  27|          20|          20|
    |ret_V_17_fu_2008_p2            |     +    |      0|  0|  27|          20|          20|
    |ret_V_9_fu_2214_p2             |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1827_p2               |     +    |      0|  0|  26|          19|          19|
    |r_V_11_fu_389_p2               |     -    |      0|  0|  43|          36|          36|
    |r_V_14_fu_465_p2               |     -    |      0|  0|  42|           1|          35|
    |ret_V_13_fu_1849_p2            |     -    |      0|  0|  26|          19|          19|
    |ret_V_15_fu_1903_p2            |     -    |      0|  0|  26|          19|          19|
    |ret_V_16_fu_1998_p2            |     -    |      0|  0|  27|          20|          20|
    |and_ln414_1_fu_973_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln414_fu_706_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln700_1_fu_872_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln700_2_fu_1449_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln700_3_fu_2273_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln700_4_fu_2439_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln700_5_fu_2605_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln700_fu_1312_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_1408_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_1049_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_3_fu_1528_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_4_fu_2347_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_5_fu_2513_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_6_fu_2676_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_791_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_1605_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_929_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln781_3_fu_1062_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_4_fu_1542_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_5_fu_2360_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_6_fu_2526_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_7_fu_2764_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_804_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_14_fu_2389_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_16_fu_2555_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_18_fu_2695_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_1422_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_935_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_941_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1085_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1571_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_827_p2            |    and   |      0|  0|   2|           1|           1|
    |carry_10_fu_1478_p2            |    and   |      0|  0|   2|           1|           1|
    |carry_12_fu_2302_p2            |    and   |      0|  0|   2|           1|           1|
    |carry_14_fu_2468_p2            |    and   |      0|  0|   2|           1|           1|
    |carry_16_fu_2634_p2            |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_734_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_4_fu_1342_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_6_fu_900_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_8_fu_1008_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_10_fu_2549_p2         |    and   |      0|  0|   2|           1|           1|
    |overflow_11_fu_2779_p2         |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_822_p2           |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_1625_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_4_fu_1200_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_5_fu_1080_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_6_fu_1565_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_7_fu_1924_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_8_fu_2062_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_9_fu_2383_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_10_fu_2795_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_1642_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_959_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_1103_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_1589_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_5_fu_1751_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_6_fu_1946_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_7_fu_2086_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_8_fu_2407_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_9_fu_2573_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_845_p2            |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_1_fu_1382_p2   |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_3_fu_1029_p2   |   icmp   |      0|  0|   8|           2|           2|
    |Range1_all_ones_4_fu_1497_p2   |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_6_fu_2316_p2   |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_7_fu_2482_p2   |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_ones_8_fu_2653_p2   |   icmp   |      0|  0|  11|           5|           2|
    |Range1_all_ones_fu_771_p2      |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_1_fu_1388_p2  |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_2_fu_1035_p2  |   icmp   |      0|  0|   8|           2|           1|
    |Range1_all_zeros_3_fu_1502_p2  |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_4_fu_2321_p2  |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_5_fu_2487_p2  |   icmp   |      0|  0|   9|           3|           1|
    |Range1_all_zeros_6_fu_2658_p2  |   icmp   |      0|  0|  11|           5|           1|
    |Range1_all_zeros_fu_777_p2     |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_1_fu_1366_p2   |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_4_fu_1492_p2   |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_5_fu_2156_p2   |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_6_fu_2193_p2   |   icmp   |      0|  0|   8|           2|           2|
    |Range2_all_ones_7_fu_2648_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range2_all_ones_fu_756_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln1497_fu_1843_p2         |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_fu_567_p2            |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln414_1_fu_1307_p2        |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_2_fu_866_p2         |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_3_fu_967_p2         |   icmp   |      0|  0|   8|           1|           1|
    |icmp_ln414_4_fu_1444_p2        |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_5_fu_2268_p2        |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_6_fu_2434_p2        |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_7_fu_2600_p2        |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_8_fu_641_p2         |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln414_fu_700_p2           |   icmp   |      0|  0|   8|           1|           1|
    |icmp_ln56_fu_1807_p2           |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln785_1_fu_2044_p2        |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln785_fu_1909_p2          |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln786_1_fu_2074_p2        |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln786_fu_1935_p2          |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11               |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_tran6to11_state6  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1119_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1114_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_1594_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_1690_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_1686_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_15_fu_1769_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_16_fu_1951_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_17_fu_1963_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_18_fu_2092_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_19_fu_2104_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_1153_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_20_fu_2412_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_21_fu_2701_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_22_fu_2705_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_23_fu_2578_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_2730_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_25_fu_2734_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_26_fu_2800_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_27_fu_2806_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_28_fu_2810_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_1149_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1647_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1658_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1653_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1205_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1214_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1210_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1108_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_850_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_918_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_924_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_1615_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_1195_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_1074_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_1554_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_5_fu_1914_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_6_fu_2050_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_2372_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_8_fu_2538_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_9_fu_2774_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_816_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln786_10_fu_2784_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_1940_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_2080_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_683_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln786_4_fu_1631_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_5_fu_947_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln786_6_fu_1091_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_7_fu_1577_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_8_fu_2395_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_9_fu_2561_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_833_p2             |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_1_fu_1414_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_2_fu_1054_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_3_fu_1534_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_5_fu_2352_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_6_fu_2518_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_7_fu_2682_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_fu_796_p3         |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_1600_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_1041_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_3_fu_1507_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_4_fu_2326_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_5_fu_2492_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_6_fu_2759_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_783_p3        |  select  |      0|  0|   2|           1|           1|
    |imag_btm_V_fu_1141_p3          |  select  |      0|  0|  18|           1|          18|
    |imag_top_V_fu_1234_p3          |  select  |      0|  0|  18|           1|          18|
    |isquare_V_fu_2751_p3           |  select  |      0|  0|  18|           1|          18|
    |p_Val2_18_fu_1707_p3           |  select  |      0|  0|  18|           1|          18|
    |p_Val2_9_fu_504_p3             |  select  |      0|  0|  17|           1|           2|
    |real_btm_V_fu_1170_p3          |  select  |      0|  0|  18|           1|          18|
    |real_top_V_fu_689_p3           |  select  |      0|  0|  19|           1|          18|
    |rsquare_V_fu_2722_p3           |  select  |      0|  0|  18|           1|          18|
    |select_ln340_10_fu_2739_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln340_11_fu_2816_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln340_12_fu_599_p3      |  select  |      0|  0|  17|           1|           2|
    |select_ln340_1_fu_1664_p3      |  select  |      0|  0|  18|           1|          17|
    |select_ln340_3_fu_1219_p3      |  select  |      0|  0|  18|           1|          17|
    |select_ln340_4_fu_1125_p3      |  select  |      0|  0|  18|           1|          17|
    |select_ln340_5_fu_1695_p3      |  select  |      0|  0|  18|           1|          17|
    |select_ln340_6_fu_1775_p3      |  select  |      0|  0|  18|           1|          17|
    |select_ln340_7_fu_1969_p3      |  select  |      0|  0|  18|           1|          17|
    |select_ln340_8_fu_2110_p3      |  select  |      0|  0|  18|           1|          17|
    |select_ln340_9_fu_2710_p3      |  select  |      0|  0|  18|           1|          17|
    |select_ln340_fu_1158_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln388_10_fu_2823_p3     |  select  |      0|  0|  19|           1|          19|
    |select_ln388_1_fu_1671_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_2_fu_1227_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_3_fu_1133_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_4_fu_1701_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_5_fu_1783_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_6_fu_1976_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_7_fu_2118_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_8_fu_2716_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_9_fu_2745_p3      |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_1164_p3        |  select  |      0|  0|  19|           1|          19|
    |x0_V_fu_1678_p3                |  select  |      0|  0|  18|           1|          18|
    |x_V_fu_1983_p3                 |  select  |      0|  0|  18|           1|          18|
    |y0_V_fu_1791_p3                |  select  |      0|  0|  18|           1|          18|
    |y_V_fu_2126_p3                 |  select  |      0|  0|  18|           1|          18|
    |zsquare_V_fu_2830_p3           |  select  |      0|  0|  18|           1|          18|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |carry_fu_669_p2                |    xor   |      0|  0|   2|           1|           2|
    |p_Result_9_fu_533_p2           |    xor   |      0|  0|   2|           1|           2|
    |ret_V_11_fu_519_p2             |    xor   |      0|  0|  31|          30|          31|
    |xor_ln340_1_fu_1763_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_1957_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_2098_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_1757_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln416_2_fu_728_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_1336_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_894_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_913_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_1472_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_7_fu_2296_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_8_fu_2462_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_9_fu_2628_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_1002_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_1_fu_488_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_1402_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_3_fu_1522_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_4_fu_2341_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_5_fu_2507_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_6_fu_2670_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_429_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_10_fu_2056_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_11_fu_2366_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_12_fu_2378_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_13_fu_2532_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_14_fu_2544_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_15_fu_2768_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_16_fu_2690_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_494_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_810_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_1609_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_1620_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_1191_p2         |    xor   |      0|  0|   2|           1|           1|
    |xor_ln785_6_fu_1068_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_1548_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_8_fu_1560_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_9_fu_1919_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_435_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_2789_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_1636_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_953_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1097_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1583_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1745_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1930_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_2068_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_2401_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_2567_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_839_p2            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|2031|         860|        1391|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  50|         11|    1|         11|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_iter_0_i_i_phi_fu_323_p4  |   9|          2|    4|          8|
    |ap_phi_mux_p_Val2_21_phi_fu_289_p4   |   9|          2|   18|         36|
    |ap_phi_mux_p_Val2_22_phi_fu_300_p4   |   9|          2|   18|         36|
    |ap_phi_mux_p_Val2_27_phi_fu_312_p4   |   9|          2|   18|         36|
    |grp_fu_331_p1                        |  15|          3|   35|        105|
    |grp_fu_338_p1                        |  15|          3|   30|         90|
    |img_0_data_stream_0_V_blk_n          |   9|          2|    1|          2|
    |img_0_data_stream_1_V_blk_n          |   9|          2|    1|          2|
    |img_0_data_stream_2_V_blk_n          |   9|          2|    1|          2|
    |iter_0_i_i_reg_319                   |   9|          2|    4|          8|
    |p_Val2_21_reg_285                    |   9|          2|   18|         36|
    |p_Val2_22_reg_296                    |   9|          2|   18|         36|
    |p_Val2_27_reg_308                    |   9|          2|   18|         36|
    |p_Val2_s_reg_273                     |   9|          2|    4|          8|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 206|         45|  191|        456|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Range1_all_ones_1_reg_3169   |   1|   0|    1|          0|
    |Range1_all_ones_8_reg_3460   |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_3175  |   1|   0|    1|          0|
    |Range1_all_zeros_6_reg_3466  |   1|   0|    1|          0|
    |Range2_all_ones_5_reg_3310   |   1|   0|    1|          0|
    |Range2_all_ones_6_reg_3340   |   1|   0|    1|          0|
    |Range2_all_ones_8_reg_3080   |   1|   0|    1|          0|
    |and_ln781_2_reg_3085         |   1|   0|    1|          0|
    |and_ln781_4_reg_3192         |   1|   0|    1|          0|
    |and_ln781_5_reg_3387         |   1|   0|    1|          0|
    |and_ln781_6_reg_3418         |   1|   0|    1|          0|
    |and_ln781_reg_3045           |   1|   0|    1|          0|
    |and_ln786_14_reg_3397        |   1|   0|    1|          0|
    |and_ln786_16_reg_3428        |   1|   0|    1|          0|
    |and_ln786_18_reg_3477        |   1|   0|    1|          0|
    |and_ln786_2_reg_3180         |   1|   0|    1|          0|
    |and_ln786_5_reg_3090         |   1|   0|    1|          0|
    |and_ln786_9_reg_3202         |   1|   0|    1|          0|
    |and_ln786_reg_3050           |   1|   0|    1|          0|
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |carry_16_reg_3449            |   1|   0|    1|          0|
    |carry_4_reg_3158             |   1|   0|    1|          0|
    |carry_6_reg_3070             |   1|   0|    1|          0|
    |col_reg_3029                 |   4|   0|    4|          0|
    |icmp_ln1497_reg_3246         |   1|   0|    1|          0|
    |icmp_ln56_reg_3237           |   1|   0|    1|          0|
    |imag_btm_V_reg_3101          |  18|   0|   18|          0|
    |iter_0_i_i_reg_319           |   4|   0|    4|          0|
    |iter_reg_3241                |   4|   0|    4|          0|
    |or_ln340_12_reg_3212         |   1|   0|    1|          0|
    |or_ln340_20_reg_3407         |   1|   0|    1|          0|
    |or_ln340_23_reg_3438         |   1|   0|    1|          0|
    |or_ln340_reg_3060            |   1|   0|    1|          0|
    |p_Result_106_i_i_reg_3135    |   2|   0|    2|          0|
    |p_Result_107_i_i_reg_3140    |   3|   0|    3|          0|
    |p_Result_10_reg_3010         |   1|   0|    1|          0|
    |p_Result_112_i_i_reg_3268    |   2|   0|    2|          0|
    |p_Result_11_reg_3075         |   1|   0|    1|          0|
    |p_Result_120_i_i_reg_3315    |   3|   0|    3|          0|
    |p_Result_125_i_i_reg_3345    |   3|   0|    3|          0|
    |p_Result_129_i_i_reg_3370    |   4|   0|    4|          0|
    |p_Result_12_reg_2960         |   1|   0|    1|          0|
    |p_Result_130_i_i_reg_3375    |   5|   0|    5|          0|
    |p_Result_13_reg_2966         |   1|   0|    1|          0|
    |p_Result_15_reg_3123         |   1|   0|    1|          0|
    |p_Result_20_reg_3250         |   1|   0|    1|          0|
    |p_Result_21_reg_3262         |   1|   0|    1|          0|
    |p_Result_24_reg_3298         |   1|   0|    1|          0|
    |p_Result_27_reg_3328         |   1|   0|    1|          0|
    |p_Result_2_reg_2918          |   1|   0|    1|          0|
    |p_Result_30_reg_3358         |   1|   0|    1|          0|
    |p_Result_32_reg_3455         |   1|   0|    1|          0|
    |p_Result_3_reg_2929          |   1|   0|    1|          0|
    |p_Result_5_reg_3146          |   1|   0|    1|          0|
    |p_Result_7_reg_3164          |   1|   0|    1|          0|
    |p_Result_9_reg_2999          |   1|   0|    1|          0|
    |p_Val2_12_reg_3065           |  16|   0|   16|          0|
    |p_Val2_17_reg_3186           |  18|   0|   18|          0|
    |p_Val2_21_reg_285            |  18|   0|   18|          0|
    |p_Val2_22_reg_296            |  18|   0|   18|          0|
    |p_Val2_26_reg_3256           |  18|   0|   18|          0|
    |p_Val2_27_reg_308            |  18|   0|   18|          0|
    |p_Val2_35_reg_3381           |  18|   0|   18|          0|
    |p_Val2_38_reg_3412           |  18|   0|   18|          0|
    |p_Val2_3_reg_2924            |  18|   0|   18|          0|
    |p_Val2_43_reg_3443           |  18|   0|   18|          0|
    |p_Val2_4_reg_3039            |  18|   0|   18|          0|
    |p_Val2_8_reg_3152            |  18|   0|   18|          0|
    |p_Val2_s_reg_273             |   4|   0|    4|          0|
    |r_V_11_reg_2911              |  21|   0|   36|         15|
    |r_V_12_reg_3106              |  36|   0|   36|          0|
    |r_V_14_reg_2950              |  19|   0|   35|         16|
    |r_V_15_reg_3116              |  36|   0|   36|          0|
    |r_V_16_reg_3291              |  36|   0|   36|          0|
    |r_V_17_reg_3321              |  36|   0|   36|          0|
    |r_V_18_reg_3351              |  38|   0|   38|          0|
    |real_top_V_reg_3034          |  18|   0|   18|          0|
    |ret_V_11_reg_2987            |  30|   0|   30|          0|
    |ret_V_15_reg_3274            |  19|   0|   19|          0|
    |rhs_V_2_reg_3232             |  20|   0|   20|          0|
    |sext_ln56_reg_3227           |  20|   0|   20|          0|
    |sext_ln703_reg_2982          |  19|   0|   19|          0|
    |sext_ln713_reg_3005          |  16|   0|   16|          0|
    |sext_ln728_reg_2945          |  21|   0|   36|         15|
    |tmp_11_reg_2993              |   1|   0|    1|          0|
    |tmp_13_reg_3016              |   1|   0|    1|          0|
    |tmp_16_reg_3021              |   1|   0|    1|          0|
    |trunc_ln414_1_reg_3111       |  15|   0|   15|          0|
    |trunc_ln414_2_reg_3130       |  15|   0|   15|          0|
    |trunc_ln414_3_reg_3305       |  15|   0|   15|          0|
    |trunc_ln414_4_reg_3335       |  15|   0|   15|          0|
    |trunc_ln414_5_reg_3365       |  15|   0|   15|          0|
    |underflow_2_reg_3095         |   1|   0|    1|          0|
    |underflow_4_reg_3207         |   1|   0|    1|          0|
    |underflow_8_reg_3402         |   1|   0|    1|          0|
    |underflow_9_reg_3433         |   1|   0|    1|          0|
    |underflow_reg_3055           |   1|   0|    1|          0|
    |x0_V_reg_3217                |  18|   0|   18|          0|
    |x_V_reg_3279                 |  18|   0|   18|          0|
    |xor_ln779_1_reg_2971         |   1|   0|    1|          0|
    |xor_ln779_reg_2934           |   1|   0|    1|          0|
    |xor_ln785_12_reg_3392        |   1|   0|    1|          0|
    |xor_ln785_14_reg_3423        |   1|   0|    1|          0|
    |xor_ln785_16_reg_3471        |   1|   0|    1|          0|
    |xor_ln785_1_reg_2976         |   1|   0|    1|          0|
    |xor_ln785_8_reg_3197         |   1|   0|    1|          0|
    |xor_ln785_reg_2939           |   1|   0|    1|          0|
    |y0_V_reg_3222                |  18|   0|   18|          0|
    |y_V_reg_3285                 |  18|   0|   18|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 875|   0|  921|         46|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       inner_proc      | return value |
|img_0_data_stream_0_V_din     | out |    8|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_0_V_write   | out |    1|   ap_fifo  | img_0_data_stream_0_V |    pointer   |
|img_0_data_stream_1_V_din     | out |    8|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_1_V_write   | out |    1|   ap_fifo  | img_0_data_stream_1_V |    pointer   |
|img_0_data_stream_2_V_din     | out |    8|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
|img_0_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
|img_0_data_stream_2_V_write   | out |    1|   ap_fifo  | img_0_data_stream_2_V |    pointer   |
|im_V                          |  in |   18|   ap_none  |          im_V         |    scalar    |
|v_assign                      |  in |    3|   ap_none  |        v_assign       |    scalar    |
|re_V                          |  in |   18|   ap_none  |          re_V         |    scalar    |
|zoom_factor_V                 |  in |   18|   ap_none  |     zoom_factor_V     |    scalar    |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.15>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [1 x i8]* @p_str47)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str30, [1 x i8]* @p_str31, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str32, [1 x i8]* @p_str33)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zoom_factor_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %zoom_factor_V)"   --->   Operation 15 'read' 'zoom_factor_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%re_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %re_V)"   --->   Operation 16 'read' 're_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_assign_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %v_assign)"   --->   Operation 17 'read' 'v_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%im_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %im_V)"   --->   Operation 18 'read' 'im_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln746 = trunc i3 %v_assign_read to i2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 19 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %v_assign_read, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 21 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln1 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %zoom_factor_V_read, i17 0)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 22 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i35 %shl_ln1 to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 23 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %zoom_factor_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 24 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i33 %shl_ln1118_1 to i36" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 25 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.67ns)   --->   "%r_V_11 = sub i36 %sext_ln1118, %sext_ln1118_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 26 'sub' 'r_V_11' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 27 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_11, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 28 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 29 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_11, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 30 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%xor_ln779 = xor i1 %tmp_3, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 31 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_2, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 32 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %re_V_read, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 33 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i33 %rhs_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 34 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %zoom_factor_V_read, i16 0)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 35 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i34 %shl_ln1118_2 to i35" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 36 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.63ns)   --->   "%r_V_14 = sub i35 0, %sext_ln1118_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 37 'sub' 'r_V_14' <Predicate = true> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 38 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 39 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 40 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.97ns)   --->   "%xor_ln779_1 = xor i1 %tmp_10, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 41 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_12, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 42 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i18 %im_V_read to i19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 43 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%p_Val2_9 = select i1 %p_Result_8, i17 -1, i17 %shl_ln" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 44 'select' 'p_Val2_9' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i17 %p_Val2_9 to i31" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 45 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_13 = mul i31 5461, %zext_ln340" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 46 'mul' 'r_V_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %r_V_13 to i30" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 47 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.99ns)   --->   "%ret_V_11 = xor i30 %trunc_ln703, -536870912" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 48 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 49 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%p_Result_9 = xor i1 %tmp_11, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 50 'xor' 'p_Result_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %ret_V_11, i32 15, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 51 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln713 = sext i15 %trunc_ln2 to i16" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 52 'sext' 'sext_ln713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %ret_V_11, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 53 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 14)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 54 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %r_V_13, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 55 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i4 [ 0, %entry ], [ %col, %hls_label_0 ]"   --->   Operation 57 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln28 = icmp eq i4 %p_Val2_s, -8" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 58 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%col = add i4 %p_Val2_s, 1" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 60 'add' 'col' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %inner_proc.exit, label %inner_begin" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln746_1 = trunc i4 %p_Val2_s to i2" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 62 'trunc' 'trunc_ln746_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i17 @_ssdm_op_BitConcatenate.i17.i2.i15(i2 %trunc_ln746_1, i15 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 63 'bitconcatenate' 'trunc_ln3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 2)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 64 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%select_ln340_12 = select i1 %p_Result_s, i17 -1, i17 %trunc_ln3" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 65 'select' 'select_ln340_12' <Predicate = (!icmp_ln28)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %select_ln340_12, i32 3, i32 16)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 66 'partselect' 'tmp_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 true, i14 %tmp_8)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 67 'bitconcatenate' 'trunc_ln708_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln718 = sext i15 %trunc_ln708_2 to i16" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 68 'sext' 'sext_ln718' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i17 %select_ln340_12 to i3" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 69 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4_i = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %trunc_ln414, i12 0)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 70 'bitconcatenate' 'tmp_4_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.31ns)   --->   "%icmp_ln414_8 = icmp ne i15 %tmp_4_i, 0" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 71 'icmp' 'icmp_ln414_8' <Predicate = (!icmp_ln28)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %icmp_ln414_8 to i16" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 72 'zext' 'zext_ln415' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.94ns)   --->   "%p_Val2_1 = add i16 %sext_ln718, %zext_ln415" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 73 'add' 'p_Val2_1' <Predicate = (!icmp_ln28)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%sext_ln415 = sext i16 %p_Val2_1 to i18" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 74 'sext' 'sext_ln415' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 75 'bitselect' 'tmp_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%carry = xor i1 %tmp_18, true" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 76 'xor' 'carry' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 77 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node real_top_V)   --->   "%or_ln786_3 = or i1 %p_Result_1, %carry" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 78 'or' 'or_ln786_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%real_top_V = select i1 %or_ln786_3, i18 %sext_ln415, i18 -131072" [src/cpp/video_mandelbrot_generator.cpp:43]   --->   Operation 79 'select' 'real_top_V' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i36 %r_V_11 to i14" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 80 'trunc' 'trunc_ln718' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.20ns)   --->   "%icmp_ln414 = icmp ne i14 %trunc_ln718, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 81 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln28)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%and_ln414 = and i1 %p_Result_2, %icmp_ln414" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 82 'and' 'and_ln414' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln415_1 = zext i1 %and_ln414 to i18" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 83 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_4 = add i18 %p_Val2_3, %zext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 84 'add' 'p_Val2_4' <Predicate = (!icmp_ln28)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 85 'bitselect' 'tmp_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%xor_ln416_2 = xor i1 %tmp_20, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 86 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_2 = and i1 %p_Result_3, %xor_ln416_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 87 'and' 'carry_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_4, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 88 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_84_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_11, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 89 'partselect' 'p_Result_84_i_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.95ns)   --->   "%Range2_all_ones = icmp eq i2 %p_Result_84_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 90 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln28)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_85_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_11, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 91 'partselect' 'p_Result_85_i_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.13ns)   --->   "%Range1_all_ones = icmp eq i3 %p_Result_85_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 92 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln28)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.13ns)   --->   "%Range1_all_zeros = icmp eq i3 %p_Result_85_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 93 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln28)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 94 'select' 'deleted_zeros' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 95 'and' 'and_ln779' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_2, i1 %and_ln779, i1 %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 96 'select' 'deleted_ones' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_2, %Range1_all_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 97 'and' 'and_ln781' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785_2 = xor i1 %deleted_zeros, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 98 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_4, %xor_ln785_2" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 99 'or' 'or_ln785' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow_1 = and i1 %or_ln785, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 100 'and' 'overflow_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_4, %deleted_ones" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 101 'and' 'and_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 102 'or' 'or_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 103 'xor' 'xor_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_2, %xor_ln786" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 104 'and' 'underflow' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow_1" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 105 'or' 'or_ln340' <Predicate = (!icmp_ln28)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i30 %ret_V_11 to i14" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 106 'trunc' 'trunc_ln718_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_10_i = call i15 @_ssdm_op_BitConcatenate.i15.i1.i14(i1 %tmp_13, i14 %trunc_ln718_1)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 107 'bitconcatenate' 'tmp_10_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.31ns)   --->   "%icmp_ln414_2 = icmp ne i15 %tmp_10_i, 0" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 108 'icmp' 'icmp_ln414_2' <Predicate = (!icmp_ln28)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%and_ln700_1 = and i1 %icmp_ln414_2, %p_Result_9" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 109 'and' 'and_ln700_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln402 = zext i1 %and_ln700_1 to i16" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 110 'zext' 'zext_ln402' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.94ns) (out node of the LUT)   --->   "%p_Val2_12 = add i16 %sext_ln713, %zext_ln402" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 111 'add' 'p_Val2_12' <Predicate = (!icmp_ln28)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 112 'bitselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%xor_ln416_4 = xor i1 %tmp, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 113 'xor' 'xor_ln416_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_6 = and i1 %p_Result_10, %xor_ln416_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 114 'and' 'carry_6' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 115 'bitselect' 'p_Result_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%Range2_all_ones_8 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %ret_V_11, i32 29)" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 116 'bitselect' 'Range2_all_ones_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln416_5 = xor i1 %p_Result_10, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 117 'xor' 'xor_ln416_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln416_1 = or i1 %tmp, %xor_ln416_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 118 'or' 'or_ln416_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln416 = or i1 %tmp_16, %or_ln416_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 119 'or' 'or_ln416' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_6, %Range2_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 120 'and' 'and_ln781_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln786_4 = and i1 %or_ln416, %p_Result_11" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 121 'and' 'and_ln786_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %and_ln786_4, %Range2_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 122 'and' 'and_ln786_5' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_5 = or i1 %and_ln781_2, %and_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 123 'or' 'or_ln786_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786_5, true" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 124 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_9, %xor_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 125 'and' 'underflow_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i35 %r_V_14 to i14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 126 'trunc' 'trunc_ln718_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.20ns)   --->   "%icmp_ln414_3 = icmp ne i14 %trunc_ln718_2, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 127 'icmp' 'icmp_ln414_3' <Predicate = (!icmp_ln28)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.97ns)   --->   "%and_ln414_1 = and i1 %p_Result_12, %icmp_ln414_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 128 'and' 'and_ln414_1' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_11_i = call i17 @_ssdm_op_PartSelect.i17.i35.i32.i32(i35 %r_V_14, i32 16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 129 'partselect' 'tmp_11_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_11_i, i1 %and_ln414_1)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 130 'bitconcatenate' 'p_Val2_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 131 'bitselect' 'tmp_29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%xor_ln416 = xor i1 %tmp_29, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 132 'xor' 'xor_ln416' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_13, %xor_ln416" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 133 'and' 'carry_8' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 134 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%Range2_all_ones_3 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %r_V_14, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 135 'bitselect' 'Range2_all_ones_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i35.i32.i32(i35 %r_V_14, i32 33, i32 34)" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 136 'partselect' 'tmp_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.95ns)   --->   "%Range1_all_ones_3 = icmp eq i2 %tmp_9, -1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 137 'icmp' 'Range1_all_ones_3' <Predicate = (!icmp_ln28)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.95ns)   --->   "%Range1_all_zeros_2 = icmp eq i2 %tmp_9, 0" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 138 'icmp' 'Range1_all_zeros_2' <Predicate = (!icmp_ln28)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%deleted_zeros_2 = select i1 %carry_8, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 139 'select' 'deleted_zeros_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_3, %xor_ln779_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 140 'and' 'and_ln779_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_2 = select i1 %carry_8, i1 %and_ln779_2, i1 %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 141 'select' 'deleted_ones_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_8, %Range1_all_ones_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 142 'and' 'and_ln781_3' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_2, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 143 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_3 = or i1 %p_Result_14, %xor_ln785_6" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 144 'or' 'or_ln785_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%overflow_5 = and i1 %or_ln785_3, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 145 'and' 'overflow_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_14, %deleted_ones_2" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 146 'and' 'and_ln786_7' <Predicate = (!icmp_ln28)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%or_ln786_6 = or i1 %and_ln781_3, %and_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 147 'or' 'or_ln786_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %or_ln786_6, true" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 148 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_12, %xor_ln786_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 149 'and' 'underflow_3' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %underflow_3, %overflow_5" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 150 'or' 'or_ln340_9' <Predicate = (!icmp_ln28)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_11 = or i1 %and_ln786_7, %xor_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 151 'or' 'or_ln340_11' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%or_ln340_10 = or i1 %or_ln340_11, %and_ln781_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 152 'or' 'or_ln340_10' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_9, i18 131071, i18 %p_Val2_14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 153 'select' 'select_ln340_4' <Predicate = (!icmp_ln28)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node imag_btm_V)   --->   "%select_ln388_3 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_14" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 154 'select' 'select_ln388_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%imag_btm_V = select i1 %or_ln340_10, i18 %select_ln340_4, i18 %select_ln388_3" [src/cpp/video_mandelbrot_generator.cpp:48]   --->   Operation 155 'select' 'imag_btm_V' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 156 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.33>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 157 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 158 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i18 131071, i18 %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 159 'select' 'select_ln340' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node real_btm_V)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_4" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 160 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%real_btm_V = select i1 %or_ln340_1, i18 %select_ln340, i18 %select_ln388" [src/cpp/video_mandelbrot_generator.cpp:44]   --->   Operation 161 'select' 'real_btm_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %real_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 162 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %real_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 163 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_12 = mul nsw i36 %sext_ln1118_3, %sext_ln1116" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 164 'mul' 'r_V_12' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i36 %r_V_12 to i15" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 165 'trunc' 'trunc_ln414_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln415_1 = sext i16 %p_Val2_12 to i18" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 166 'sext' 'sext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln785_5 = xor i1 %Range2_all_ones_8, %carry_6" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 167 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln785_2 = or i1 %p_Result_11, %xor_ln785_5" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 168 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%overflow_4 = and i1 %or_ln785_2, %tmp_11" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 169 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_6 = or i1 %underflow_2, %overflow_4" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 170 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_8 = or i1 %and_ln786_5, %tmp_11" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 171 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%or_ln340_7 = or i1 %or_ln340_8, %and_ln781_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 172 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_6, i18 131071, i18 %sext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 173 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node imag_top_V)   --->   "%select_ln388_2 = select i1 %underflow_2, i18 -131072, i18 %sext_ln415_1" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 174 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.97ns) (out node of the LUT)   --->   "%imag_top_V = select i1 %or_ln340_7, i18 %select_ln340_3, i18 %select_ln388_2" [src/cpp/video_mandelbrot_generator.cpp:47]   --->   Operation 175 'select' 'imag_top_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %imag_btm_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 176 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i18 %imag_top_V to i36" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 177 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_15 = mul nsw i36 %sext_ln1116_1, %sext_ln1118_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 178 'mul' 'r_V_15' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 179 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i36 %r_V_15 to i15" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 180 'trunc' 'trunc_ln414_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%p_Result_106_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_15, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 181 'partselect' 'p_Result_106_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_107_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_15, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 182 'partselect' 'p_Result_107_i_i' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.39>
ST_4 : Operation 183 [1/1] (2.71ns)   --->   "%ret_V_10 = add i36 %r_V_12, %sext_ln728" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 183 'add' 'ret_V_10' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 184 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_7 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %ret_V_10, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 185 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 186 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (2.31ns)   --->   "%icmp_ln414_1 = icmp ne i15 %trunc_ln414_1, 0" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 187 'icmp' 'icmp_ln414_1' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%and_ln700 = and i1 %p_Result_5, %icmp_ln414_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 188 'and' 'and_ln700' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%zext_ln415_2 = zext i1 %and_ln700 to i18" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 189 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_8 = add i18 %p_Val2_7, %zext_ln415_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 190 'add' 'p_Val2_8' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 191 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%xor_ln416_3 = xor i1 %tmp_24, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 192 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_4 = and i1 %p_Result_6, %xor_ln416_3" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 193 'and' 'carry_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 194 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %ret_V_10, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 195 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.95ns)   --->   "%Range2_all_ones_1 = icmp eq i2 %tmp_5, -1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 196 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %ret_V_10, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 197 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.13ns)   --->   "%Range1_all_ones_1 = icmp eq i3 %tmp_6, -1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 198 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (1.13ns)   --->   "%Range1_all_zeros_1 = icmp eq i3 %tmp_6, 0" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 199 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ret_V_10, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 200 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_26, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 201 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 202 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%deleted_ones_1 = select i1 %carry_4, i1 %and_ln779_1, i1 %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 203 'select' 'deleted_ones_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %p_Result_7, %deleted_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 204 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%p_Val2_16 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_15, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 205 'partselect' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 206 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (2.31ns)   --->   "%icmp_ln414_4 = icmp ne i15 %trunc_ln414_2, 0" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 207 'icmp' 'icmp_ln414_4' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%and_ln700_2 = and i1 %p_Result_15, %icmp_ln414_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 208 'and' 'and_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln415_3 = zext i1 %and_ln700_2 to i18" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 209 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_17 = add i18 %p_Val2_16, %zext_ln415_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 210 'add' 'p_Val2_17' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 211 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node carry_10)   --->   "%xor_ln416_6 = xor i1 %tmp_34, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 212 'xor' 'xor_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_10 = and i1 %p_Result_16, %xor_ln416_6" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 213 'and' 'carry_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_17, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 214 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.95ns)   --->   "%Range2_all_ones_4 = icmp eq i2 %p_Result_106_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 215 'icmp' 'Range2_all_ones_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (1.13ns)   --->   "%Range1_all_ones_4 = icmp eq i3 %p_Result_107_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 216 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (1.13ns)   --->   "%Range1_all_zeros_3 = icmp eq i3 %p_Result_107_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 217 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%deleted_zeros_3 = select i1 %carry_10, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 218 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_15, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 219 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_3 = xor i1 %tmp_36, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 220 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_4, %xor_ln779_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 221 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%deleted_ones_3 = select i1 %carry_10, i1 %and_ln779_3, i1 %Range1_all_ones_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 222 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.97ns)   --->   "%and_ln781_4 = and i1 %carry_10, %Range1_all_ones_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 223 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_7 = xor i1 %deleted_zeros_3, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 224 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_4 = or i1 %p_Result_17, %xor_ln785_7" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 225 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.97ns)   --->   "%xor_ln785_8 = xor i1 %p_Result_15, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 226 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%overflow_6 = and i1 %or_ln785_4, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 227 'and' 'overflow_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %p_Result_17, %deleted_ones_3" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 228 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_7 = or i1 %and_ln781_4, %and_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 229 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_4 = xor i1 %or_ln786_7, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 230 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_15, %xor_ln786_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 231 'and' 'underflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %underflow_4, %overflow_6" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 232 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.82>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [src/cpp/video_mandelbrot_generator.cpp:29]   --->   Operation 233 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [src/cpp/video_mandelbrot_generator.cpp:29]   --->   Operation 234 'specregionbegin' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%deleted_zeros_1 = select i1 %carry_4, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 235 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_4, %Range1_all_ones_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 236 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_3 = xor i1 %deleted_zeros_1, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 237 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_1 = or i1 %p_Result_7, %xor_ln785_3" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 238 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.97ns)   --->   "%xor_ln785_4 = xor i1 %p_Result_5, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 239 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%overflow_2 = and i1 %or_ln785_1, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 240 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%or_ln786_4 = or i1 %and_ln781_1, %and_ln786_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 241 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786_1 = xor i1 %or_ln786_4, true" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 242 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_5, %xor_ln786_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 243 'and' 'underflow_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %underflow_1, %overflow_2" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 244 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_5 = or i1 %and_ln786_2, %xor_ln785_4" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 245 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%or_ln340_4 = or i1 %or_ln340_5, %and_ln781_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 246 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_3, i18 131071, i18 %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 247 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node x0_V)   --->   "%select_ln388_1 = select i1 %underflow_1, i18 -131072, i18 %p_Val2_8" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 248 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.97ns) (out node of the LUT)   --->   "%x0_V = select i1 %or_ln340_4, i18 %select_ln340_1, i18 %select_ln388_1" [src/cpp/video_mandelbrot_generator.cpp:45]   --->   Operation 249 'select' 'x0_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln340_14 = or i1 %and_ln786_9, %xor_ln785_8" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 250 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln340_13 = or i1 %or_ln340_14, %and_ln781_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 251 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_12, i18 131071, i18 %p_Val2_17" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 252 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%select_ln388_4 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_17" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 253 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_18 = select i1 %or_ln340_13, i18 %select_ln340_5, i18 %select_ln388_4" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 254 'select' 'p_Val2_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_18 to i19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 255 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (2.13ns)   --->   "%ret_V_12 = add nsw i19 %sext_ln703, %lhs_V" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 256 'add' 'ret_V_12' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_12, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 257 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (2.13ns)   --->   "%p_Val2_20 = add i18 %p_Val2_18, %im_V_read" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 258 'add' 'p_Val2_20' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_20, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 259 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_19, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 260 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%underflow_5 = and i1 %p_Result_18, %xor_ln786_5" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 261 'and' 'underflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340 = xor i1 %p_Result_18, %p_Result_19" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 262 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_18, true" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 263 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%or_ln340_15 = or i1 %p_Result_19, %xor_ln340_1" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 264 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node y0_V)   --->   "%select_ln340_6 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_20" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 265 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %underflow_5, i18 -131072, i18 %p_Val2_20" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 266 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%y0_V = select i1 %or_ln340_15, i18 %select_ln340_6, i18 %select_ln388_5" [src/cpp/video_mandelbrot_generator.cpp:49]   --->   Operation 267 'select' 'y0_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i18 %y0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 268 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i18 %x0_V to i20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 269 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (1.76ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 270 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.05>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%p_Val2_21 = phi i18 [ 0, %inner_begin ], [ %rsquare_V, %mandel_calc ]"   --->   Operation 271 'phi' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%p_Val2_22 = phi i18 [ 0, %inner_begin ], [ %isquare_V, %mandel_calc ]"   --->   Operation 272 'phi' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%p_Val2_27 = phi i18 [ 0, %inner_begin ], [ %zsquare_V, %mandel_calc ]"   --->   Operation 273 'phi' 'p_Val2_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%iter_0_i_i = phi i4 [ 0, %inner_begin ], [ %iter, %mandel_calc ]"   --->   Operation 274 'phi' 'iter_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (1.30ns)   --->   "%icmp_ln56 = icmp eq i4 %iter_0_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 275 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 15, i64 8)"   --->   Operation 276 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (1.73ns)   --->   "%iter = add i4 %iter_0_i_i, 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 277 'add' 'iter' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %hls_label_0, label %_ZN13ap_fixed_baseILi19ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi3ELb1ELS0_6ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i338.i.i" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i18 %p_Val2_21 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 279 'sext' 'lhs_V_4' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i18 %p_Val2_22 to i19" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 280 'sext' 'rhs_V_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %rhs_V_1, %lhs_V_4" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 281 'add' 'ret_V' <Predicate = (!icmp_ln56)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_39 = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %ret_V, i32 17, i32 18)" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 282 'partselect' 'tmp_39' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.95ns)   --->   "%icmp_ln1497 = icmp eq i2 %tmp_39, 1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 283 'icmp' 'icmp_ln1497' <Predicate = (!icmp_ln56)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1497, label %hls_label_0, label %mandel_calc" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 284 'br' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (2.13ns)   --->   "%ret_V_13 = sub i19 %lhs_V_4, %rhs_V_1" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 285 'sub' 'ret_V_13' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i19 %ret_V_13 to i18" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 286 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i19 %ret_V_13 to i20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 287 'sext' 'lhs_V_2' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (2.16ns)   --->   "%ret_V_14 = add nsw i20 %lhs_V_2, %rhs_V_2" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 288 'add' 'ret_V_14' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_14, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 289 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (2.13ns)   --->   "%p_Val2_26 = add i18 %x0_V, %trunc_ln1192" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 290 'add' 'p_Val2_26' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_26, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 291 'bitselect' 'p_Result_21' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_112_i_i = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_14, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 292 'partselect' 'p_Result_112_i_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i18 %p_Val2_27 to i19" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 293 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (2.13ns)   --->   "%ret_V_15 = sub i19 %sext_ln703_6, %lhs_V_4" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 294 'sub' 'ret_V_15' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.25>
ST_7 : Operation 295 [1/1] (0.95ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_112_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 295 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%or_ln785_5 = or i1 %p_Result_21, %icmp_ln785" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 296 'or' 'or_ln785_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%xor_ln785_9 = xor i1 %p_Result_20, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 297 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7 = and i1 %or_ln785_5, %xor_ln785_9" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 298 'and' 'overflow_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%xor_ln786_6 = xor i1 %p_Result_21, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 299 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.95ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_112_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 300 'icmp' 'icmp_ln786' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%or_ln786_1 = or i1 %icmp_ln786, %xor_ln786_6" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 301 'or' 'or_ln786_1' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_6 = and i1 %or_ln786_1, %p_Result_20" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 302 'and' 'underflow_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_16 = or i1 %underflow_6, %overflow_7" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 303 'or' 'or_ln340_16' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340_2 = xor i1 %underflow_6, true" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 304 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340_17 = or i1 %overflow_7, %xor_ln340_2" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 305 'or' 'or_ln340_17' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_16, i18 131071, i18 %p_Val2_26" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 306 'select' 'select_ln340_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln388_6 = select i1 %underflow_6, i18 -131072, i18 %p_Val2_26" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 307 'select' 'select_ln388_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340_17, i18 %select_ln340_7, i18 %select_ln388_6" [src/cpp/video_mandelbrot_generator.cpp:58]   --->   Operation 308 'select' 'x_V' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i19 %ret_V_15 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 309 'sext' 'lhs_V_3' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i18 %p_Val2_22 to i20" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 310 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (2.16ns)   --->   "%ret_V_16 = sub i20 %lhs_V_3, %sext_ln703_8" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 311 'sub' 'ret_V_16' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i20 %ret_V_16 to i18" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 312 'trunc' 'trunc_ln1192_1' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (2.19ns)   --->   "%ret_V_17 = add i20 %ret_V_16, %sext_ln56" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 313 'add' 'ret_V_17' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_17, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 314 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (2.13ns)   --->   "%p_Val2_32 = add i18 %trunc_ln1192_1, %y0_V" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 315 'add' 'p_Val2_32' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_32, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 316 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_s = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %ret_V_17, i32 18, i32 19)" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 317 'partselect' 'tmp_s' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.95ns)   --->   "%icmp_ln785_1 = icmp ne i2 %tmp_s, 0" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 318 'icmp' 'icmp_ln785_1' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%or_ln785_6 = or i1 %p_Result_23, %icmp_ln785_1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 319 'or' 'or_ln785_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln785_10 = xor i1 %p_Result_22, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 320 'xor' 'xor_ln785_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_8 = and i1 %or_ln785_6, %xor_ln785_10" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 321 'and' 'overflow_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%xor_ln786_7 = xor i1 %p_Result_23, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 322 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.95ns)   --->   "%icmp_ln786_1 = icmp ne i2 %tmp_s, -1" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 323 'icmp' 'icmp_ln786_1' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%or_ln786_2 = or i1 %icmp_ln786_1, %xor_ln786_7" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 324 'or' 'or_ln786_2' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7 = and i1 %or_ln786_2, %p_Result_22" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 325 'and' 'underflow_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340_18 = or i1 %underflow_7, %overflow_8" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 326 'or' 'or_ln340_18' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_3 = xor i1 %underflow_7, true" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 327 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_19 = or i1 %overflow_8, %xor_ln340_3" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 328 'or' 'or_ln340_19' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_18, i18 131071, i18 %p_Val2_32" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 329 'select' 'select_ln340_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln388_7 = select i1 %underflow_7, i18 -131072, i18 %p_Val2_32" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 330 'select' 'select_ln388_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340_19, i18 %select_ln340_8, i18 %select_ln388_7" [src/cpp/video_mandelbrot_generator.cpp:59]   --->   Operation 331 'select' 'y_V' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%r_V = sext i18 %x_V to i36" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 332 'sext' 'r_V' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_16 = mul nsw i36 %r_V, %r_V" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 333 'mul' 'r_V_16' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 334 'bitselect' 'p_Result_24' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln414_3 = trunc i36 %r_V_16 to i15" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 335 'trunc' 'trunc_ln414_3' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_119_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_16, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 336 'partselect' 'p_Result_119_i_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.95ns)   --->   "%Range2_all_ones_5 = icmp eq i2 %p_Result_119_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 337 'icmp' 'Range2_all_ones_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%p_Result_120_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_16, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 338 'partselect' 'p_Result_120_i_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%r_V_7 = sext i18 %y_V to i36" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 339 'sext' 'r_V_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_17 = mul nsw i36 %r_V_7, %r_V_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 340 'mul' 'r_V_17' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 341 'bitselect' 'p_Result_27' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln414_4 = trunc i36 %r_V_17 to i15" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 342 'trunc' 'trunc_ln414_4' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_124_i_i = call i2 @_ssdm_op_PartSelect.i2.i36.i32.i32(i36 %r_V_17, i32 34, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 343 'partselect' 'p_Result_124_i_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.95ns)   --->   "%Range2_all_ones_6 = icmp eq i2 %p_Result_124_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 344 'icmp' 'Range2_all_ones_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_125_i_i = call i3 @_ssdm_op_PartSelect.i3.i36.i32.i32(i36 %r_V_17, i32 33, i32 35)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 345 'partselect' 'p_Result_125_i_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i18 %x_V to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 346 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i18 %y_V to i19" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 347 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (2.13ns)   --->   "%ret_V_9 = add nsw i19 %sext_ln703_9, %sext_ln703_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 348 'add' 'ret_V_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%r_V_9 = sext i19 %ret_V_9 to i38" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 349 'sext' 'r_V_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_18 = mul nsw i38 %r_V_9, %r_V_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 350 'mul' 'r_V_18' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 351 'bitselect' 'p_Result_30' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln414_5 = trunc i38 %r_V_18 to i15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 352 'trunc' 'trunc_ln414_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%p_Result_129_i_i = call i4 @_ssdm_op_PartSelect.i4.i38.i32.i32(i38 %r_V_18, i32 34, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 353 'partselect' 'p_Result_129_i_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_130_i_i = call i5 @_ssdm_op_PartSelect.i5.i38.i32.i32(i38 %r_V_18, i32 33, i32 37)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 354 'partselect' 'p_Result_130_i_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.39>
ST_9 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%p_Val2_34 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_16, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 355 'partselect' 'p_Val2_34' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 356 'bitselect' 'p_Result_25' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (2.31ns)   --->   "%icmp_ln414_5 = icmp ne i15 %trunc_ln414_3, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 357 'icmp' 'icmp_ln414_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%and_ln700_3 = and i1 %p_Result_24, %icmp_ln414_5" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 358 'and' 'and_ln700_3' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%zext_ln415_4 = zext i1 %and_ln700_3 to i18" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 359 'zext' 'zext_ln415_4' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_35 = add i18 %p_Val2_34, %zext_ln415_4" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 360 'add' 'p_Val2_35' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_35, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 361 'bitselect' 'tmp_48' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node carry_12)   --->   "%xor_ln416_7 = xor i1 %tmp_48, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 362 'xor' 'xor_ln416_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_12 = and i1 %p_Result_25, %xor_ln416_7" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 363 'and' 'carry_12' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_35, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 364 'bitselect' 'p_Result_26' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (1.13ns)   --->   "%Range1_all_ones_6 = icmp eq i3 %p_Result_120_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 365 'icmp' 'Range1_all_ones_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [1/1] (1.13ns)   --->   "%Range1_all_zeros_4 = icmp eq i3 %p_Result_120_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 366 'icmp' 'Range1_all_zeros_4' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%deleted_zeros_4 = select i1 %carry_12, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_4" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 367 'select' 'deleted_zeros_4' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_16, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 368 'bitselect' 'tmp_50' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_4 = xor i1 %tmp_50, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 369 'xor' 'xor_ln779_4' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_4 = and i1 %Range2_all_ones_5, %xor_ln779_4" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 370 'and' 'and_ln779_4' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%deleted_ones_5 = select i1 %carry_12, i1 %and_ln779_4, i1 %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 371 'select' 'deleted_ones_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 372 [1/1] (0.97ns)   --->   "%and_ln781_5 = and i1 %carry_12, %Range1_all_ones_6" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 372 'and' 'and_ln781_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%xor_ln785_11 = xor i1 %deleted_zeros_4, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 373 'xor' 'xor_ln785_11' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%or_ln785_7 = or i1 %p_Result_26, %xor_ln785_11" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 374 'or' 'or_ln785_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 375 [1/1] (0.97ns)   --->   "%xor_ln785_12 = xor i1 %p_Result_24, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 375 'xor' 'xor_ln785_12' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%overflow_9 = and i1 %or_ln785_7, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 376 'and' 'overflow_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 377 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %p_Result_26, %deleted_ones_5" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 377 'and' 'and_ln786_14' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%or_ln786_8 = or i1 %and_ln781_5, %and_ln786_14" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 378 'or' 'or_ln786_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%xor_ln786_8 = xor i1 %or_ln786_8, true" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 379 'xor' 'xor_ln786_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_8 = and i1 %p_Result_24, %xor_ln786_8" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 380 'and' 'underflow_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_20 = or i1 %underflow_8, %overflow_9" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 381 'or' 'or_ln340_20' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%p_Val2_37 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %r_V_17, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 382 'partselect' 'p_Val2_37' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 383 'bitselect' 'p_Result_28' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (2.31ns)   --->   "%icmp_ln414_6 = icmp ne i15 %trunc_ln414_4, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 384 'icmp' 'icmp_ln414_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%and_ln700_4 = and i1 %p_Result_27, %icmp_ln414_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 385 'and' 'and_ln700_4' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%zext_ln415_5 = zext i1 %and_ln700_4 to i18" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 386 'zext' 'zext_ln415_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_38 = add i18 %p_Val2_37, %zext_ln415_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 387 'add' 'p_Val2_38' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_38, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 388 'bitselect' 'tmp_53' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node carry_14)   --->   "%xor_ln416_8 = xor i1 %tmp_53, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 389 'xor' 'xor_ln416_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_14 = and i1 %p_Result_28, %xor_ln416_8" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 390 'and' 'carry_14' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_38, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 391 'bitselect' 'p_Result_29' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (1.13ns)   --->   "%Range1_all_ones_7 = icmp eq i3 %p_Result_125_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 392 'icmp' 'Range1_all_ones_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 393 [1/1] (1.13ns)   --->   "%Range1_all_zeros_5 = icmp eq i3 %p_Result_125_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 393 'icmp' 'Range1_all_zeros_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%deleted_zeros_5 = select i1 %carry_14, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 394 'select' 'deleted_zeros_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %r_V_17, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 395 'bitselect' 'tmp_55' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_5 = xor i1 %tmp_55, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 396 'xor' 'xor_ln779_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_5 = and i1 %Range2_all_ones_6, %xor_ln779_5" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 397 'and' 'and_ln779_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%deleted_ones_6 = select i1 %carry_14, i1 %and_ln779_5, i1 %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 398 'select' 'deleted_ones_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.97ns)   --->   "%and_ln781_6 = and i1 %carry_14, %Range1_all_ones_7" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 399 'and' 'and_ln781_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%xor_ln785_13 = xor i1 %deleted_zeros_5, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 400 'xor' 'xor_ln785_13' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%or_ln785_8 = or i1 %p_Result_29, %xor_ln785_13" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 401 'or' 'or_ln785_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/1] (0.97ns)   --->   "%xor_ln785_14 = xor i1 %p_Result_27, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 402 'xor' 'xor_ln785_14' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%overflow_10 = and i1 %or_ln785_8, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 403 'and' 'overflow_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %p_Result_29, %deleted_ones_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 404 'and' 'and_ln786_16' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%or_ln786_9 = or i1 %and_ln781_6, %and_ln786_16" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 405 'or' 'or_ln786_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%xor_ln786_9 = xor i1 %or_ln786_9, true" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 406 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_9 = and i1 %p_Result_27, %xor_ln786_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 407 'and' 'underflow_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_23 = or i1 %underflow_9, %overflow_10" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 408 'or' 'or_ln340_23' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%p_Val2_42 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %r_V_18, i32 15, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 409 'partselect' 'p_Val2_42' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 32)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 410 'bitselect' 'p_Result_31' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (2.31ns)   --->   "%icmp_ln414_7 = icmp ne i15 %trunc_ln414_5, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 411 'icmp' 'icmp_ln414_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%and_ln700_5 = and i1 %p_Result_30, %icmp_ln414_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 412 'and' 'and_ln700_5' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_43)   --->   "%zext_ln415_6 = zext i1 %and_ln700_5 to i18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 413 'zext' 'zext_ln415_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 414 [1/1] (2.13ns) (out node of the LUT)   --->   "%p_Val2_43 = add i18 %p_Val2_42, %zext_ln415_6" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 414 'add' 'p_Val2_43' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_43, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 415 'bitselect' 'tmp_58' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node carry_16)   --->   "%xor_ln416_9 = xor i1 %tmp_58, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 416 'xor' 'xor_ln416_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_16 = and i1 %p_Result_31, %xor_ln416_9" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 417 'and' 'carry_16' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_43, i32 17)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 418 'bitselect' 'p_Result_32' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (1.30ns)   --->   "%Range2_all_ones_7 = icmp eq i4 %p_Result_129_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 419 'icmp' 'Range2_all_ones_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 420 [1/1] (1.36ns)   --->   "%Range1_all_ones_8 = icmp eq i5 %p_Result_130_i_i, -1" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 420 'icmp' 'Range1_all_ones_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 421 [1/1] (1.36ns)   --->   "%Range1_all_zeros_6 = icmp eq i5 %p_Result_130_i_i, 0" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 421 'icmp' 'Range1_all_zeros_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %r_V_18, i32 33)" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 422 'bitselect' 'tmp_60' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln779_6 = xor i1 %tmp_60, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 423 'xor' 'xor_ln779_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%and_ln779_6 = and i1 %Range2_all_ones_7, %xor_ln779_6" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 424 'and' 'and_ln779_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%deleted_ones_7 = select i1 %carry_16, i1 %and_ln779_6, i1 %Range1_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 425 'select' 'deleted_ones_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 426 [1/1] (0.97ns)   --->   "%xor_ln785_16 = xor i1 %p_Result_30, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 426 'xor' 'xor_ln785_16' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 427 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %p_Result_32, %deleted_ones_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 427 'and' 'and_ln786_18' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.81>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 428 'specloopname' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 429 'specregionbegin' 'tmp_14_i' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/cpp/video_mandelbrot_generator.cpp:57]   --->   Operation 430 'specpipeline' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_21 = or i1 %and_ln786_14, %xor_ln785_12" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 431 'or' 'or_ln340_21' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%or_ln340_22 = or i1 %or_ln340_21, %and_ln781_5" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 432 'or' 'or_ln340_22' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_20, i18 131071, i18 %p_Val2_35" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 433 'select' 'select_ln340_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node rsquare_V)   --->   "%select_ln388_8 = select i1 %underflow_8, i18 -131072, i18 %p_Val2_35" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 434 'select' 'select_ln388_8' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%rsquare_V = select i1 %or_ln340_22, i18 %select_ln340_9, i18 %select_ln388_8" [src/cpp/video_mandelbrot_generator.cpp:61]   --->   Operation 435 'select' 'rsquare_V' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_24 = or i1 %and_ln786_16, %xor_ln785_14" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 436 'or' 'or_ln340_24' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%or_ln340_25 = or i1 %or_ln340_24, %and_ln781_6" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 437 'or' 'or_ln340_25' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_23, i18 131071, i18 %p_Val2_38" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 438 'select' 'select_ln340_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node isquare_V)   --->   "%select_ln388_9 = select i1 %underflow_9, i18 -131072, i18 %p_Val2_38" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 439 'select' 'select_ln388_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.97ns) (out node of the LUT)   --->   "%isquare_V = select i1 %or_ln340_25, i18 %select_ln340_10, i18 %select_ln388_9" [src/cpp/video_mandelbrot_generator.cpp:62]   --->   Operation 440 'select' 'isquare_V' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%deleted_zeros_6 = select i1 %carry_16, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_6" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 441 'select' 'deleted_zeros_6' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.97ns)   --->   "%and_ln781_7 = and i1 %carry_16, %Range1_all_ones_8" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 442 'and' 'and_ln781_7' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%xor_ln785_15 = xor i1 %deleted_zeros_6, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 443 'xor' 'xor_ln785_15' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%or_ln785_9 = or i1 %p_Result_32, %xor_ln785_15" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 444 'or' 'or_ln785_9' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%overflow_11 = and i1 %or_ln785_9, %xor_ln785_16" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 445 'and' 'overflow_11' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%or_ln786_10 = or i1 %and_ln781_7, %and_ln786_18" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 446 'or' 'or_ln786_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%xor_ln786_10 = xor i1 %or_ln786_10, true" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 447 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 448 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_10 = and i1 %p_Result_30, %xor_ln786_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 448 'and' 'underflow_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 449 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_26 = or i1 %underflow_10, %overflow_11" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 449 'or' 'or_ln340_26' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_27 = or i1 %and_ln786_18, %xor_ln785_16" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 450 'or' 'or_ln340_27' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%or_ln340_28 = or i1 %or_ln340_27, %and_ln781_7" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 451 'or' 'or_ln340_28' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 452 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_26, i18 131071, i18 %p_Val2_43" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 452 'select' 'select_ln340_11' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node zsquare_V)   --->   "%select_ln388_10 = select i1 %underflow_10, i18 -131072, i18 %p_Val2_43" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 453 'select' 'select_ln388_10' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 454 [1/1] (0.97ns) (out node of the LUT)   --->   "%zsquare_V = select i1 %or_ln340_28, i18 %select_ln340_11, i18 %select_ln388_10" [src/cpp/video_mandelbrot_generator.cpp:64]   --->   Operation 454 'select' 'zsquare_V' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 455 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_14_i)" [src/cpp/video_mandelbrot_generator.cpp:66]   --->   Operation 455 'specregionend' 'empty_23' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "br label %1" [src/cpp/video_mandelbrot_generator.cpp:56]   --->   Operation 456 'br' <Predicate = (!icmp_ln56 & !icmp_ln1497)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 3.63>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_41 = zext i4 %iter_0_i_i to i8" [src/cpp/video_mandelbrot_generator.cpp:70]   --->   Operation 457 'zext' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 458 'specregionbegin' 'tmp_15_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 459 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_40 = zext i4 %p_Val2_s to i8" [src/cpp/video_mandelbrot_generator.cpp:68]   --->   Operation 460 'zext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_0_V, i8 %tmp_40)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 461 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 462 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_1_V, i8 %tmp_41)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 462 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 463 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_2_V, i8 %tmp_41)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 463 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_15_i)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->src/cpp/video_mandelbrot_generator.cpp:73]   --->   Operation 464 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_2_i)" [src/cpp/video_mandelbrot_generator.cpp:74]   --->   Operation 465 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "br label %0" [src/cpp/video_mandelbrot_generator.cpp:28]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ im_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zoom_factor_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
zoom_factor_V_read (read             ) [ 000000000000]
re_V_read          (read             ) [ 000000000000]
v_assign_read      (read             ) [ 000000000000]
im_V_read          (read             ) [ 001111111111]
trunc_ln746        (trunc            ) [ 000000000000]
shl_ln             (bitconcatenate   ) [ 000000000000]
p_Result_8         (bitselect        ) [ 000000000000]
shl_ln1            (bitconcatenate   ) [ 000000000000]
sext_ln1118        (sext             ) [ 000000000000]
shl_ln1118_1       (bitconcatenate   ) [ 000000000000]
sext_ln1118_1      (sext             ) [ 000000000000]
r_V_11             (sub              ) [ 001111111111]
p_Result_2         (bitselect        ) [ 001111111111]
p_Val2_3           (partselect       ) [ 001111111111]
p_Result_3         (bitselect        ) [ 001111111111]
tmp_3              (bitselect        ) [ 000000000000]
xor_ln779          (xor              ) [ 001111111111]
xor_ln785          (xor              ) [ 001111111111]
rhs_V              (bitconcatenate   ) [ 000000000000]
sext_ln728         (sext             ) [ 001111111111]
shl_ln1118_2       (bitconcatenate   ) [ 000000000000]
sext_ln1118_2      (sext             ) [ 000000000000]
r_V_14             (sub              ) [ 001111111111]
p_Result_12        (bitselect        ) [ 001111111111]
p_Result_13        (bitselect        ) [ 001111111111]
tmp_10             (bitselect        ) [ 000000000000]
xor_ln779_1        (xor              ) [ 001111111111]
xor_ln785_1        (xor              ) [ 001111111111]
sext_ln703         (sext             ) [ 001111111111]
p_Val2_9           (select           ) [ 000000000000]
zext_ln340         (zext             ) [ 000000000000]
r_V_13             (mul              ) [ 000000000000]
trunc_ln703        (trunc            ) [ 000000000000]
ret_V_11           (xor              ) [ 001111111111]
tmp_11             (bitselect        ) [ 001111111111]
p_Result_9         (xor              ) [ 001111111111]
trunc_ln2          (partselect       ) [ 000000000000]
sext_ln713         (sext             ) [ 001111111111]
p_Result_10        (bitselect        ) [ 001111111111]
tmp_13             (bitselect        ) [ 001111111111]
tmp_16             (bitselect        ) [ 001111111111]
br_ln0             (br               ) [ 011111111111]
p_Val2_s           (phi              ) [ 001111111111]
icmp_ln28          (icmp             ) [ 001111111111]
empty              (speclooptripcount) [ 000000000000]
col                (add              ) [ 011111111111]
br_ln28            (br               ) [ 000000000000]
trunc_ln746_1      (trunc            ) [ 000000000000]
trunc_ln3          (bitconcatenate   ) [ 000000000000]
p_Result_s         (bitselect        ) [ 000000000000]
select_ln340_12    (select           ) [ 000000000000]
tmp_8              (partselect       ) [ 000000000000]
trunc_ln708_2      (bitconcatenate   ) [ 000000000000]
sext_ln718         (sext             ) [ 000000000000]
trunc_ln414        (trunc            ) [ 000000000000]
tmp_4_i            (bitconcatenate   ) [ 000000000000]
icmp_ln414_8       (icmp             ) [ 000000000000]
zext_ln415         (zext             ) [ 000000000000]
p_Val2_1           (add              ) [ 000000000000]
sext_ln415         (sext             ) [ 000000000000]
tmp_18             (bitselect        ) [ 000000000000]
carry              (xor              ) [ 000000000000]
p_Result_1         (bitselect        ) [ 000000000000]
or_ln786_3         (or               ) [ 000000000000]
real_top_V         (select           ) [ 000100000000]
trunc_ln718        (trunc            ) [ 000000000000]
icmp_ln414         (icmp             ) [ 000000000000]
and_ln414          (and              ) [ 000000000000]
zext_ln415_1       (zext             ) [ 000000000000]
p_Val2_4           (add              ) [ 000100000000]
tmp_20             (bitselect        ) [ 000000000000]
xor_ln416_2        (xor              ) [ 000000000000]
carry_2            (and              ) [ 000000000000]
p_Result_4         (bitselect        ) [ 000000000000]
p_Result_84_i_i    (partselect       ) [ 000000000000]
Range2_all_ones    (icmp             ) [ 000000000000]
p_Result_85_i_i    (partselect       ) [ 000000000000]
Range1_all_ones    (icmp             ) [ 000000000000]
Range1_all_zeros   (icmp             ) [ 000000000000]
deleted_zeros      (select           ) [ 000000000000]
and_ln779          (and              ) [ 000000000000]
deleted_ones       (select           ) [ 000000000000]
and_ln781          (and              ) [ 000100000000]
xor_ln785_2        (xor              ) [ 000000000000]
or_ln785           (or               ) [ 000000000000]
overflow_1         (and              ) [ 000000000000]
and_ln786          (and              ) [ 000100000000]
or_ln786           (or               ) [ 000000000000]
xor_ln786          (xor              ) [ 000000000000]
underflow          (and              ) [ 000100000000]
or_ln340           (or               ) [ 000100000000]
trunc_ln718_1      (trunc            ) [ 000000000000]
tmp_10_i           (bitconcatenate   ) [ 000000000000]
icmp_ln414_2       (icmp             ) [ 000000000000]
and_ln700_1        (and              ) [ 000000000000]
zext_ln402         (zext             ) [ 000000000000]
p_Val2_12          (add              ) [ 000100000000]
tmp                (bitselect        ) [ 000000000000]
xor_ln416_4        (xor              ) [ 000000000000]
carry_6            (and              ) [ 000100000000]
p_Result_11        (bitselect        ) [ 000100000000]
Range2_all_ones_8  (bitselect        ) [ 000100000000]
xor_ln416_5        (xor              ) [ 000000000000]
or_ln416_1         (or               ) [ 000000000000]
or_ln416           (or               ) [ 000000000000]
and_ln781_2        (and              ) [ 000100000000]
and_ln786_4        (and              ) [ 000000000000]
and_ln786_5        (and              ) [ 000100000000]
or_ln786_5         (or               ) [ 000000000000]
xor_ln786_2        (xor              ) [ 000000000000]
underflow_2        (and              ) [ 000100000000]
trunc_ln718_2      (trunc            ) [ 000000000000]
icmp_ln414_3       (icmp             ) [ 000000000000]
and_ln414_1        (and              ) [ 000000000000]
tmp_11_i           (partselect       ) [ 000000000000]
p_Val2_14          (bitconcatenate   ) [ 000000000000]
tmp_29             (bitselect        ) [ 000000000000]
xor_ln416          (xor              ) [ 000000000000]
carry_8            (and              ) [ 000000000000]
p_Result_14        (bitselect        ) [ 000000000000]
Range2_all_ones_3  (bitselect        ) [ 000000000000]
tmp_9              (partselect       ) [ 000000000000]
Range1_all_ones_3  (icmp             ) [ 000000000000]
Range1_all_zeros_2 (icmp             ) [ 000000000000]
deleted_zeros_2    (select           ) [ 000000000000]
and_ln779_2        (and              ) [ 000000000000]
deleted_ones_2     (select           ) [ 000000000000]
and_ln781_3        (and              ) [ 000000000000]
xor_ln785_6        (xor              ) [ 000000000000]
or_ln785_3         (or               ) [ 000000000000]
overflow_5         (and              ) [ 000000000000]
and_ln786_7        (and              ) [ 000000000000]
or_ln786_6         (or               ) [ 000000000000]
xor_ln786_3        (xor              ) [ 000000000000]
underflow_3        (and              ) [ 000000000000]
or_ln340_9         (or               ) [ 000000000000]
or_ln340_11        (or               ) [ 000000000000]
or_ln340_10        (or               ) [ 000000000000]
select_ln340_4     (select           ) [ 000000000000]
select_ln388_3     (select           ) [ 000000000000]
imag_btm_V         (select           ) [ 000100000000]
ret_ln0            (ret              ) [ 000000000000]
or_ln340_2         (or               ) [ 000000000000]
or_ln340_1         (or               ) [ 000000000000]
select_ln340       (select           ) [ 000000000000]
select_ln388       (select           ) [ 000000000000]
real_btm_V         (select           ) [ 000000000000]
sext_ln1118_3      (sext             ) [ 000000000000]
sext_ln1116        (sext             ) [ 000000000000]
r_V_12             (mul              ) [ 000010000000]
trunc_ln414_1      (trunc            ) [ 000010000000]
sext_ln415_1       (sext             ) [ 000000000000]
xor_ln785_5        (xor              ) [ 000000000000]
or_ln785_2         (or               ) [ 000000000000]
overflow_4         (and              ) [ 000000000000]
or_ln340_6         (or               ) [ 000000000000]
or_ln340_8         (or               ) [ 000000000000]
or_ln340_7         (or               ) [ 000000000000]
select_ln340_3     (select           ) [ 000000000000]
select_ln388_2     (select           ) [ 000000000000]
imag_top_V         (select           ) [ 000000000000]
sext_ln1118_4      (sext             ) [ 000000000000]
sext_ln1116_1      (sext             ) [ 000000000000]
r_V_15             (mul              ) [ 000010000000]
p_Result_15        (bitselect        ) [ 000010000000]
trunc_ln414_2      (trunc            ) [ 000010000000]
p_Result_106_i_i   (partselect       ) [ 000010000000]
p_Result_107_i_i   (partselect       ) [ 000010000000]
ret_V_10           (add              ) [ 000000000000]
p_Result_5         (bitselect        ) [ 000001000000]
p_Val2_7           (partselect       ) [ 000000000000]
p_Result_6         (bitselect        ) [ 000000000000]
icmp_ln414_1       (icmp             ) [ 000000000000]
and_ln700          (and              ) [ 000000000000]
zext_ln415_2       (zext             ) [ 000000000000]
p_Val2_8           (add              ) [ 000001000000]
tmp_24             (bitselect        ) [ 000000000000]
xor_ln416_3        (xor              ) [ 000000000000]
carry_4            (and              ) [ 000001000000]
p_Result_7         (bitselect        ) [ 000001000000]
tmp_5              (partselect       ) [ 000000000000]
Range2_all_ones_1  (icmp             ) [ 000000000000]
tmp_6              (partselect       ) [ 000000000000]
Range1_all_ones_1  (icmp             ) [ 000001000000]
Range1_all_zeros_1 (icmp             ) [ 000001000000]
tmp_26             (bitselect        ) [ 000000000000]
xor_ln779_2        (xor              ) [ 000000000000]
and_ln779_1        (and              ) [ 000000000000]
deleted_ones_1     (select           ) [ 000000000000]
and_ln786_2        (and              ) [ 000001000000]
p_Val2_16          (partselect       ) [ 000000000000]
p_Result_16        (bitselect        ) [ 000000000000]
icmp_ln414_4       (icmp             ) [ 000000000000]
and_ln700_2        (and              ) [ 000000000000]
zext_ln415_3       (zext             ) [ 000000000000]
p_Val2_17          (add              ) [ 000001000000]
tmp_34             (bitselect        ) [ 000000000000]
xor_ln416_6        (xor              ) [ 000000000000]
carry_10           (and              ) [ 000000000000]
p_Result_17        (bitselect        ) [ 000000000000]
Range2_all_ones_4  (icmp             ) [ 000000000000]
Range1_all_ones_4  (icmp             ) [ 000000000000]
Range1_all_zeros_3 (icmp             ) [ 000000000000]
deleted_zeros_3    (select           ) [ 000000000000]
tmp_36             (bitselect        ) [ 000000000000]
xor_ln779_3        (xor              ) [ 000000000000]
and_ln779_3        (and              ) [ 000000000000]
deleted_ones_3     (select           ) [ 000000000000]
and_ln781_4        (and              ) [ 000001000000]
xor_ln785_7        (xor              ) [ 000000000000]
or_ln785_4         (or               ) [ 000000000000]
xor_ln785_8        (xor              ) [ 000001000000]
overflow_6         (and              ) [ 000000000000]
and_ln786_9        (and              ) [ 000001000000]
or_ln786_7         (or               ) [ 000000000000]
xor_ln786_4        (xor              ) [ 000000000000]
underflow_4        (and              ) [ 000001000000]
or_ln340_12        (or               ) [ 000001000000]
specloopname_ln29  (specloopname     ) [ 000000000000]
tmp_2_i            (specregionbegin  ) [ 000000111111]
deleted_zeros_1    (select           ) [ 000000000000]
and_ln781_1        (and              ) [ 000000000000]
xor_ln785_3        (xor              ) [ 000000000000]
or_ln785_1         (or               ) [ 000000000000]
xor_ln785_4        (xor              ) [ 000000000000]
overflow_2         (and              ) [ 000000000000]
or_ln786_4         (or               ) [ 000000000000]
xor_ln786_1        (xor              ) [ 000000000000]
underflow_1        (and              ) [ 000000000000]
or_ln340_3         (or               ) [ 000000000000]
or_ln340_5         (or               ) [ 000000000000]
or_ln340_4         (or               ) [ 000000000000]
select_ln340_1     (select           ) [ 000000000000]
select_ln388_1     (select           ) [ 000000000000]
x0_V               (select           ) [ 000000111110]
or_ln340_14        (or               ) [ 000000000000]
or_ln340_13        (or               ) [ 000000000000]
select_ln340_5     (select           ) [ 000000000000]
select_ln388_4     (select           ) [ 000000000000]
p_Val2_18          (select           ) [ 000000000000]
lhs_V              (sext             ) [ 000000000000]
ret_V_12           (add              ) [ 000000000000]
p_Result_18        (bitselect        ) [ 000000000000]
p_Val2_20          (add              ) [ 000000000000]
p_Result_19        (bitselect        ) [ 000000000000]
xor_ln786_5        (xor              ) [ 000000000000]
underflow_5        (and              ) [ 000000000000]
xor_ln340          (xor              ) [ 000000000000]
xor_ln340_1        (xor              ) [ 000000000000]
or_ln340_15        (or               ) [ 000000000000]
select_ln340_6     (select           ) [ 000000000000]
select_ln388_5     (select           ) [ 000000000000]
y0_V               (select           ) [ 000000111110]
sext_ln56          (sext             ) [ 000000111110]
rhs_V_2            (sext             ) [ 000000111110]
br_ln56            (br               ) [ 001111111111]
p_Val2_21          (phi              ) [ 000000100000]
p_Val2_22          (phi              ) [ 000000110000]
p_Val2_27          (phi              ) [ 000000100000]
iter_0_i_i         (phi              ) [ 000000100001]
icmp_ln56          (icmp             ) [ 001111111111]
empty_22           (speclooptripcount) [ 000000000000]
iter               (add              ) [ 001111111111]
br_ln56            (br               ) [ 000000000000]
lhs_V_4            (sext             ) [ 000000000000]
rhs_V_1            (sext             ) [ 000000000000]
ret_V              (add              ) [ 000000000000]
tmp_39             (partselect       ) [ 000000000000]
icmp_ln1497        (icmp             ) [ 001111111111]
br_ln56            (br               ) [ 000000000000]
ret_V_13           (sub              ) [ 000000000000]
trunc_ln1192       (trunc            ) [ 000000000000]
lhs_V_2            (sext             ) [ 000000000000]
ret_V_14           (add              ) [ 000000000000]
p_Result_20        (bitselect        ) [ 000000010000]
p_Val2_26          (add              ) [ 000000010000]
p_Result_21        (bitselect        ) [ 000000010000]
p_Result_112_i_i   (partselect       ) [ 000000010000]
sext_ln703_6       (sext             ) [ 000000000000]
ret_V_15           (sub              ) [ 000000010000]
icmp_ln785         (icmp             ) [ 000000000000]
or_ln785_5         (or               ) [ 000000000000]
xor_ln785_9        (xor              ) [ 000000000000]
overflow_7         (and              ) [ 000000000000]
xor_ln786_6        (xor              ) [ 000000000000]
icmp_ln786         (icmp             ) [ 000000000000]
or_ln786_1         (or               ) [ 000000000000]
underflow_6        (and              ) [ 000000000000]
or_ln340_16        (or               ) [ 000000000000]
xor_ln340_2        (xor              ) [ 000000000000]
or_ln340_17        (or               ) [ 000000000000]
select_ln340_7     (select           ) [ 000000000000]
select_ln388_6     (select           ) [ 000000000000]
x_V                (select           ) [ 000000001000]
lhs_V_3            (sext             ) [ 000000000000]
sext_ln703_8       (sext             ) [ 000000000000]
ret_V_16           (sub              ) [ 000000000000]
trunc_ln1192_1     (trunc            ) [ 000000000000]
ret_V_17           (add              ) [ 000000000000]
p_Result_22        (bitselect        ) [ 000000000000]
p_Val2_32          (add              ) [ 000000000000]
p_Result_23        (bitselect        ) [ 000000000000]
tmp_s              (partselect       ) [ 000000000000]
icmp_ln785_1       (icmp             ) [ 000000000000]
or_ln785_6         (or               ) [ 000000000000]
xor_ln785_10       (xor              ) [ 000000000000]
overflow_8         (and              ) [ 000000000000]
xor_ln786_7        (xor              ) [ 000000000000]
icmp_ln786_1       (icmp             ) [ 000000000000]
or_ln786_2         (or               ) [ 000000000000]
underflow_7        (and              ) [ 000000000000]
or_ln340_18        (or               ) [ 000000000000]
xor_ln340_3        (xor              ) [ 000000000000]
or_ln340_19        (or               ) [ 000000000000]
select_ln340_8     (select           ) [ 000000000000]
select_ln388_7     (select           ) [ 000000000000]
y_V                (select           ) [ 000000001000]
r_V                (sext             ) [ 000000000000]
r_V_16             (mul              ) [ 000000000100]
p_Result_24        (bitselect        ) [ 000000000100]
trunc_ln414_3      (trunc            ) [ 000000000100]
p_Result_119_i_i   (partselect       ) [ 000000000000]
Range2_all_ones_5  (icmp             ) [ 000000000100]
p_Result_120_i_i   (partselect       ) [ 000000000100]
r_V_7              (sext             ) [ 000000000000]
r_V_17             (mul              ) [ 000000000100]
p_Result_27        (bitselect        ) [ 000000000100]
trunc_ln414_4      (trunc            ) [ 000000000100]
p_Result_124_i_i   (partselect       ) [ 000000000000]
Range2_all_ones_6  (icmp             ) [ 000000000100]
p_Result_125_i_i   (partselect       ) [ 000000000100]
sext_ln703_9       (sext             ) [ 000000000000]
sext_ln703_10      (sext             ) [ 000000000000]
ret_V_9            (add              ) [ 000000000000]
r_V_9              (sext             ) [ 000000000000]
r_V_18             (mul              ) [ 000000000100]
p_Result_30        (bitselect        ) [ 000000100110]
trunc_ln414_5      (trunc            ) [ 000000000100]
p_Result_129_i_i   (partselect       ) [ 000000000100]
p_Result_130_i_i   (partselect       ) [ 000000000100]
p_Val2_34          (partselect       ) [ 000000000000]
p_Result_25        (bitselect        ) [ 000000000000]
icmp_ln414_5       (icmp             ) [ 000000000000]
and_ln700_3        (and              ) [ 000000000000]
zext_ln415_4       (zext             ) [ 000000000000]
p_Val2_35          (add              ) [ 000000100010]
tmp_48             (bitselect        ) [ 000000000000]
xor_ln416_7        (xor              ) [ 000000000000]
carry_12           (and              ) [ 000000000000]
p_Result_26        (bitselect        ) [ 000000000000]
Range1_all_ones_6  (icmp             ) [ 000000000000]
Range1_all_zeros_4 (icmp             ) [ 000000000000]
deleted_zeros_4    (select           ) [ 000000000000]
tmp_50             (bitselect        ) [ 000000000000]
xor_ln779_4        (xor              ) [ 000000000000]
and_ln779_4        (and              ) [ 000000000000]
deleted_ones_5     (select           ) [ 000000000000]
and_ln781_5        (and              ) [ 000000100010]
xor_ln785_11       (xor              ) [ 000000000000]
or_ln785_7         (or               ) [ 000000000000]
xor_ln785_12       (xor              ) [ 000000100010]
overflow_9         (and              ) [ 000000000000]
and_ln786_14       (and              ) [ 000000100010]
or_ln786_8         (or               ) [ 000000000000]
xor_ln786_8        (xor              ) [ 000000000000]
underflow_8        (and              ) [ 000000100010]
or_ln340_20        (or               ) [ 000000100010]
p_Val2_37          (partselect       ) [ 000000000000]
p_Result_28        (bitselect        ) [ 000000000000]
icmp_ln414_6       (icmp             ) [ 000000000000]
and_ln700_4        (and              ) [ 000000000000]
zext_ln415_5       (zext             ) [ 000000000000]
p_Val2_38          (add              ) [ 000000100010]
tmp_53             (bitselect        ) [ 000000000000]
xor_ln416_8        (xor              ) [ 000000000000]
carry_14           (and              ) [ 000000000000]
p_Result_29        (bitselect        ) [ 000000000000]
Range1_all_ones_7  (icmp             ) [ 000000000000]
Range1_all_zeros_5 (icmp             ) [ 000000000000]
deleted_zeros_5    (select           ) [ 000000000000]
tmp_55             (bitselect        ) [ 000000000000]
xor_ln779_5        (xor              ) [ 000000000000]
and_ln779_5        (and              ) [ 000000000000]
deleted_ones_6     (select           ) [ 000000000000]
and_ln781_6        (and              ) [ 000000100010]
xor_ln785_13       (xor              ) [ 000000000000]
or_ln785_8         (or               ) [ 000000000000]
xor_ln785_14       (xor              ) [ 000000100010]
overflow_10        (and              ) [ 000000000000]
and_ln786_16       (and              ) [ 000000100010]
or_ln786_9         (or               ) [ 000000000000]
xor_ln786_9        (xor              ) [ 000000000000]
underflow_9        (and              ) [ 000000100010]
or_ln340_23        (or               ) [ 000000100010]
p_Val2_42          (partselect       ) [ 000000000000]
p_Result_31        (bitselect        ) [ 000000000000]
icmp_ln414_7       (icmp             ) [ 000000000000]
and_ln700_5        (and              ) [ 000000000000]
zext_ln415_6       (zext             ) [ 000000000000]
p_Val2_43          (add              ) [ 000000100010]
tmp_58             (bitselect        ) [ 000000000000]
xor_ln416_9        (xor              ) [ 000000000000]
carry_16           (and              ) [ 000000100010]
p_Result_32        (bitselect        ) [ 000000100010]
Range2_all_ones_7  (icmp             ) [ 000000000000]
Range1_all_ones_8  (icmp             ) [ 000000100010]
Range1_all_zeros_6 (icmp             ) [ 000000100010]
tmp_60             (bitselect        ) [ 000000000000]
xor_ln779_6        (xor              ) [ 000000000000]
and_ln779_6        (and              ) [ 000000000000]
deleted_ones_7     (select           ) [ 000000000000]
xor_ln785_16       (xor              ) [ 000000100010]
and_ln786_18       (and              ) [ 000000100010]
specloopname_ln56  (specloopname     ) [ 000000000000]
tmp_14_i           (specregionbegin  ) [ 000000000000]
specpipeline_ln57  (specpipeline     ) [ 000000000000]
or_ln340_21        (or               ) [ 000000000000]
or_ln340_22        (or               ) [ 000000000000]
select_ln340_9     (select           ) [ 000000000000]
select_ln388_8     (select           ) [ 000000000000]
rsquare_V          (select           ) [ 001111111111]
or_ln340_24        (or               ) [ 000000000000]
or_ln340_25        (or               ) [ 000000000000]
select_ln340_10    (select           ) [ 000000000000]
select_ln388_9     (select           ) [ 000000000000]
isquare_V          (select           ) [ 001111111111]
deleted_zeros_6    (select           ) [ 000000000000]
and_ln781_7        (and              ) [ 000000000000]
xor_ln785_15       (xor              ) [ 000000000000]
or_ln785_9         (or               ) [ 000000000000]
overflow_11        (and              ) [ 000000000000]
or_ln786_10        (or               ) [ 000000000000]
xor_ln786_10       (xor              ) [ 000000000000]
underflow_10       (and              ) [ 000000000000]
or_ln340_26        (or               ) [ 000000000000]
or_ln340_27        (or               ) [ 000000000000]
or_ln340_28        (or               ) [ 000000000000]
select_ln340_11    (select           ) [ 000000000000]
select_ln388_10    (select           ) [ 000000000000]
zsquare_V          (select           ) [ 001111111111]
empty_23           (specregionend    ) [ 000000000000]
br_ln56            (br               ) [ 001111111111]
tmp_41             (zext             ) [ 000000000000]
tmp_15_i           (specregionbegin  ) [ 000000000000]
specprotocol_ln700 (specprotocol     ) [ 000000000000]
tmp_40             (zext             ) [ 000000000000]
write_ln703        (write            ) [ 000000000000]
write_ln703        (write            ) [ 000000000000]
write_ln703        (write            ) [ 000000000000]
empty_20           (specregionend    ) [ 000000000000]
empty_21           (specregionend    ) [ 000000000000]
br_ln28            (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_0_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_0_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_0_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="im_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v_assign">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_assign"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="re_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zoom_factor_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zoom_factor_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i2.i15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i18.i17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i18.i15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i35.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i1.i14"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i3.i12"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i17.i1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i38.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="228" class="1004" name="zoom_factor_V_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="0"/>
<pin id="230" dir="0" index="1" bw="18" slack="0"/>
<pin id="231" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zoom_factor_V_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="re_V_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="18" slack="0"/>
<pin id="237" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_V_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="v_assign_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_assign_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="im_V_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="0" index="1" bw="18" slack="0"/>
<pin id="249" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="im_V_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln703_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln703_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="0"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_ln703_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/11 "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_Val2_s_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Val2_s_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="p_Val2_21_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="18" slack="1"/>
<pin id="287" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Val2_21_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="18" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_21/6 "/>
</bind>
</comp>

<comp id="296" class="1005" name="p_Val2_22_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="18" slack="1"/>
<pin id="298" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Val2_22_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="18" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_22/6 "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_Val2_27_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="18" slack="1"/>
<pin id="310" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_27 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Val2_27_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="18" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_27/6 "/>
</bind>
</comp>

<comp id="319" class="1005" name="iter_0_i_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="1"/>
<pin id="321" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="iter_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="iter_0_i_i_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_0_i_i/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="35" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/1 p_Result_14/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="30" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 Range2_all_ones_8/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln746_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="17" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Result_8_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="0" index="2" bw="3" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="shl_ln1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="35" slack="0"/>
<pin id="367" dir="0" index="1" bw="18" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln1118_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="35" slack="0"/>
<pin id="375" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="shl_ln1118_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="33" slack="0"/>
<pin id="379" dir="0" index="1" bw="18" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln1118_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="33" slack="0"/>
<pin id="387" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="r_V_11_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="35" slack="0"/>
<pin id="391" dir="0" index="1" bw="33" slack="0"/>
<pin id="392" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_11/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Result_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="36" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_Val2_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="18" slack="0"/>
<pin id="405" dir="0" index="1" bw="36" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="0" index="3" bw="7" slack="0"/>
<pin id="408" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="36" slack="0"/>
<pin id="416" dir="0" index="2" bw="7" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="36" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln779_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln785_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="rhs_V_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="33" slack="0"/>
<pin id="443" dir="0" index="1" bw="18" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln728_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="33" slack="0"/>
<pin id="451" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln1118_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="34" slack="0"/>
<pin id="455" dir="0" index="1" bw="18" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln1118_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="34" slack="0"/>
<pin id="463" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="r_V_14_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="34" slack="0"/>
<pin id="468" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_12_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="35" slack="0"/>
<pin id="475" dir="0" index="2" bw="7" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_10_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="35" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln779_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln785_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln703_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="18" slack="0"/>
<pin id="502" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Val2_9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="17" slack="0"/>
<pin id="507" dir="0" index="2" bw="17" slack="0"/>
<pin id="508" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln340_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="17" slack="0"/>
<pin id="514" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln703_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="31" slack="0"/>
<pin id="518" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="ret_V_11_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="30" slack="0"/>
<pin id="521" dir="0" index="1" bw="30" slack="0"/>
<pin id="522" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_11/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_11_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="31" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_Result_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="15" slack="0"/>
<pin id="541" dir="0" index="1" bw="30" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="0" index="3" bw="6" slack="0"/>
<pin id="544" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln713_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="15" slack="0"/>
<pin id="551" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln713/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_13_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="31" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_16_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="31" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln28_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="0" index="1" bw="4" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="col_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln746_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln746_1/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="17" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_Result_s_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="0"/>
<pin id="594" dir="0" index="2" bw="3" slack="0"/>
<pin id="595" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln340_12_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="17" slack="0"/>
<pin id="602" dir="0" index="2" bw="17" slack="0"/>
<pin id="603" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_12/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="14" slack="0"/>
<pin id="609" dir="0" index="1" bw="17" slack="0"/>
<pin id="610" dir="0" index="2" bw="3" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln708_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="15" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="0" index="2" bw="14" slack="0"/>
<pin id="621" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln718_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="15" slack="0"/>
<pin id="627" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln718/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln414_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="17" slack="0"/>
<pin id="631" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_4_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="15" slack="0"/>
<pin id="635" dir="0" index="1" bw="3" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln414_8_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="0"/>
<pin id="643" dir="0" index="1" bw="15" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_8/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln415_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_Val2_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="15" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sext_ln415_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_18_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="16" slack="0"/>
<pin id="664" dir="0" index="2" bw="5" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="carry_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Result_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="16" slack="0"/>
<pin id="678" dir="0" index="2" bw="5" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln786_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_3/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="real_top_V_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="18" slack="0"/>
<pin id="692" dir="0" index="2" bw="18" slack="0"/>
<pin id="693" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="real_top_V/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln718_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="36" slack="1"/>
<pin id="699" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln414_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="14" slack="0"/>
<pin id="702" dir="0" index="1" bw="14" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="and_ln414_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln415_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_Val2_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="18" slack="1"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_20_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="18" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="xor_ln416_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="carry_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_2/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_Result_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="18" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_Result_84_i_i_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="0"/>
<pin id="749" dir="0" index="1" bw="36" slack="1"/>
<pin id="750" dir="0" index="2" bw="7" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_84_i_i/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="Range2_all_ones_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="0"/>
<pin id="758" dir="0" index="1" bw="2" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_Result_85_i_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="0"/>
<pin id="764" dir="0" index="1" bw="36" slack="1"/>
<pin id="765" dir="0" index="2" bw="7" slack="0"/>
<pin id="766" dir="0" index="3" bw="7" slack="0"/>
<pin id="767" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_85_i_i/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="Range1_all_ones_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="0"/>
<pin id="773" dir="0" index="1" bw="3" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="Range1_all_zeros_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="0" index="1" bw="3" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="deleted_zeros_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="and_ln779_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="1"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="deleted_ones_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="and_ln781_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="xor_ln785_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="or_ln785_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="overflow_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="1"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="and_ln786_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="or_ln786_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/2 "/>
</bind>
</comp>

<comp id="839" class="1004" name="xor_ln786_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/2 "/>
</bind>
</comp>

<comp id="845" class="1004" name="underflow_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/2 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_ln340_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln718_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="30" slack="1"/>
<pin id="858" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/2 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_10_i_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="15" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="1"/>
<pin id="862" dir="0" index="2" bw="14" slack="0"/>
<pin id="863" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_i/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="icmp_ln414_2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="15" slack="0"/>
<pin id="868" dir="0" index="1" bw="15" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_2/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="and_ln700_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="1"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_1/2 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln402_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_Val2_12_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="15" slack="1"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="16" slack="0"/>
<pin id="889" dir="0" index="2" bw="5" slack="0"/>
<pin id="890" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="xor_ln416_4_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_4/2 "/>
</bind>
</comp>

<comp id="900" class="1004" name="carry_6_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_6/2 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_Result_11_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="0"/>
<pin id="908" dir="0" index="2" bw="5" slack="0"/>
<pin id="909" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="913" class="1004" name="xor_ln416_5_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_5/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="or_ln416_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_1/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="or_ln416_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/2 "/>
</bind>
</comp>

<comp id="929" class="1004" name="and_ln781_2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="1" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="and_ln786_4_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/2 "/>
</bind>
</comp>

<comp id="941" class="1004" name="and_ln786_5_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_5/2 "/>
</bind>
</comp>

<comp id="947" class="1004" name="or_ln786_5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_5/2 "/>
</bind>
</comp>

<comp id="953" class="1004" name="xor_ln786_2_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/2 "/>
</bind>
</comp>

<comp id="959" class="1004" name="underflow_2_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/2 "/>
</bind>
</comp>

<comp id="964" class="1004" name="trunc_ln718_2_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="35" slack="1"/>
<pin id="966" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/2 "/>
</bind>
</comp>

<comp id="967" class="1004" name="icmp_ln414_3_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="14" slack="0"/>
<pin id="969" dir="0" index="1" bw="14" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_3/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="and_ln414_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/2 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_11_i_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="17" slack="0"/>
<pin id="980" dir="0" index="1" bw="35" slack="1"/>
<pin id="981" dir="0" index="2" bw="6" slack="0"/>
<pin id="982" dir="0" index="3" bw="7" slack="0"/>
<pin id="983" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_i/2 "/>
</bind>
</comp>

<comp id="987" class="1004" name="p_Val2_14_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="18" slack="0"/>
<pin id="989" dir="0" index="1" bw="17" slack="0"/>
<pin id="990" dir="0" index="2" bw="1" slack="0"/>
<pin id="991" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_14/2 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_29_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="35" slack="1"/>
<pin id="998" dir="0" index="2" bw="7" slack="0"/>
<pin id="999" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="xor_ln416_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/2 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="carry_8_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_8/2 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="Range2_all_ones_3_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="35" slack="1"/>
<pin id="1016" dir="0" index="2" bw="7" slack="0"/>
<pin id="1017" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones_3/2 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_9_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="2" slack="0"/>
<pin id="1022" dir="0" index="1" bw="35" slack="1"/>
<pin id="1023" dir="0" index="2" bw="7" slack="0"/>
<pin id="1024" dir="0" index="3" bw="7" slack="0"/>
<pin id="1025" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="Range1_all_ones_3_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="2" slack="0"/>
<pin id="1031" dir="0" index="1" bw="2" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/2 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="Range1_all_zeros_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="2" slack="0"/>
<pin id="1037" dir="0" index="1" bw="2" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/2 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="deleted_zeros_2_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="0" index="2" bw="1" slack="0"/>
<pin id="1045" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/2 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="and_ln779_2_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="1"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_2/2 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="deleted_ones_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="0" index="2" bw="1" slack="0"/>
<pin id="1058" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_2/2 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="and_ln781_3_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_3/2 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="xor_ln785_6_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/2 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="or_ln785_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/2 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="overflow_5_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="1"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/2 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="and_ln786_7_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/2 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="or_ln786_6_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_6/2 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="xor_ln786_3_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/2 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="underflow_3_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/2 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="or_ln340_9_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/2 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="or_ln340_11_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="1"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/2 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="or_ln340_10_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_10/2 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="select_ln340_4_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="18" slack="0"/>
<pin id="1128" dir="0" index="2" bw="18" slack="0"/>
<pin id="1129" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/2 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="select_ln388_3_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="18" slack="0"/>
<pin id="1136" dir="0" index="2" bw="18" slack="0"/>
<pin id="1137" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/2 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="imag_btm_V_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="18" slack="0"/>
<pin id="1144" dir="0" index="2" bw="18" slack="0"/>
<pin id="1145" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imag_btm_V/2 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="or_ln340_2_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="0" index="1" bw="1" slack="2"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/3 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="or_ln340_1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="1" slack="1"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/3 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="select_ln340_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="0" index="1" bw="18" slack="0"/>
<pin id="1161" dir="0" index="2" bw="18" slack="1"/>
<pin id="1162" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/3 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="select_ln388_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="0" index="1" bw="18" slack="0"/>
<pin id="1167" dir="0" index="2" bw="18" slack="1"/>
<pin id="1168" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/3 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="real_btm_V_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="18" slack="0"/>
<pin id="1173" dir="0" index="2" bw="18" slack="0"/>
<pin id="1174" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="real_btm_V/3 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sext_ln1118_3_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="18" slack="0"/>
<pin id="1180" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/3 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sext_ln1116_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="18" slack="1"/>
<pin id="1184" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/3 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="trunc_ln414_1_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="36" slack="0"/>
<pin id="1187" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/3 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln415_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="16" slack="1"/>
<pin id="1190" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_1/3 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="xor_ln785_5_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="1"/>
<pin id="1193" dir="0" index="1" bw="1" slack="1"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/3 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="or_ln785_2_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="1"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/3 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="overflow_4_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="1" slack="2"/>
<pin id="1203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/3 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="or_ln340_6_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/3 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="or_ln340_8_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="1"/>
<pin id="1212" dir="0" index="1" bw="1" slack="2"/>
<pin id="1213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_8/3 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="or_ln340_7_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="1" slack="1"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_7/3 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="select_ln340_3_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="18" slack="0"/>
<pin id="1222" dir="0" index="2" bw="18" slack="0"/>
<pin id="1223" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/3 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="select_ln388_2_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="0" index="1" bw="18" slack="0"/>
<pin id="1230" dir="0" index="2" bw="18" slack="0"/>
<pin id="1231" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/3 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="imag_top_V_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="0"/>
<pin id="1236" dir="0" index="1" bw="18" slack="0"/>
<pin id="1237" dir="0" index="2" bw="18" slack="0"/>
<pin id="1238" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imag_top_V/3 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln1118_4_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="18" slack="1"/>
<pin id="1244" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sext_ln1116_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="18" slack="0"/>
<pin id="1247" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/3 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="p_Result_15_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="36" slack="0"/>
<pin id="1252" dir="0" index="2" bw="7" slack="0"/>
<pin id="1253" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="trunc_ln414_2_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="36" slack="0"/>
<pin id="1258" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_2/3 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="p_Result_106_i_i_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="2" slack="0"/>
<pin id="1261" dir="0" index="1" bw="36" slack="0"/>
<pin id="1262" dir="0" index="2" bw="7" slack="0"/>
<pin id="1263" dir="0" index="3" bw="7" slack="0"/>
<pin id="1264" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_106_i_i/3 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="p_Result_107_i_i_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="3" slack="0"/>
<pin id="1270" dir="0" index="1" bw="36" slack="0"/>
<pin id="1271" dir="0" index="2" bw="7" slack="0"/>
<pin id="1272" dir="0" index="3" bw="7" slack="0"/>
<pin id="1273" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_107_i_i/3 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="ret_V_10_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="36" slack="1"/>
<pin id="1279" dir="0" index="1" bw="33" slack="3"/>
<pin id="1280" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/4 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="p_Result_5_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="36" slack="0"/>
<pin id="1284" dir="0" index="2" bw="7" slack="0"/>
<pin id="1285" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/4 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="p_Val2_7_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="18" slack="0"/>
<pin id="1291" dir="0" index="1" bw="36" slack="0"/>
<pin id="1292" dir="0" index="2" bw="5" slack="0"/>
<pin id="1293" dir="0" index="3" bw="7" slack="0"/>
<pin id="1294" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="p_Result_6_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="0"/>
<pin id="1301" dir="0" index="1" bw="36" slack="0"/>
<pin id="1302" dir="0" index="2" bw="7" slack="0"/>
<pin id="1303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/4 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="icmp_ln414_1_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="15" slack="1"/>
<pin id="1309" dir="0" index="1" bw="15" slack="0"/>
<pin id="1310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_1/4 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="and_ln700_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="0"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700/4 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="zext_ln415_2_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/4 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="p_Val2_8_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="18" slack="0"/>
<pin id="1324" dir="0" index="1" bw="1" slack="0"/>
<pin id="1325" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/4 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="tmp_24_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="0"/>
<pin id="1330" dir="0" index="1" bw="18" slack="0"/>
<pin id="1331" dir="0" index="2" bw="6" slack="0"/>
<pin id="1332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="xor_ln416_3_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="0"/>
<pin id="1338" dir="0" index="1" bw="1" slack="0"/>
<pin id="1339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_3/4 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="carry_4_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="0"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_4/4 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="p_Result_7_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="18" slack="0"/>
<pin id="1351" dir="0" index="2" bw="6" slack="0"/>
<pin id="1352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/4 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="tmp_5_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="2" slack="0"/>
<pin id="1358" dir="0" index="1" bw="36" slack="0"/>
<pin id="1359" dir="0" index="2" bw="7" slack="0"/>
<pin id="1360" dir="0" index="3" bw="7" slack="0"/>
<pin id="1361" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="Range2_all_ones_1_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="2" slack="0"/>
<pin id="1368" dir="0" index="1" bw="2" slack="0"/>
<pin id="1369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/4 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp_6_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="3" slack="0"/>
<pin id="1374" dir="0" index="1" bw="36" slack="0"/>
<pin id="1375" dir="0" index="2" bw="7" slack="0"/>
<pin id="1376" dir="0" index="3" bw="7" slack="0"/>
<pin id="1377" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="Range1_all_ones_1_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="3" slack="0"/>
<pin id="1384" dir="0" index="1" bw="3" slack="0"/>
<pin id="1385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/4 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="Range1_all_zeros_1_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="3" slack="0"/>
<pin id="1390" dir="0" index="1" bw="3" slack="0"/>
<pin id="1391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/4 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="tmp_26_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="0"/>
<pin id="1396" dir="0" index="1" bw="36" slack="0"/>
<pin id="1397" dir="0" index="2" bw="7" slack="0"/>
<pin id="1398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="xor_ln779_2_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="0"/>
<pin id="1404" dir="0" index="1" bw="1" slack="0"/>
<pin id="1405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/4 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="and_ln779_1_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="0"/>
<pin id="1410" dir="0" index="1" bw="1" slack="0"/>
<pin id="1411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_1/4 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="deleted_ones_1_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="0"/>
<pin id="1416" dir="0" index="1" bw="1" slack="0"/>
<pin id="1417" dir="0" index="2" bw="1" slack="0"/>
<pin id="1418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_1/4 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="and_ln786_2_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="1" slack="0"/>
<pin id="1424" dir="0" index="1" bw="1" slack="0"/>
<pin id="1425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/4 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="p_Val2_16_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="18" slack="0"/>
<pin id="1430" dir="0" index="1" bw="36" slack="1"/>
<pin id="1431" dir="0" index="2" bw="5" slack="0"/>
<pin id="1432" dir="0" index="3" bw="7" slack="0"/>
<pin id="1433" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_16/4 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="p_Result_16_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="0"/>
<pin id="1439" dir="0" index="1" bw="36" slack="1"/>
<pin id="1440" dir="0" index="2" bw="7" slack="0"/>
<pin id="1441" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="icmp_ln414_4_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="15" slack="1"/>
<pin id="1446" dir="0" index="1" bw="15" slack="0"/>
<pin id="1447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_4/4 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="and_ln700_2_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="1"/>
<pin id="1451" dir="0" index="1" bw="1" slack="0"/>
<pin id="1452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_2/4 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="zext_ln415_3_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="0"/>
<pin id="1456" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/4 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="p_Val2_17_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="18" slack="0"/>
<pin id="1460" dir="0" index="1" bw="1" slack="0"/>
<pin id="1461" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/4 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="tmp_34_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="0"/>
<pin id="1466" dir="0" index="1" bw="18" slack="0"/>
<pin id="1467" dir="0" index="2" bw="6" slack="0"/>
<pin id="1468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="xor_ln416_6_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="0"/>
<pin id="1474" dir="0" index="1" bw="1" slack="0"/>
<pin id="1475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_6/4 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="carry_10_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="0"/>
<pin id="1480" dir="0" index="1" bw="1" slack="0"/>
<pin id="1481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_10/4 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="p_Result_17_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="0"/>
<pin id="1486" dir="0" index="1" bw="18" slack="0"/>
<pin id="1487" dir="0" index="2" bw="6" slack="0"/>
<pin id="1488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/4 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="Range2_all_ones_4_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="2" slack="1"/>
<pin id="1494" dir="0" index="1" bw="2" slack="0"/>
<pin id="1495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_4/4 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="Range1_all_ones_4_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="3" slack="1"/>
<pin id="1499" dir="0" index="1" bw="3" slack="0"/>
<pin id="1500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_4/4 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="Range1_all_zeros_3_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="3" slack="1"/>
<pin id="1504" dir="0" index="1" bw="3" slack="0"/>
<pin id="1505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_3/4 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="deleted_zeros_3_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="0"/>
<pin id="1509" dir="0" index="1" bw="1" slack="0"/>
<pin id="1510" dir="0" index="2" bw="1" slack="0"/>
<pin id="1511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_3/4 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="tmp_36_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="1" slack="0"/>
<pin id="1517" dir="0" index="1" bw="36" slack="1"/>
<pin id="1518" dir="0" index="2" bw="7" slack="0"/>
<pin id="1519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="xor_ln779_3_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="0" index="1" bw="1" slack="0"/>
<pin id="1525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/4 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="and_ln779_3_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="0"/>
<pin id="1530" dir="0" index="1" bw="1" slack="0"/>
<pin id="1531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_3/4 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="deleted_ones_3_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="0"/>
<pin id="1536" dir="0" index="1" bw="1" slack="0"/>
<pin id="1537" dir="0" index="2" bw="1" slack="0"/>
<pin id="1538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/4 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="and_ln781_4_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="0"/>
<pin id="1544" dir="0" index="1" bw="1" slack="0"/>
<pin id="1545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_4/4 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="xor_ln785_7_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="0"/>
<pin id="1550" dir="0" index="1" bw="1" slack="0"/>
<pin id="1551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/4 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="or_ln785_4_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="0"/>
<pin id="1556" dir="0" index="1" bw="1" slack="0"/>
<pin id="1557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_4/4 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="xor_ln785_8_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="1"/>
<pin id="1562" dir="0" index="1" bw="1" slack="0"/>
<pin id="1563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/4 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="overflow_6_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="0"/>
<pin id="1567" dir="0" index="1" bw="1" slack="0"/>
<pin id="1568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_6/4 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="and_ln786_9_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="0"/>
<pin id="1573" dir="0" index="1" bw="1" slack="0"/>
<pin id="1574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_9/4 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="or_ln786_7_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="0"/>
<pin id="1579" dir="0" index="1" bw="1" slack="0"/>
<pin id="1580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_7/4 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="xor_ln786_4_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="0"/>
<pin id="1585" dir="0" index="1" bw="1" slack="0"/>
<pin id="1586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/4 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="underflow_4_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="1"/>
<pin id="1591" dir="0" index="1" bw="1" slack="0"/>
<pin id="1592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/4 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="or_ln340_12_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="1" slack="0"/>
<pin id="1596" dir="0" index="1" bw="1" slack="0"/>
<pin id="1597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/4 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="deleted_zeros_1_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="1" slack="1"/>
<pin id="1602" dir="0" index="1" bw="1" slack="1"/>
<pin id="1603" dir="0" index="2" bw="1" slack="1"/>
<pin id="1604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/5 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="and_ln781_1_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="1"/>
<pin id="1607" dir="0" index="1" bw="1" slack="1"/>
<pin id="1608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/5 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="xor_ln785_3_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="1" slack="0"/>
<pin id="1611" dir="0" index="1" bw="1" slack="0"/>
<pin id="1612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/5 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="or_ln785_1_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="1"/>
<pin id="1617" dir="0" index="1" bw="1" slack="0"/>
<pin id="1618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/5 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="xor_ln785_4_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="1" slack="1"/>
<pin id="1622" dir="0" index="1" bw="1" slack="0"/>
<pin id="1623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_4/5 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="overflow_2_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="1" slack="0"/>
<pin id="1627" dir="0" index="1" bw="1" slack="0"/>
<pin id="1628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/5 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="or_ln786_4_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="0"/>
<pin id="1633" dir="0" index="1" bw="1" slack="1"/>
<pin id="1634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_4/5 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="xor_ln786_1_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="1" slack="0"/>
<pin id="1638" dir="0" index="1" bw="1" slack="0"/>
<pin id="1639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/5 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="underflow_1_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="1" slack="1"/>
<pin id="1644" dir="0" index="1" bw="1" slack="0"/>
<pin id="1645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/5 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="or_ln340_3_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="0"/>
<pin id="1649" dir="0" index="1" bw="1" slack="0"/>
<pin id="1650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/5 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="or_ln340_5_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="1"/>
<pin id="1655" dir="0" index="1" bw="1" slack="0"/>
<pin id="1656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/5 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="or_ln340_4_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="0"/>
<pin id="1660" dir="0" index="1" bw="1" slack="0"/>
<pin id="1661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/5 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="select_ln340_1_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="1" slack="0"/>
<pin id="1666" dir="0" index="1" bw="18" slack="0"/>
<pin id="1667" dir="0" index="2" bw="18" slack="1"/>
<pin id="1668" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/5 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="select_ln388_1_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="0"/>
<pin id="1673" dir="0" index="1" bw="18" slack="0"/>
<pin id="1674" dir="0" index="2" bw="18" slack="1"/>
<pin id="1675" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/5 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="x0_V_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="1" slack="0"/>
<pin id="1680" dir="0" index="1" bw="18" slack="0"/>
<pin id="1681" dir="0" index="2" bw="18" slack="0"/>
<pin id="1682" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_V/5 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="or_ln340_14_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="1" slack="1"/>
<pin id="1688" dir="0" index="1" bw="1" slack="1"/>
<pin id="1689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_14/5 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="or_ln340_13_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="0"/>
<pin id="1692" dir="0" index="1" bw="1" slack="1"/>
<pin id="1693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/5 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="select_ln340_5_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="1"/>
<pin id="1697" dir="0" index="1" bw="18" slack="0"/>
<pin id="1698" dir="0" index="2" bw="18" slack="1"/>
<pin id="1699" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_5/5 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="select_ln388_4_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="1" slack="1"/>
<pin id="1703" dir="0" index="1" bw="18" slack="0"/>
<pin id="1704" dir="0" index="2" bw="18" slack="1"/>
<pin id="1705" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/5 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="p_Val2_18_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="1" slack="0"/>
<pin id="1709" dir="0" index="1" bw="18" slack="0"/>
<pin id="1710" dir="0" index="2" bw="18" slack="0"/>
<pin id="1711" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/5 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="lhs_V_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="18" slack="0"/>
<pin id="1717" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="ret_V_12_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="18" slack="4"/>
<pin id="1721" dir="0" index="1" bw="18" slack="0"/>
<pin id="1722" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/5 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="p_Result_18_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="0"/>
<pin id="1726" dir="0" index="1" bw="19" slack="0"/>
<pin id="1727" dir="0" index="2" bw="6" slack="0"/>
<pin id="1728" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/5 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="p_Val2_20_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="18" slack="0"/>
<pin id="1734" dir="0" index="1" bw="18" slack="4"/>
<pin id="1735" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/5 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="p_Result_19_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="0"/>
<pin id="1739" dir="0" index="1" bw="18" slack="0"/>
<pin id="1740" dir="0" index="2" bw="6" slack="0"/>
<pin id="1741" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/5 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="xor_ln786_5_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="1" slack="0"/>
<pin id="1747" dir="0" index="1" bw="1" slack="0"/>
<pin id="1748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/5 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="underflow_5_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="0"/>
<pin id="1753" dir="0" index="1" bw="1" slack="0"/>
<pin id="1754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/5 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="xor_ln340_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="1" slack="0"/>
<pin id="1759" dir="0" index="1" bw="1" slack="0"/>
<pin id="1760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/5 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="xor_ln340_1_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="0"/>
<pin id="1765" dir="0" index="1" bw="1" slack="0"/>
<pin id="1766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/5 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="or_ln340_15_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="1" slack="0"/>
<pin id="1771" dir="0" index="1" bw="1" slack="0"/>
<pin id="1772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_15/5 "/>
</bind>
</comp>

<comp id="1775" class="1004" name="select_ln340_6_fu_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="1" slack="0"/>
<pin id="1777" dir="0" index="1" bw="18" slack="0"/>
<pin id="1778" dir="0" index="2" bw="18" slack="0"/>
<pin id="1779" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/5 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="select_ln388_5_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="0"/>
<pin id="1785" dir="0" index="1" bw="18" slack="0"/>
<pin id="1786" dir="0" index="2" bw="18" slack="0"/>
<pin id="1787" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/5 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="y0_V_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="0"/>
<pin id="1793" dir="0" index="1" bw="18" slack="0"/>
<pin id="1794" dir="0" index="2" bw="18" slack="0"/>
<pin id="1795" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y0_V/5 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="sext_ln56_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="18" slack="0"/>
<pin id="1801" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/5 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="rhs_V_2_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="18" slack="0"/>
<pin id="1805" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="icmp_ln56_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="4" slack="0"/>
<pin id="1809" dir="0" index="1" bw="4" slack="0"/>
<pin id="1810" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/6 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="iter_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="4" slack="0"/>
<pin id="1815" dir="0" index="1" bw="1" slack="0"/>
<pin id="1816" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/6 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="lhs_V_4_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="18" slack="0"/>
<pin id="1821" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="rhs_V_1_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="18" slack="0"/>
<pin id="1825" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/6 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="ret_V_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="18" slack="0"/>
<pin id="1829" dir="0" index="1" bw="18" slack="0"/>
<pin id="1830" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="tmp_39_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="2" slack="0"/>
<pin id="1835" dir="0" index="1" bw="19" slack="0"/>
<pin id="1836" dir="0" index="2" bw="6" slack="0"/>
<pin id="1837" dir="0" index="3" bw="6" slack="0"/>
<pin id="1838" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="icmp_ln1497_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="2" slack="0"/>
<pin id="1845" dir="0" index="1" bw="2" slack="0"/>
<pin id="1846" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/6 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="ret_V_13_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="18" slack="0"/>
<pin id="1851" dir="0" index="1" bw="18" slack="0"/>
<pin id="1852" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_13/6 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="trunc_ln1192_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="19" slack="0"/>
<pin id="1857" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/6 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="lhs_V_2_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="19" slack="0"/>
<pin id="1861" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/6 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="ret_V_14_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="19" slack="0"/>
<pin id="1865" dir="0" index="1" bw="18" slack="1"/>
<pin id="1866" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/6 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="p_Result_20_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="1" slack="0"/>
<pin id="1870" dir="0" index="1" bw="20" slack="0"/>
<pin id="1871" dir="0" index="2" bw="6" slack="0"/>
<pin id="1872" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/6 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="p_Val2_26_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="18" slack="1"/>
<pin id="1878" dir="0" index="1" bw="18" slack="0"/>
<pin id="1879" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_26/6 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="p_Result_21_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="0"/>
<pin id="1883" dir="0" index="1" bw="18" slack="0"/>
<pin id="1884" dir="0" index="2" bw="6" slack="0"/>
<pin id="1885" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/6 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="p_Result_112_i_i_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="2" slack="0"/>
<pin id="1891" dir="0" index="1" bw="20" slack="0"/>
<pin id="1892" dir="0" index="2" bw="6" slack="0"/>
<pin id="1893" dir="0" index="3" bw="6" slack="0"/>
<pin id="1894" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_112_i_i/6 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="sext_ln703_6_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="18" slack="0"/>
<pin id="1901" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/6 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="ret_V_15_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="18" slack="0"/>
<pin id="1905" dir="0" index="1" bw="18" slack="0"/>
<pin id="1906" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_15/6 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="icmp_ln785_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="2" slack="1"/>
<pin id="1911" dir="0" index="1" bw="2" slack="0"/>
<pin id="1912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/7 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="or_ln785_5_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="1" slack="1"/>
<pin id="1916" dir="0" index="1" bw="1" slack="0"/>
<pin id="1917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_5/7 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="xor_ln785_9_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="1"/>
<pin id="1921" dir="0" index="1" bw="1" slack="0"/>
<pin id="1922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_9/7 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="overflow_7_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="1" slack="0"/>
<pin id="1926" dir="0" index="1" bw="1" slack="0"/>
<pin id="1927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_7/7 "/>
</bind>
</comp>

<comp id="1930" class="1004" name="xor_ln786_6_fu_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="1" slack="1"/>
<pin id="1932" dir="0" index="1" bw="1" slack="0"/>
<pin id="1933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/7 "/>
</bind>
</comp>

<comp id="1935" class="1004" name="icmp_ln786_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="2" slack="1"/>
<pin id="1937" dir="0" index="1" bw="2" slack="0"/>
<pin id="1938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786/7 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="or_ln786_1_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="1" slack="0"/>
<pin id="1942" dir="0" index="1" bw="1" slack="0"/>
<pin id="1943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/7 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="underflow_6_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="1" slack="0"/>
<pin id="1948" dir="0" index="1" bw="1" slack="1"/>
<pin id="1949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/7 "/>
</bind>
</comp>

<comp id="1951" class="1004" name="or_ln340_16_fu_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="1" slack="0"/>
<pin id="1953" dir="0" index="1" bw="1" slack="0"/>
<pin id="1954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_16/7 "/>
</bind>
</comp>

<comp id="1957" class="1004" name="xor_ln340_2_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="1" slack="0"/>
<pin id="1959" dir="0" index="1" bw="1" slack="0"/>
<pin id="1960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/7 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="or_ln340_17_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="1" slack="0"/>
<pin id="1965" dir="0" index="1" bw="1" slack="0"/>
<pin id="1966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_17/7 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="select_ln340_7_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="1" slack="0"/>
<pin id="1971" dir="0" index="1" bw="18" slack="0"/>
<pin id="1972" dir="0" index="2" bw="18" slack="1"/>
<pin id="1973" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_7/7 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="select_ln388_6_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="0"/>
<pin id="1978" dir="0" index="1" bw="18" slack="0"/>
<pin id="1979" dir="0" index="2" bw="18" slack="1"/>
<pin id="1980" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_6/7 "/>
</bind>
</comp>

<comp id="1983" class="1004" name="x_V_fu_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="1" slack="0"/>
<pin id="1985" dir="0" index="1" bw="18" slack="0"/>
<pin id="1986" dir="0" index="2" bw="18" slack="0"/>
<pin id="1987" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/7 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="lhs_V_3_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="19" slack="1"/>
<pin id="1993" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/7 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="sext_ln703_8_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="18" slack="1"/>
<pin id="1996" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/7 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="ret_V_16_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="19" slack="0"/>
<pin id="2000" dir="0" index="1" bw="18" slack="0"/>
<pin id="2001" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_16/7 "/>
</bind>
</comp>

<comp id="2004" class="1004" name="trunc_ln1192_1_fu_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="20" slack="0"/>
<pin id="2006" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192_1/7 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="ret_V_17_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="20" slack="0"/>
<pin id="2010" dir="0" index="1" bw="18" slack="2"/>
<pin id="2011" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/7 "/>
</bind>
</comp>

<comp id="2013" class="1004" name="p_Result_22_fu_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="1" slack="0"/>
<pin id="2015" dir="0" index="1" bw="20" slack="0"/>
<pin id="2016" dir="0" index="2" bw="6" slack="0"/>
<pin id="2017" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/7 "/>
</bind>
</comp>

<comp id="2021" class="1004" name="p_Val2_32_fu_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="18" slack="0"/>
<pin id="2023" dir="0" index="1" bw="18" slack="2"/>
<pin id="2024" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_32/7 "/>
</bind>
</comp>

<comp id="2026" class="1004" name="p_Result_23_fu_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="1" slack="0"/>
<pin id="2028" dir="0" index="1" bw="18" slack="0"/>
<pin id="2029" dir="0" index="2" bw="6" slack="0"/>
<pin id="2030" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/7 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="tmp_s_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="2" slack="0"/>
<pin id="2036" dir="0" index="1" bw="20" slack="0"/>
<pin id="2037" dir="0" index="2" bw="6" slack="0"/>
<pin id="2038" dir="0" index="3" bw="6" slack="0"/>
<pin id="2039" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="icmp_ln785_1_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="2" slack="0"/>
<pin id="2046" dir="0" index="1" bw="2" slack="0"/>
<pin id="2047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785_1/7 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="or_ln785_6_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="0"/>
<pin id="2052" dir="0" index="1" bw="1" slack="0"/>
<pin id="2053" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_6/7 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="xor_ln785_10_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="1" slack="0"/>
<pin id="2058" dir="0" index="1" bw="1" slack="0"/>
<pin id="2059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_10/7 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="overflow_8_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="0"/>
<pin id="2064" dir="0" index="1" bw="1" slack="0"/>
<pin id="2065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_8/7 "/>
</bind>
</comp>

<comp id="2068" class="1004" name="xor_ln786_7_fu_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="1" slack="0"/>
<pin id="2070" dir="0" index="1" bw="1" slack="0"/>
<pin id="2071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_7/7 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="icmp_ln786_1_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="2" slack="0"/>
<pin id="2076" dir="0" index="1" bw="2" slack="0"/>
<pin id="2077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786_1/7 "/>
</bind>
</comp>

<comp id="2080" class="1004" name="or_ln786_2_fu_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="1" slack="0"/>
<pin id="2082" dir="0" index="1" bw="1" slack="0"/>
<pin id="2083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/7 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="underflow_7_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="1" slack="0"/>
<pin id="2088" dir="0" index="1" bw="1" slack="0"/>
<pin id="2089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_7/7 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="or_ln340_18_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="1" slack="0"/>
<pin id="2094" dir="0" index="1" bw="1" slack="0"/>
<pin id="2095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_18/7 "/>
</bind>
</comp>

<comp id="2098" class="1004" name="xor_ln340_3_fu_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="1" slack="0"/>
<pin id="2100" dir="0" index="1" bw="1" slack="0"/>
<pin id="2101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/7 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="or_ln340_19_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="1" slack="0"/>
<pin id="2106" dir="0" index="1" bw="1" slack="0"/>
<pin id="2107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_19/7 "/>
</bind>
</comp>

<comp id="2110" class="1004" name="select_ln340_8_fu_2110">
<pin_list>
<pin id="2111" dir="0" index="0" bw="1" slack="0"/>
<pin id="2112" dir="0" index="1" bw="18" slack="0"/>
<pin id="2113" dir="0" index="2" bw="18" slack="0"/>
<pin id="2114" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/7 "/>
</bind>
</comp>

<comp id="2118" class="1004" name="select_ln388_7_fu_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="1" slack="0"/>
<pin id="2120" dir="0" index="1" bw="18" slack="0"/>
<pin id="2121" dir="0" index="2" bw="18" slack="0"/>
<pin id="2122" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_7/7 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="y_V_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="1" slack="0"/>
<pin id="2128" dir="0" index="1" bw="18" slack="0"/>
<pin id="2129" dir="0" index="2" bw="18" slack="0"/>
<pin id="2130" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/7 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="r_V_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="18" slack="1"/>
<pin id="2136" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="2137" class="1004" name="p_Result_24_fu_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="1" slack="0"/>
<pin id="2139" dir="0" index="1" bw="36" slack="0"/>
<pin id="2140" dir="0" index="2" bw="7" slack="0"/>
<pin id="2141" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/8 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="trunc_ln414_3_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="36" slack="0"/>
<pin id="2146" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_3/8 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="p_Result_119_i_i_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="2" slack="0"/>
<pin id="2149" dir="0" index="1" bw="36" slack="0"/>
<pin id="2150" dir="0" index="2" bw="7" slack="0"/>
<pin id="2151" dir="0" index="3" bw="7" slack="0"/>
<pin id="2152" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_119_i_i/8 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="Range2_all_ones_5_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="2" slack="0"/>
<pin id="2158" dir="0" index="1" bw="2" slack="0"/>
<pin id="2159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_5/8 "/>
</bind>
</comp>

<comp id="2162" class="1004" name="p_Result_120_i_i_fu_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="3" slack="0"/>
<pin id="2164" dir="0" index="1" bw="36" slack="0"/>
<pin id="2165" dir="0" index="2" bw="7" slack="0"/>
<pin id="2166" dir="0" index="3" bw="7" slack="0"/>
<pin id="2167" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_120_i_i/8 "/>
</bind>
</comp>

<comp id="2171" class="1004" name="r_V_7_fu_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="18" slack="1"/>
<pin id="2173" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/8 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="p_Result_27_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="1" slack="0"/>
<pin id="2176" dir="0" index="1" bw="36" slack="0"/>
<pin id="2177" dir="0" index="2" bw="7" slack="0"/>
<pin id="2178" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/8 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="trunc_ln414_4_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="36" slack="0"/>
<pin id="2183" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_4/8 "/>
</bind>
</comp>

<comp id="2184" class="1004" name="p_Result_124_i_i_fu_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="2" slack="0"/>
<pin id="2186" dir="0" index="1" bw="36" slack="0"/>
<pin id="2187" dir="0" index="2" bw="7" slack="0"/>
<pin id="2188" dir="0" index="3" bw="7" slack="0"/>
<pin id="2189" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_124_i_i/8 "/>
</bind>
</comp>

<comp id="2193" class="1004" name="Range2_all_ones_6_fu_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="2" slack="0"/>
<pin id="2195" dir="0" index="1" bw="2" slack="0"/>
<pin id="2196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_6/8 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="p_Result_125_i_i_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="3" slack="0"/>
<pin id="2201" dir="0" index="1" bw="36" slack="0"/>
<pin id="2202" dir="0" index="2" bw="7" slack="0"/>
<pin id="2203" dir="0" index="3" bw="7" slack="0"/>
<pin id="2204" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_125_i_i/8 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="sext_ln703_9_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="18" slack="1"/>
<pin id="2210" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/8 "/>
</bind>
</comp>

<comp id="2211" class="1004" name="sext_ln703_10_fu_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="18" slack="1"/>
<pin id="2213" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_10/8 "/>
</bind>
</comp>

<comp id="2214" class="1004" name="ret_V_9_fu_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="18" slack="0"/>
<pin id="2216" dir="0" index="1" bw="18" slack="0"/>
<pin id="2217" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/8 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="r_V_9_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="19" slack="0"/>
<pin id="2222" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/8 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="p_Result_30_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="1" slack="0"/>
<pin id="2226" dir="0" index="1" bw="38" slack="0"/>
<pin id="2227" dir="0" index="2" bw="7" slack="0"/>
<pin id="2228" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/8 "/>
</bind>
</comp>

<comp id="2231" class="1004" name="trunc_ln414_5_fu_2231">
<pin_list>
<pin id="2232" dir="0" index="0" bw="38" slack="0"/>
<pin id="2233" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_5/8 "/>
</bind>
</comp>

<comp id="2234" class="1004" name="p_Result_129_i_i_fu_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="4" slack="0"/>
<pin id="2236" dir="0" index="1" bw="38" slack="0"/>
<pin id="2237" dir="0" index="2" bw="7" slack="0"/>
<pin id="2238" dir="0" index="3" bw="7" slack="0"/>
<pin id="2239" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_129_i_i/8 "/>
</bind>
</comp>

<comp id="2243" class="1004" name="p_Result_130_i_i_fu_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="5" slack="0"/>
<pin id="2245" dir="0" index="1" bw="38" slack="0"/>
<pin id="2246" dir="0" index="2" bw="7" slack="0"/>
<pin id="2247" dir="0" index="3" bw="7" slack="0"/>
<pin id="2248" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_130_i_i/8 "/>
</bind>
</comp>

<comp id="2252" class="1004" name="p_Val2_34_fu_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="18" slack="0"/>
<pin id="2254" dir="0" index="1" bw="36" slack="1"/>
<pin id="2255" dir="0" index="2" bw="5" slack="0"/>
<pin id="2256" dir="0" index="3" bw="7" slack="0"/>
<pin id="2257" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_34/9 "/>
</bind>
</comp>

<comp id="2261" class="1004" name="p_Result_25_fu_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="1" slack="0"/>
<pin id="2263" dir="0" index="1" bw="36" slack="1"/>
<pin id="2264" dir="0" index="2" bw="7" slack="0"/>
<pin id="2265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/9 "/>
</bind>
</comp>

<comp id="2268" class="1004" name="icmp_ln414_5_fu_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="15" slack="1"/>
<pin id="2270" dir="0" index="1" bw="15" slack="0"/>
<pin id="2271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_5/9 "/>
</bind>
</comp>

<comp id="2273" class="1004" name="and_ln700_3_fu_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="1" slack="1"/>
<pin id="2275" dir="0" index="1" bw="1" slack="0"/>
<pin id="2276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_3/9 "/>
</bind>
</comp>

<comp id="2278" class="1004" name="zext_ln415_4_fu_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="1" slack="0"/>
<pin id="2280" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_4/9 "/>
</bind>
</comp>

<comp id="2282" class="1004" name="p_Val2_35_fu_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="18" slack="0"/>
<pin id="2284" dir="0" index="1" bw="1" slack="0"/>
<pin id="2285" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_35/9 "/>
</bind>
</comp>

<comp id="2288" class="1004" name="tmp_48_fu_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="1" slack="0"/>
<pin id="2290" dir="0" index="1" bw="18" slack="0"/>
<pin id="2291" dir="0" index="2" bw="6" slack="0"/>
<pin id="2292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="2296" class="1004" name="xor_ln416_7_fu_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="1" slack="0"/>
<pin id="2298" dir="0" index="1" bw="1" slack="0"/>
<pin id="2299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_7/9 "/>
</bind>
</comp>

<comp id="2302" class="1004" name="carry_12_fu_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="1" slack="0"/>
<pin id="2304" dir="0" index="1" bw="1" slack="0"/>
<pin id="2305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_12/9 "/>
</bind>
</comp>

<comp id="2308" class="1004" name="p_Result_26_fu_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="1" slack="0"/>
<pin id="2310" dir="0" index="1" bw="18" slack="0"/>
<pin id="2311" dir="0" index="2" bw="6" slack="0"/>
<pin id="2312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/9 "/>
</bind>
</comp>

<comp id="2316" class="1004" name="Range1_all_ones_6_fu_2316">
<pin_list>
<pin id="2317" dir="0" index="0" bw="3" slack="1"/>
<pin id="2318" dir="0" index="1" bw="3" slack="0"/>
<pin id="2319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_6/9 "/>
</bind>
</comp>

<comp id="2321" class="1004" name="Range1_all_zeros_4_fu_2321">
<pin_list>
<pin id="2322" dir="0" index="0" bw="3" slack="1"/>
<pin id="2323" dir="0" index="1" bw="3" slack="0"/>
<pin id="2324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_4/9 "/>
</bind>
</comp>

<comp id="2326" class="1004" name="deleted_zeros_4_fu_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="1" slack="0"/>
<pin id="2328" dir="0" index="1" bw="1" slack="0"/>
<pin id="2329" dir="0" index="2" bw="1" slack="0"/>
<pin id="2330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_4/9 "/>
</bind>
</comp>

<comp id="2334" class="1004" name="tmp_50_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="1" slack="0"/>
<pin id="2336" dir="0" index="1" bw="36" slack="1"/>
<pin id="2337" dir="0" index="2" bw="7" slack="0"/>
<pin id="2338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/9 "/>
</bind>
</comp>

<comp id="2341" class="1004" name="xor_ln779_4_fu_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="1" slack="0"/>
<pin id="2343" dir="0" index="1" bw="1" slack="0"/>
<pin id="2344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_4/9 "/>
</bind>
</comp>

<comp id="2347" class="1004" name="and_ln779_4_fu_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="1" slack="1"/>
<pin id="2349" dir="0" index="1" bw="1" slack="0"/>
<pin id="2350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_4/9 "/>
</bind>
</comp>

<comp id="2352" class="1004" name="deleted_ones_5_fu_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="1" slack="0"/>
<pin id="2354" dir="0" index="1" bw="1" slack="0"/>
<pin id="2355" dir="0" index="2" bw="1" slack="0"/>
<pin id="2356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_5/9 "/>
</bind>
</comp>

<comp id="2360" class="1004" name="and_ln781_5_fu_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="1" slack="0"/>
<pin id="2362" dir="0" index="1" bw="1" slack="0"/>
<pin id="2363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_5/9 "/>
</bind>
</comp>

<comp id="2366" class="1004" name="xor_ln785_11_fu_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="1" slack="0"/>
<pin id="2368" dir="0" index="1" bw="1" slack="0"/>
<pin id="2369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_11/9 "/>
</bind>
</comp>

<comp id="2372" class="1004" name="or_ln785_7_fu_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="1" slack="0"/>
<pin id="2374" dir="0" index="1" bw="1" slack="0"/>
<pin id="2375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_7/9 "/>
</bind>
</comp>

<comp id="2378" class="1004" name="xor_ln785_12_fu_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="1" slack="1"/>
<pin id="2380" dir="0" index="1" bw="1" slack="0"/>
<pin id="2381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_12/9 "/>
</bind>
</comp>

<comp id="2383" class="1004" name="overflow_9_fu_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="1" slack="0"/>
<pin id="2385" dir="0" index="1" bw="1" slack="0"/>
<pin id="2386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_9/9 "/>
</bind>
</comp>

<comp id="2389" class="1004" name="and_ln786_14_fu_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="1" slack="0"/>
<pin id="2391" dir="0" index="1" bw="1" slack="0"/>
<pin id="2392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_14/9 "/>
</bind>
</comp>

<comp id="2395" class="1004" name="or_ln786_8_fu_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="1" slack="0"/>
<pin id="2397" dir="0" index="1" bw="1" slack="0"/>
<pin id="2398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_8/9 "/>
</bind>
</comp>

<comp id="2401" class="1004" name="xor_ln786_8_fu_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="1" slack="0"/>
<pin id="2403" dir="0" index="1" bw="1" slack="0"/>
<pin id="2404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_8/9 "/>
</bind>
</comp>

<comp id="2407" class="1004" name="underflow_8_fu_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="1" slack="1"/>
<pin id="2409" dir="0" index="1" bw="1" slack="0"/>
<pin id="2410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_8/9 "/>
</bind>
</comp>

<comp id="2412" class="1004" name="or_ln340_20_fu_2412">
<pin_list>
<pin id="2413" dir="0" index="0" bw="1" slack="0"/>
<pin id="2414" dir="0" index="1" bw="1" slack="0"/>
<pin id="2415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_20/9 "/>
</bind>
</comp>

<comp id="2418" class="1004" name="p_Val2_37_fu_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="18" slack="0"/>
<pin id="2420" dir="0" index="1" bw="36" slack="1"/>
<pin id="2421" dir="0" index="2" bw="5" slack="0"/>
<pin id="2422" dir="0" index="3" bw="7" slack="0"/>
<pin id="2423" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_37/9 "/>
</bind>
</comp>

<comp id="2427" class="1004" name="p_Result_28_fu_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="1" slack="0"/>
<pin id="2429" dir="0" index="1" bw="36" slack="1"/>
<pin id="2430" dir="0" index="2" bw="7" slack="0"/>
<pin id="2431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/9 "/>
</bind>
</comp>

<comp id="2434" class="1004" name="icmp_ln414_6_fu_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="15" slack="1"/>
<pin id="2436" dir="0" index="1" bw="15" slack="0"/>
<pin id="2437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_6/9 "/>
</bind>
</comp>

<comp id="2439" class="1004" name="and_ln700_4_fu_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="1" slack="1"/>
<pin id="2441" dir="0" index="1" bw="1" slack="0"/>
<pin id="2442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_4/9 "/>
</bind>
</comp>

<comp id="2444" class="1004" name="zext_ln415_5_fu_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="1" slack="0"/>
<pin id="2446" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_5/9 "/>
</bind>
</comp>

<comp id="2448" class="1004" name="p_Val2_38_fu_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="18" slack="0"/>
<pin id="2450" dir="0" index="1" bw="1" slack="0"/>
<pin id="2451" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_38/9 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="tmp_53_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="1" slack="0"/>
<pin id="2456" dir="0" index="1" bw="18" slack="0"/>
<pin id="2457" dir="0" index="2" bw="6" slack="0"/>
<pin id="2458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/9 "/>
</bind>
</comp>

<comp id="2462" class="1004" name="xor_ln416_8_fu_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="1" slack="0"/>
<pin id="2464" dir="0" index="1" bw="1" slack="0"/>
<pin id="2465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_8/9 "/>
</bind>
</comp>

<comp id="2468" class="1004" name="carry_14_fu_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="1" slack="0"/>
<pin id="2470" dir="0" index="1" bw="1" slack="0"/>
<pin id="2471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_14/9 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="p_Result_29_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="1" slack="0"/>
<pin id="2476" dir="0" index="1" bw="18" slack="0"/>
<pin id="2477" dir="0" index="2" bw="6" slack="0"/>
<pin id="2478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/9 "/>
</bind>
</comp>

<comp id="2482" class="1004" name="Range1_all_ones_7_fu_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="3" slack="1"/>
<pin id="2484" dir="0" index="1" bw="3" slack="0"/>
<pin id="2485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_7/9 "/>
</bind>
</comp>

<comp id="2487" class="1004" name="Range1_all_zeros_5_fu_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="3" slack="1"/>
<pin id="2489" dir="0" index="1" bw="3" slack="0"/>
<pin id="2490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_5/9 "/>
</bind>
</comp>

<comp id="2492" class="1004" name="deleted_zeros_5_fu_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="1" slack="0"/>
<pin id="2494" dir="0" index="1" bw="1" slack="0"/>
<pin id="2495" dir="0" index="2" bw="1" slack="0"/>
<pin id="2496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_5/9 "/>
</bind>
</comp>

<comp id="2500" class="1004" name="tmp_55_fu_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="1" slack="0"/>
<pin id="2502" dir="0" index="1" bw="36" slack="1"/>
<pin id="2503" dir="0" index="2" bw="7" slack="0"/>
<pin id="2504" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/9 "/>
</bind>
</comp>

<comp id="2507" class="1004" name="xor_ln779_5_fu_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="1" slack="0"/>
<pin id="2509" dir="0" index="1" bw="1" slack="0"/>
<pin id="2510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_5/9 "/>
</bind>
</comp>

<comp id="2513" class="1004" name="and_ln779_5_fu_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="1" slack="1"/>
<pin id="2515" dir="0" index="1" bw="1" slack="0"/>
<pin id="2516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_5/9 "/>
</bind>
</comp>

<comp id="2518" class="1004" name="deleted_ones_6_fu_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="1" slack="0"/>
<pin id="2520" dir="0" index="1" bw="1" slack="0"/>
<pin id="2521" dir="0" index="2" bw="1" slack="0"/>
<pin id="2522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_6/9 "/>
</bind>
</comp>

<comp id="2526" class="1004" name="and_ln781_6_fu_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="1" slack="0"/>
<pin id="2528" dir="0" index="1" bw="1" slack="0"/>
<pin id="2529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_6/9 "/>
</bind>
</comp>

<comp id="2532" class="1004" name="xor_ln785_13_fu_2532">
<pin_list>
<pin id="2533" dir="0" index="0" bw="1" slack="0"/>
<pin id="2534" dir="0" index="1" bw="1" slack="0"/>
<pin id="2535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_13/9 "/>
</bind>
</comp>

<comp id="2538" class="1004" name="or_ln785_8_fu_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="1" slack="0"/>
<pin id="2540" dir="0" index="1" bw="1" slack="0"/>
<pin id="2541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_8/9 "/>
</bind>
</comp>

<comp id="2544" class="1004" name="xor_ln785_14_fu_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="1" slack="1"/>
<pin id="2546" dir="0" index="1" bw="1" slack="0"/>
<pin id="2547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_14/9 "/>
</bind>
</comp>

<comp id="2549" class="1004" name="overflow_10_fu_2549">
<pin_list>
<pin id="2550" dir="0" index="0" bw="1" slack="0"/>
<pin id="2551" dir="0" index="1" bw="1" slack="0"/>
<pin id="2552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_10/9 "/>
</bind>
</comp>

<comp id="2555" class="1004" name="and_ln786_16_fu_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="1" slack="0"/>
<pin id="2557" dir="0" index="1" bw="1" slack="0"/>
<pin id="2558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_16/9 "/>
</bind>
</comp>

<comp id="2561" class="1004" name="or_ln786_9_fu_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="1" slack="0"/>
<pin id="2563" dir="0" index="1" bw="1" slack="0"/>
<pin id="2564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_9/9 "/>
</bind>
</comp>

<comp id="2567" class="1004" name="xor_ln786_9_fu_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="1" slack="0"/>
<pin id="2569" dir="0" index="1" bw="1" slack="0"/>
<pin id="2570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_9/9 "/>
</bind>
</comp>

<comp id="2573" class="1004" name="underflow_9_fu_2573">
<pin_list>
<pin id="2574" dir="0" index="0" bw="1" slack="1"/>
<pin id="2575" dir="0" index="1" bw="1" slack="0"/>
<pin id="2576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_9/9 "/>
</bind>
</comp>

<comp id="2578" class="1004" name="or_ln340_23_fu_2578">
<pin_list>
<pin id="2579" dir="0" index="0" bw="1" slack="0"/>
<pin id="2580" dir="0" index="1" bw="1" slack="0"/>
<pin id="2581" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_23/9 "/>
</bind>
</comp>

<comp id="2584" class="1004" name="p_Val2_42_fu_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="18" slack="0"/>
<pin id="2586" dir="0" index="1" bw="38" slack="1"/>
<pin id="2587" dir="0" index="2" bw="5" slack="0"/>
<pin id="2588" dir="0" index="3" bw="7" slack="0"/>
<pin id="2589" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_42/9 "/>
</bind>
</comp>

<comp id="2593" class="1004" name="p_Result_31_fu_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="1" slack="0"/>
<pin id="2595" dir="0" index="1" bw="38" slack="1"/>
<pin id="2596" dir="0" index="2" bw="7" slack="0"/>
<pin id="2597" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/9 "/>
</bind>
</comp>

<comp id="2600" class="1004" name="icmp_ln414_7_fu_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="15" slack="1"/>
<pin id="2602" dir="0" index="1" bw="15" slack="0"/>
<pin id="2603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414_7/9 "/>
</bind>
</comp>

<comp id="2605" class="1004" name="and_ln700_5_fu_2605">
<pin_list>
<pin id="2606" dir="0" index="0" bw="1" slack="1"/>
<pin id="2607" dir="0" index="1" bw="1" slack="0"/>
<pin id="2608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln700_5/9 "/>
</bind>
</comp>

<comp id="2610" class="1004" name="zext_ln415_6_fu_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="1" slack="0"/>
<pin id="2612" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_6/9 "/>
</bind>
</comp>

<comp id="2614" class="1004" name="p_Val2_43_fu_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="18" slack="0"/>
<pin id="2616" dir="0" index="1" bw="1" slack="0"/>
<pin id="2617" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_43/9 "/>
</bind>
</comp>

<comp id="2620" class="1004" name="tmp_58_fu_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="1" slack="0"/>
<pin id="2622" dir="0" index="1" bw="18" slack="0"/>
<pin id="2623" dir="0" index="2" bw="6" slack="0"/>
<pin id="2624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/9 "/>
</bind>
</comp>

<comp id="2628" class="1004" name="xor_ln416_9_fu_2628">
<pin_list>
<pin id="2629" dir="0" index="0" bw="1" slack="0"/>
<pin id="2630" dir="0" index="1" bw="1" slack="0"/>
<pin id="2631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_9/9 "/>
</bind>
</comp>

<comp id="2634" class="1004" name="carry_16_fu_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="1" slack="0"/>
<pin id="2636" dir="0" index="1" bw="1" slack="0"/>
<pin id="2637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_16/9 "/>
</bind>
</comp>

<comp id="2640" class="1004" name="p_Result_32_fu_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="1" slack="0"/>
<pin id="2642" dir="0" index="1" bw="18" slack="0"/>
<pin id="2643" dir="0" index="2" bw="6" slack="0"/>
<pin id="2644" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/9 "/>
</bind>
</comp>

<comp id="2648" class="1004" name="Range2_all_ones_7_fu_2648">
<pin_list>
<pin id="2649" dir="0" index="0" bw="4" slack="1"/>
<pin id="2650" dir="0" index="1" bw="4" slack="0"/>
<pin id="2651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_7/9 "/>
</bind>
</comp>

<comp id="2653" class="1004" name="Range1_all_ones_8_fu_2653">
<pin_list>
<pin id="2654" dir="0" index="0" bw="5" slack="1"/>
<pin id="2655" dir="0" index="1" bw="5" slack="0"/>
<pin id="2656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_8/9 "/>
</bind>
</comp>

<comp id="2658" class="1004" name="Range1_all_zeros_6_fu_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="5" slack="1"/>
<pin id="2660" dir="0" index="1" bw="5" slack="0"/>
<pin id="2661" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_6/9 "/>
</bind>
</comp>

<comp id="2663" class="1004" name="tmp_60_fu_2663">
<pin_list>
<pin id="2664" dir="0" index="0" bw="1" slack="0"/>
<pin id="2665" dir="0" index="1" bw="38" slack="1"/>
<pin id="2666" dir="0" index="2" bw="7" slack="0"/>
<pin id="2667" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/9 "/>
</bind>
</comp>

<comp id="2670" class="1004" name="xor_ln779_6_fu_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="1" slack="0"/>
<pin id="2672" dir="0" index="1" bw="1" slack="0"/>
<pin id="2673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_6/9 "/>
</bind>
</comp>

<comp id="2676" class="1004" name="and_ln779_6_fu_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="1" slack="0"/>
<pin id="2678" dir="0" index="1" bw="1" slack="0"/>
<pin id="2679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_6/9 "/>
</bind>
</comp>

<comp id="2682" class="1004" name="deleted_ones_7_fu_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="1" slack="0"/>
<pin id="2684" dir="0" index="1" bw="1" slack="0"/>
<pin id="2685" dir="0" index="2" bw="1" slack="0"/>
<pin id="2686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_7/9 "/>
</bind>
</comp>

<comp id="2690" class="1004" name="xor_ln785_16_fu_2690">
<pin_list>
<pin id="2691" dir="0" index="0" bw="1" slack="1"/>
<pin id="2692" dir="0" index="1" bw="1" slack="0"/>
<pin id="2693" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_16/9 "/>
</bind>
</comp>

<comp id="2695" class="1004" name="and_ln786_18_fu_2695">
<pin_list>
<pin id="2696" dir="0" index="0" bw="1" slack="0"/>
<pin id="2697" dir="0" index="1" bw="1" slack="0"/>
<pin id="2698" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_18/9 "/>
</bind>
</comp>

<comp id="2701" class="1004" name="or_ln340_21_fu_2701">
<pin_list>
<pin id="2702" dir="0" index="0" bw="1" slack="1"/>
<pin id="2703" dir="0" index="1" bw="1" slack="1"/>
<pin id="2704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_21/10 "/>
</bind>
</comp>

<comp id="2705" class="1004" name="or_ln340_22_fu_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="1" slack="0"/>
<pin id="2707" dir="0" index="1" bw="1" slack="1"/>
<pin id="2708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_22/10 "/>
</bind>
</comp>

<comp id="2710" class="1004" name="select_ln340_9_fu_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="1" slack="1"/>
<pin id="2712" dir="0" index="1" bw="18" slack="0"/>
<pin id="2713" dir="0" index="2" bw="18" slack="1"/>
<pin id="2714" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_9/10 "/>
</bind>
</comp>

<comp id="2716" class="1004" name="select_ln388_8_fu_2716">
<pin_list>
<pin id="2717" dir="0" index="0" bw="1" slack="1"/>
<pin id="2718" dir="0" index="1" bw="18" slack="0"/>
<pin id="2719" dir="0" index="2" bw="18" slack="1"/>
<pin id="2720" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_8/10 "/>
</bind>
</comp>

<comp id="2722" class="1004" name="rsquare_V_fu_2722">
<pin_list>
<pin id="2723" dir="0" index="0" bw="1" slack="0"/>
<pin id="2724" dir="0" index="1" bw="18" slack="0"/>
<pin id="2725" dir="0" index="2" bw="18" slack="0"/>
<pin id="2726" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rsquare_V/10 "/>
</bind>
</comp>

<comp id="2730" class="1004" name="or_ln340_24_fu_2730">
<pin_list>
<pin id="2731" dir="0" index="0" bw="1" slack="1"/>
<pin id="2732" dir="0" index="1" bw="1" slack="1"/>
<pin id="2733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_24/10 "/>
</bind>
</comp>

<comp id="2734" class="1004" name="or_ln340_25_fu_2734">
<pin_list>
<pin id="2735" dir="0" index="0" bw="1" slack="0"/>
<pin id="2736" dir="0" index="1" bw="1" slack="1"/>
<pin id="2737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_25/10 "/>
</bind>
</comp>

<comp id="2739" class="1004" name="select_ln340_10_fu_2739">
<pin_list>
<pin id="2740" dir="0" index="0" bw="1" slack="1"/>
<pin id="2741" dir="0" index="1" bw="18" slack="0"/>
<pin id="2742" dir="0" index="2" bw="18" slack="1"/>
<pin id="2743" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_10/10 "/>
</bind>
</comp>

<comp id="2745" class="1004" name="select_ln388_9_fu_2745">
<pin_list>
<pin id="2746" dir="0" index="0" bw="1" slack="1"/>
<pin id="2747" dir="0" index="1" bw="18" slack="0"/>
<pin id="2748" dir="0" index="2" bw="18" slack="1"/>
<pin id="2749" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_9/10 "/>
</bind>
</comp>

<comp id="2751" class="1004" name="isquare_V_fu_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="1" slack="0"/>
<pin id="2753" dir="0" index="1" bw="18" slack="0"/>
<pin id="2754" dir="0" index="2" bw="18" slack="0"/>
<pin id="2755" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="isquare_V/10 "/>
</bind>
</comp>

<comp id="2759" class="1004" name="deleted_zeros_6_fu_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="1" slack="1"/>
<pin id="2761" dir="0" index="1" bw="1" slack="1"/>
<pin id="2762" dir="0" index="2" bw="1" slack="1"/>
<pin id="2763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_6/10 "/>
</bind>
</comp>

<comp id="2764" class="1004" name="and_ln781_7_fu_2764">
<pin_list>
<pin id="2765" dir="0" index="0" bw="1" slack="1"/>
<pin id="2766" dir="0" index="1" bw="1" slack="1"/>
<pin id="2767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_7/10 "/>
</bind>
</comp>

<comp id="2768" class="1004" name="xor_ln785_15_fu_2768">
<pin_list>
<pin id="2769" dir="0" index="0" bw="1" slack="0"/>
<pin id="2770" dir="0" index="1" bw="1" slack="0"/>
<pin id="2771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_15/10 "/>
</bind>
</comp>

<comp id="2774" class="1004" name="or_ln785_9_fu_2774">
<pin_list>
<pin id="2775" dir="0" index="0" bw="1" slack="1"/>
<pin id="2776" dir="0" index="1" bw="1" slack="0"/>
<pin id="2777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_9/10 "/>
</bind>
</comp>

<comp id="2779" class="1004" name="overflow_11_fu_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="1" slack="0"/>
<pin id="2781" dir="0" index="1" bw="1" slack="1"/>
<pin id="2782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_11/10 "/>
</bind>
</comp>

<comp id="2784" class="1004" name="or_ln786_10_fu_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="1" slack="0"/>
<pin id="2786" dir="0" index="1" bw="1" slack="1"/>
<pin id="2787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_10/10 "/>
</bind>
</comp>

<comp id="2789" class="1004" name="xor_ln786_10_fu_2789">
<pin_list>
<pin id="2790" dir="0" index="0" bw="1" slack="0"/>
<pin id="2791" dir="0" index="1" bw="1" slack="0"/>
<pin id="2792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_10/10 "/>
</bind>
</comp>

<comp id="2795" class="1004" name="underflow_10_fu_2795">
<pin_list>
<pin id="2796" dir="0" index="0" bw="1" slack="2"/>
<pin id="2797" dir="0" index="1" bw="1" slack="0"/>
<pin id="2798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_10/10 "/>
</bind>
</comp>

<comp id="2800" class="1004" name="or_ln340_26_fu_2800">
<pin_list>
<pin id="2801" dir="0" index="0" bw="1" slack="0"/>
<pin id="2802" dir="0" index="1" bw="1" slack="0"/>
<pin id="2803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_26/10 "/>
</bind>
</comp>

<comp id="2806" class="1004" name="or_ln340_27_fu_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="1" slack="1"/>
<pin id="2808" dir="0" index="1" bw="1" slack="1"/>
<pin id="2809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_27/10 "/>
</bind>
</comp>

<comp id="2810" class="1004" name="or_ln340_28_fu_2810">
<pin_list>
<pin id="2811" dir="0" index="0" bw="1" slack="0"/>
<pin id="2812" dir="0" index="1" bw="1" slack="0"/>
<pin id="2813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_28/10 "/>
</bind>
</comp>

<comp id="2816" class="1004" name="select_ln340_11_fu_2816">
<pin_list>
<pin id="2817" dir="0" index="0" bw="1" slack="0"/>
<pin id="2818" dir="0" index="1" bw="18" slack="0"/>
<pin id="2819" dir="0" index="2" bw="18" slack="1"/>
<pin id="2820" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_11/10 "/>
</bind>
</comp>

<comp id="2823" class="1004" name="select_ln388_10_fu_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="1" slack="0"/>
<pin id="2825" dir="0" index="1" bw="18" slack="0"/>
<pin id="2826" dir="0" index="2" bw="18" slack="1"/>
<pin id="2827" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_10/10 "/>
</bind>
</comp>

<comp id="2830" class="1004" name="zsquare_V_fu_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="1" slack="0"/>
<pin id="2832" dir="0" index="1" bw="18" slack="0"/>
<pin id="2833" dir="0" index="2" bw="18" slack="0"/>
<pin id="2834" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zsquare_V/10 "/>
</bind>
</comp>

<comp id="2838" class="1004" name="tmp_41_fu_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="4" slack="1"/>
<pin id="2840" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/11 "/>
</bind>
</comp>

<comp id="2844" class="1004" name="tmp_40_fu_2844">
<pin_list>
<pin id="2845" dir="0" index="0" bw="4" slack="5"/>
<pin id="2846" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/11 "/>
</bind>
</comp>

<comp id="2849" class="1007" name="r_V_13_fu_2849">
<pin_list>
<pin id="2850" dir="0" index="0" bw="31" slack="0"/>
<pin id="2851" dir="0" index="1" bw="17" slack="0"/>
<pin id="2852" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="2859" class="1007" name="r_V_12_fu_2859">
<pin_list>
<pin id="2860" dir="0" index="0" bw="18" slack="0"/>
<pin id="2861" dir="0" index="1" bw="18" slack="0"/>
<pin id="2862" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/3 "/>
</bind>
</comp>

<comp id="2866" class="1007" name="r_V_15_fu_2866">
<pin_list>
<pin id="2867" dir="0" index="0" bw="18" slack="0"/>
<pin id="2868" dir="0" index="1" bw="18" slack="0"/>
<pin id="2869" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/3 "/>
</bind>
</comp>

<comp id="2876" class="1007" name="r_V_16_fu_2876">
<pin_list>
<pin id="2877" dir="0" index="0" bw="18" slack="0"/>
<pin id="2878" dir="0" index="1" bw="18" slack="0"/>
<pin id="2879" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/8 "/>
</bind>
</comp>

<comp id="2886" class="1007" name="r_V_17_fu_2886">
<pin_list>
<pin id="2887" dir="0" index="0" bw="18" slack="0"/>
<pin id="2888" dir="0" index="1" bw="18" slack="0"/>
<pin id="2889" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/8 "/>
</bind>
</comp>

<comp id="2896" class="1007" name="r_V_18_fu_2896">
<pin_list>
<pin id="2897" dir="0" index="0" bw="19" slack="0"/>
<pin id="2898" dir="0" index="1" bw="19" slack="0"/>
<pin id="2899" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/8 "/>
</bind>
</comp>

<comp id="2906" class="1005" name="im_V_read_reg_2906">
<pin_list>
<pin id="2907" dir="0" index="0" bw="18" slack="4"/>
<pin id="2908" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="im_V_read "/>
</bind>
</comp>

<comp id="2911" class="1005" name="r_V_11_reg_2911">
<pin_list>
<pin id="2912" dir="0" index="0" bw="36" slack="1"/>
<pin id="2913" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="2918" class="1005" name="p_Result_2_reg_2918">
<pin_list>
<pin id="2919" dir="0" index="0" bw="1" slack="1"/>
<pin id="2920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="2924" class="1005" name="p_Val2_3_reg_2924">
<pin_list>
<pin id="2925" dir="0" index="0" bw="18" slack="1"/>
<pin id="2926" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="2929" class="1005" name="p_Result_3_reg_2929">
<pin_list>
<pin id="2930" dir="0" index="0" bw="1" slack="1"/>
<pin id="2931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="2934" class="1005" name="xor_ln779_reg_2934">
<pin_list>
<pin id="2935" dir="0" index="0" bw="1" slack="1"/>
<pin id="2936" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779 "/>
</bind>
</comp>

<comp id="2939" class="1005" name="xor_ln785_reg_2939">
<pin_list>
<pin id="2940" dir="0" index="0" bw="1" slack="1"/>
<pin id="2941" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785 "/>
</bind>
</comp>

<comp id="2945" class="1005" name="sext_ln728_reg_2945">
<pin_list>
<pin id="2946" dir="0" index="0" bw="36" slack="3"/>
<pin id="2947" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="2950" class="1005" name="r_V_14_reg_2950">
<pin_list>
<pin id="2951" dir="0" index="0" bw="35" slack="1"/>
<pin id="2952" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="2960" class="1005" name="p_Result_12_reg_2960">
<pin_list>
<pin id="2961" dir="0" index="0" bw="1" slack="1"/>
<pin id="2962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="2966" class="1005" name="p_Result_13_reg_2966">
<pin_list>
<pin id="2967" dir="0" index="0" bw="1" slack="1"/>
<pin id="2968" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="2971" class="1005" name="xor_ln779_1_reg_2971">
<pin_list>
<pin id="2972" dir="0" index="0" bw="1" slack="1"/>
<pin id="2973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_1 "/>
</bind>
</comp>

<comp id="2976" class="1005" name="xor_ln785_1_reg_2976">
<pin_list>
<pin id="2977" dir="0" index="0" bw="1" slack="1"/>
<pin id="2978" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_1 "/>
</bind>
</comp>

<comp id="2982" class="1005" name="sext_ln703_reg_2982">
<pin_list>
<pin id="2983" dir="0" index="0" bw="19" slack="4"/>
<pin id="2984" dir="1" index="1" bw="19" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln703 "/>
</bind>
</comp>

<comp id="2987" class="1005" name="ret_V_11_reg_2987">
<pin_list>
<pin id="2988" dir="0" index="0" bw="30" slack="1"/>
<pin id="2989" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="2993" class="1005" name="tmp_11_reg_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="1" slack="2"/>
<pin id="2995" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2999" class="1005" name="p_Result_9_reg_2999">
<pin_list>
<pin id="3000" dir="0" index="0" bw="1" slack="1"/>
<pin id="3001" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="3005" class="1005" name="sext_ln713_reg_3005">
<pin_list>
<pin id="3006" dir="0" index="0" bw="16" slack="1"/>
<pin id="3007" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln713 "/>
</bind>
</comp>

<comp id="3010" class="1005" name="p_Result_10_reg_3010">
<pin_list>
<pin id="3011" dir="0" index="0" bw="1" slack="1"/>
<pin id="3012" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="3016" class="1005" name="tmp_13_reg_3016">
<pin_list>
<pin id="3017" dir="0" index="0" bw="1" slack="1"/>
<pin id="3018" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="3021" class="1005" name="tmp_16_reg_3021">
<pin_list>
<pin id="3022" dir="0" index="0" bw="1" slack="1"/>
<pin id="3023" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="3029" class="1005" name="col_reg_3029">
<pin_list>
<pin id="3030" dir="0" index="0" bw="4" slack="0"/>
<pin id="3031" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="3034" class="1005" name="real_top_V_reg_3034">
<pin_list>
<pin id="3035" dir="0" index="0" bw="18" slack="1"/>
<pin id="3036" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="real_top_V "/>
</bind>
</comp>

<comp id="3039" class="1005" name="p_Val2_4_reg_3039">
<pin_list>
<pin id="3040" dir="0" index="0" bw="18" slack="1"/>
<pin id="3041" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="3045" class="1005" name="and_ln781_reg_3045">
<pin_list>
<pin id="3046" dir="0" index="0" bw="1" slack="1"/>
<pin id="3047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781 "/>
</bind>
</comp>

<comp id="3050" class="1005" name="and_ln786_reg_3050">
<pin_list>
<pin id="3051" dir="0" index="0" bw="1" slack="1"/>
<pin id="3052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="3055" class="1005" name="underflow_reg_3055">
<pin_list>
<pin id="3056" dir="0" index="0" bw="1" slack="1"/>
<pin id="3057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="3060" class="1005" name="or_ln340_reg_3060">
<pin_list>
<pin id="3061" dir="0" index="0" bw="1" slack="1"/>
<pin id="3062" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340 "/>
</bind>
</comp>

<comp id="3065" class="1005" name="p_Val2_12_reg_3065">
<pin_list>
<pin id="3066" dir="0" index="0" bw="16" slack="1"/>
<pin id="3067" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="3070" class="1005" name="carry_6_reg_3070">
<pin_list>
<pin id="3071" dir="0" index="0" bw="1" slack="1"/>
<pin id="3072" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_6 "/>
</bind>
</comp>

<comp id="3075" class="1005" name="p_Result_11_reg_3075">
<pin_list>
<pin id="3076" dir="0" index="0" bw="1" slack="1"/>
<pin id="3077" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="3080" class="1005" name="Range2_all_ones_8_reg_3080">
<pin_list>
<pin id="3081" dir="0" index="0" bw="1" slack="1"/>
<pin id="3082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_8 "/>
</bind>
</comp>

<comp id="3085" class="1005" name="and_ln781_2_reg_3085">
<pin_list>
<pin id="3086" dir="0" index="0" bw="1" slack="1"/>
<pin id="3087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_2 "/>
</bind>
</comp>

<comp id="3090" class="1005" name="and_ln786_5_reg_3090">
<pin_list>
<pin id="3091" dir="0" index="0" bw="1" slack="1"/>
<pin id="3092" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_5 "/>
</bind>
</comp>

<comp id="3095" class="1005" name="underflow_2_reg_3095">
<pin_list>
<pin id="3096" dir="0" index="0" bw="1" slack="1"/>
<pin id="3097" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_2 "/>
</bind>
</comp>

<comp id="3101" class="1005" name="imag_btm_V_reg_3101">
<pin_list>
<pin id="3102" dir="0" index="0" bw="18" slack="1"/>
<pin id="3103" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imag_btm_V "/>
</bind>
</comp>

<comp id="3106" class="1005" name="r_V_12_reg_3106">
<pin_list>
<pin id="3107" dir="0" index="0" bw="36" slack="1"/>
<pin id="3108" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="3111" class="1005" name="trunc_ln414_1_reg_3111">
<pin_list>
<pin id="3112" dir="0" index="0" bw="15" slack="1"/>
<pin id="3113" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_1 "/>
</bind>
</comp>

<comp id="3116" class="1005" name="r_V_15_reg_3116">
<pin_list>
<pin id="3117" dir="0" index="0" bw="36" slack="1"/>
<pin id="3118" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="3123" class="1005" name="p_Result_15_reg_3123">
<pin_list>
<pin id="3124" dir="0" index="0" bw="1" slack="1"/>
<pin id="3125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="3130" class="1005" name="trunc_ln414_2_reg_3130">
<pin_list>
<pin id="3131" dir="0" index="0" bw="15" slack="1"/>
<pin id="3132" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_2 "/>
</bind>
</comp>

<comp id="3135" class="1005" name="p_Result_106_i_i_reg_3135">
<pin_list>
<pin id="3136" dir="0" index="0" bw="2" slack="1"/>
<pin id="3137" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_106_i_i "/>
</bind>
</comp>

<comp id="3140" class="1005" name="p_Result_107_i_i_reg_3140">
<pin_list>
<pin id="3141" dir="0" index="0" bw="3" slack="1"/>
<pin id="3142" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_107_i_i "/>
</bind>
</comp>

<comp id="3146" class="1005" name="p_Result_5_reg_3146">
<pin_list>
<pin id="3147" dir="0" index="0" bw="1" slack="1"/>
<pin id="3148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="3152" class="1005" name="p_Val2_8_reg_3152">
<pin_list>
<pin id="3153" dir="0" index="0" bw="18" slack="1"/>
<pin id="3154" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="3158" class="1005" name="carry_4_reg_3158">
<pin_list>
<pin id="3159" dir="0" index="0" bw="1" slack="1"/>
<pin id="3160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_4 "/>
</bind>
</comp>

<comp id="3164" class="1005" name="p_Result_7_reg_3164">
<pin_list>
<pin id="3165" dir="0" index="0" bw="1" slack="1"/>
<pin id="3166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="3169" class="1005" name="Range1_all_ones_1_reg_3169">
<pin_list>
<pin id="3170" dir="0" index="0" bw="1" slack="1"/>
<pin id="3171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_1 "/>
</bind>
</comp>

<comp id="3175" class="1005" name="Range1_all_zeros_1_reg_3175">
<pin_list>
<pin id="3176" dir="0" index="0" bw="1" slack="1"/>
<pin id="3177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="3180" class="1005" name="and_ln786_2_reg_3180">
<pin_list>
<pin id="3181" dir="0" index="0" bw="1" slack="1"/>
<pin id="3182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_2 "/>
</bind>
</comp>

<comp id="3186" class="1005" name="p_Val2_17_reg_3186">
<pin_list>
<pin id="3187" dir="0" index="0" bw="18" slack="1"/>
<pin id="3188" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="3192" class="1005" name="and_ln781_4_reg_3192">
<pin_list>
<pin id="3193" dir="0" index="0" bw="1" slack="1"/>
<pin id="3194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_4 "/>
</bind>
</comp>

<comp id="3197" class="1005" name="xor_ln785_8_reg_3197">
<pin_list>
<pin id="3198" dir="0" index="0" bw="1" slack="1"/>
<pin id="3199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_8 "/>
</bind>
</comp>

<comp id="3202" class="1005" name="and_ln786_9_reg_3202">
<pin_list>
<pin id="3203" dir="0" index="0" bw="1" slack="1"/>
<pin id="3204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_9 "/>
</bind>
</comp>

<comp id="3207" class="1005" name="underflow_4_reg_3207">
<pin_list>
<pin id="3208" dir="0" index="0" bw="1" slack="1"/>
<pin id="3209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_4 "/>
</bind>
</comp>

<comp id="3212" class="1005" name="or_ln340_12_reg_3212">
<pin_list>
<pin id="3213" dir="0" index="0" bw="1" slack="1"/>
<pin id="3214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_12 "/>
</bind>
</comp>

<comp id="3217" class="1005" name="x0_V_reg_3217">
<pin_list>
<pin id="3218" dir="0" index="0" bw="18" slack="1"/>
<pin id="3219" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x0_V "/>
</bind>
</comp>

<comp id="3222" class="1005" name="y0_V_reg_3222">
<pin_list>
<pin id="3223" dir="0" index="0" bw="18" slack="2"/>
<pin id="3224" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="y0_V "/>
</bind>
</comp>

<comp id="3227" class="1005" name="sext_ln56_reg_3227">
<pin_list>
<pin id="3228" dir="0" index="0" bw="20" slack="2"/>
<pin id="3229" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln56 "/>
</bind>
</comp>

<comp id="3232" class="1005" name="rhs_V_2_reg_3232">
<pin_list>
<pin id="3233" dir="0" index="0" bw="20" slack="1"/>
<pin id="3234" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="3237" class="1005" name="icmp_ln56_reg_3237">
<pin_list>
<pin id="3238" dir="0" index="0" bw="1" slack="1"/>
<pin id="3239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="3241" class="1005" name="iter_reg_3241">
<pin_list>
<pin id="3242" dir="0" index="0" bw="4" slack="0"/>
<pin id="3243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="3246" class="1005" name="icmp_ln1497_reg_3246">
<pin_list>
<pin id="3247" dir="0" index="0" bw="1" slack="1"/>
<pin id="3248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="3250" class="1005" name="p_Result_20_reg_3250">
<pin_list>
<pin id="3251" dir="0" index="0" bw="1" slack="1"/>
<pin id="3252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_20 "/>
</bind>
</comp>

<comp id="3256" class="1005" name="p_Val2_26_reg_3256">
<pin_list>
<pin id="3257" dir="0" index="0" bw="18" slack="1"/>
<pin id="3258" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 "/>
</bind>
</comp>

<comp id="3262" class="1005" name="p_Result_21_reg_3262">
<pin_list>
<pin id="3263" dir="0" index="0" bw="1" slack="1"/>
<pin id="3264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_21 "/>
</bind>
</comp>

<comp id="3268" class="1005" name="p_Result_112_i_i_reg_3268">
<pin_list>
<pin id="3269" dir="0" index="0" bw="2" slack="1"/>
<pin id="3270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_112_i_i "/>
</bind>
</comp>

<comp id="3274" class="1005" name="ret_V_15_reg_3274">
<pin_list>
<pin id="3275" dir="0" index="0" bw="19" slack="1"/>
<pin id="3276" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_15 "/>
</bind>
</comp>

<comp id="3279" class="1005" name="x_V_reg_3279">
<pin_list>
<pin id="3280" dir="0" index="0" bw="18" slack="1"/>
<pin id="3281" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="3285" class="1005" name="y_V_reg_3285">
<pin_list>
<pin id="3286" dir="0" index="0" bw="18" slack="1"/>
<pin id="3287" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="3291" class="1005" name="r_V_16_reg_3291">
<pin_list>
<pin id="3292" dir="0" index="0" bw="36" slack="1"/>
<pin id="3293" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="3298" class="1005" name="p_Result_24_reg_3298">
<pin_list>
<pin id="3299" dir="0" index="0" bw="1" slack="1"/>
<pin id="3300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="3305" class="1005" name="trunc_ln414_3_reg_3305">
<pin_list>
<pin id="3306" dir="0" index="0" bw="15" slack="1"/>
<pin id="3307" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_3 "/>
</bind>
</comp>

<comp id="3310" class="1005" name="Range2_all_ones_5_reg_3310">
<pin_list>
<pin id="3311" dir="0" index="0" bw="1" slack="1"/>
<pin id="3312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_5 "/>
</bind>
</comp>

<comp id="3315" class="1005" name="p_Result_120_i_i_reg_3315">
<pin_list>
<pin id="3316" dir="0" index="0" bw="3" slack="1"/>
<pin id="3317" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_120_i_i "/>
</bind>
</comp>

<comp id="3321" class="1005" name="r_V_17_reg_3321">
<pin_list>
<pin id="3322" dir="0" index="0" bw="36" slack="1"/>
<pin id="3323" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="3328" class="1005" name="p_Result_27_reg_3328">
<pin_list>
<pin id="3329" dir="0" index="0" bw="1" slack="1"/>
<pin id="3330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27 "/>
</bind>
</comp>

<comp id="3335" class="1005" name="trunc_ln414_4_reg_3335">
<pin_list>
<pin id="3336" dir="0" index="0" bw="15" slack="1"/>
<pin id="3337" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_4 "/>
</bind>
</comp>

<comp id="3340" class="1005" name="Range2_all_ones_6_reg_3340">
<pin_list>
<pin id="3341" dir="0" index="0" bw="1" slack="1"/>
<pin id="3342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_6 "/>
</bind>
</comp>

<comp id="3345" class="1005" name="p_Result_125_i_i_reg_3345">
<pin_list>
<pin id="3346" dir="0" index="0" bw="3" slack="1"/>
<pin id="3347" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_125_i_i "/>
</bind>
</comp>

<comp id="3351" class="1005" name="r_V_18_reg_3351">
<pin_list>
<pin id="3352" dir="0" index="0" bw="38" slack="1"/>
<pin id="3353" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="3358" class="1005" name="p_Result_30_reg_3358">
<pin_list>
<pin id="3359" dir="0" index="0" bw="1" slack="1"/>
<pin id="3360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_30 "/>
</bind>
</comp>

<comp id="3365" class="1005" name="trunc_ln414_5_reg_3365">
<pin_list>
<pin id="3366" dir="0" index="0" bw="15" slack="1"/>
<pin id="3367" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_5 "/>
</bind>
</comp>

<comp id="3370" class="1005" name="p_Result_129_i_i_reg_3370">
<pin_list>
<pin id="3371" dir="0" index="0" bw="4" slack="1"/>
<pin id="3372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_129_i_i "/>
</bind>
</comp>

<comp id="3375" class="1005" name="p_Result_130_i_i_reg_3375">
<pin_list>
<pin id="3376" dir="0" index="0" bw="5" slack="1"/>
<pin id="3377" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_130_i_i "/>
</bind>
</comp>

<comp id="3381" class="1005" name="p_Val2_35_reg_3381">
<pin_list>
<pin id="3382" dir="0" index="0" bw="18" slack="1"/>
<pin id="3383" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_35 "/>
</bind>
</comp>

<comp id="3387" class="1005" name="and_ln781_5_reg_3387">
<pin_list>
<pin id="3388" dir="0" index="0" bw="1" slack="1"/>
<pin id="3389" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_5 "/>
</bind>
</comp>

<comp id="3392" class="1005" name="xor_ln785_12_reg_3392">
<pin_list>
<pin id="3393" dir="0" index="0" bw="1" slack="1"/>
<pin id="3394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_12 "/>
</bind>
</comp>

<comp id="3397" class="1005" name="and_ln786_14_reg_3397">
<pin_list>
<pin id="3398" dir="0" index="0" bw="1" slack="1"/>
<pin id="3399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_14 "/>
</bind>
</comp>

<comp id="3402" class="1005" name="underflow_8_reg_3402">
<pin_list>
<pin id="3403" dir="0" index="0" bw="1" slack="1"/>
<pin id="3404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_8 "/>
</bind>
</comp>

<comp id="3407" class="1005" name="or_ln340_20_reg_3407">
<pin_list>
<pin id="3408" dir="0" index="0" bw="1" slack="1"/>
<pin id="3409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_20 "/>
</bind>
</comp>

<comp id="3412" class="1005" name="p_Val2_38_reg_3412">
<pin_list>
<pin id="3413" dir="0" index="0" bw="18" slack="1"/>
<pin id="3414" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_38 "/>
</bind>
</comp>

<comp id="3418" class="1005" name="and_ln781_6_reg_3418">
<pin_list>
<pin id="3419" dir="0" index="0" bw="1" slack="1"/>
<pin id="3420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_6 "/>
</bind>
</comp>

<comp id="3423" class="1005" name="xor_ln785_14_reg_3423">
<pin_list>
<pin id="3424" dir="0" index="0" bw="1" slack="1"/>
<pin id="3425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_14 "/>
</bind>
</comp>

<comp id="3428" class="1005" name="and_ln786_16_reg_3428">
<pin_list>
<pin id="3429" dir="0" index="0" bw="1" slack="1"/>
<pin id="3430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_16 "/>
</bind>
</comp>

<comp id="3433" class="1005" name="underflow_9_reg_3433">
<pin_list>
<pin id="3434" dir="0" index="0" bw="1" slack="1"/>
<pin id="3435" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_9 "/>
</bind>
</comp>

<comp id="3438" class="1005" name="or_ln340_23_reg_3438">
<pin_list>
<pin id="3439" dir="0" index="0" bw="1" slack="1"/>
<pin id="3440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln340_23 "/>
</bind>
</comp>

<comp id="3443" class="1005" name="p_Val2_43_reg_3443">
<pin_list>
<pin id="3444" dir="0" index="0" bw="18" slack="1"/>
<pin id="3445" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_43 "/>
</bind>
</comp>

<comp id="3449" class="1005" name="carry_16_reg_3449">
<pin_list>
<pin id="3450" dir="0" index="0" bw="1" slack="1"/>
<pin id="3451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_16 "/>
</bind>
</comp>

<comp id="3455" class="1005" name="p_Result_32_reg_3455">
<pin_list>
<pin id="3456" dir="0" index="0" bw="1" slack="1"/>
<pin id="3457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="3460" class="1005" name="Range1_all_ones_8_reg_3460">
<pin_list>
<pin id="3461" dir="0" index="0" bw="1" slack="1"/>
<pin id="3462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_8 "/>
</bind>
</comp>

<comp id="3466" class="1005" name="Range1_all_zeros_6_reg_3466">
<pin_list>
<pin id="3467" dir="0" index="0" bw="1" slack="1"/>
<pin id="3468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_6 "/>
</bind>
</comp>

<comp id="3471" class="1005" name="xor_ln785_16_reg_3471">
<pin_list>
<pin id="3472" dir="0" index="0" bw="1" slack="1"/>
<pin id="3473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_16 "/>
</bind>
</comp>

<comp id="3477" class="1005" name="and_ln786_18_reg_3477">
<pin_list>
<pin id="3478" dir="0" index="0" bw="1" slack="1"/>
<pin id="3479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_18 "/>
</bind>
</comp>

<comp id="3483" class="1005" name="rsquare_V_reg_3483">
<pin_list>
<pin id="3484" dir="0" index="0" bw="18" slack="1"/>
<pin id="3485" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="rsquare_V "/>
</bind>
</comp>

<comp id="3488" class="1005" name="isquare_V_reg_3488">
<pin_list>
<pin id="3489" dir="0" index="0" bw="18" slack="1"/>
<pin id="3490" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="isquare_V "/>
</bind>
</comp>

<comp id="3493" class="1005" name="zsquare_V_reg_3493">
<pin_list>
<pin id="3494" dir="0" index="0" bw="18" slack="1"/>
<pin id="3495" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zsquare_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="232"><net_src comp="60" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="226" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="226" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="226" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="4" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="116" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="178" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="178" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="178" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="116" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="336"><net_src comp="96" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="84" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="112" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="108" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="240" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="362"><net_src comp="68" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="240" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="228" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="74" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="228" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="373" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="409"><net_src comp="80" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="389" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="82" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="84" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="389" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="84" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="76" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="389" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="86" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="88" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="395" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="234" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="90" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="228" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="92" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="94" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="465" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="477"><net_src comp="96" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="98" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="96" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="465" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="86" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="88" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="472" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="246" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="357" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="100" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="349" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="104" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="519" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="531"><net_src comp="106" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="108" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="545"><net_src comp="110" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="519" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="82" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="108" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="552"><net_src comp="539" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="106" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="114" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="106" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="108" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="277" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="118" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="277" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="124" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="277" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="64" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="66" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="126" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="277" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="28" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="604"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="100" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="583" pin="3"/><net_sink comp="599" pin=2"/></net>

<net id="613"><net_src comp="128" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="599" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="130" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="30" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="622"><net_src comp="132" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="88" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="607" pin="4"/><net_sink comp="617" pin=2"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="599" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="134" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="136" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="66" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="625" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="138" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="651" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="82" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="661" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="88" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="138" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="651" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="82" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="669" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="657" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="140" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="142" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="706" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="144" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="146" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="88" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="144" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="715" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="146" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="753"><net_src comp="148" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="98" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="755"><net_src comp="78" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="747" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="150" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="768"><net_src comp="152" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="86" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="770"><net_src comp="78" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="775"><net_src comp="762" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="154" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="762" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="156" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="734" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="771" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="777" pin="2"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="756" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="801"><net_src comp="734" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="771" pin="2"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="734" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="771" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="783" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="88" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="739" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="810" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="739" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="796" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="804" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="833" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="88" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="845" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="822" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="864"><net_src comp="132" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="859" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="66" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="872" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="138" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="881" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="82" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="898"><net_src comp="886" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="88" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="138" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="881" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="82" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="917"><net_src comp="88" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="922"><net_src comp="886" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="900" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="338" pin="3"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="924" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="905" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="338" pin="3"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="929" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="941" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="88" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="953" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="971"><net_src comp="964" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="142" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="967" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="984"><net_src comp="158" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="30" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="986"><net_src comp="84" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="992"><net_src comp="160" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="978" pin="4"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="973" pin="2"/><net_sink comp="987" pin=2"/></net>

<net id="1000"><net_src comp="96" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="84" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1006"><net_src comp="995" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="88" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="96" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="98" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1026"><net_src comp="162" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="86" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1028"><net_src comp="98" pin="0"/><net_sink comp="1020" pin=3"/></net>

<net id="1033"><net_src comp="1020" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="150" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1020" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="164" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1046"><net_src comp="1008" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1029" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=2"/></net>

<net id="1053"><net_src comp="1013" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1059"><net_src comp="1008" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="1029" pin="2"/><net_sink comp="1054" pin=2"/></net>

<net id="1066"><net_src comp="1008" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1029" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="1041" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="88" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="331" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1089"><net_src comp="331" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1054" pin="3"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1062" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1085" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="88" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1112"><net_src comp="1103" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1080" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="1085" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1062" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1130"><net_src comp="1108" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="166" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="987" pin="3"/><net_sink comp="1125" pin=2"/></net>

<net id="1138"><net_src comp="1103" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="140" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="987" pin="3"/><net_sink comp="1133" pin=2"/></net>

<net id="1146"><net_src comp="1119" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1125" pin="3"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="1133" pin="3"/><net_sink comp="1141" pin=2"/></net>

<net id="1157"><net_src comp="1149" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1163"><net_src comp="166" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="140" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="1153" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1158" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1164" pin="3"/><net_sink comp="1170" pin=2"/></net>

<net id="1181"><net_src comp="1170" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1199"><net_src comp="1191" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1204"><net_src comp="1195" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1209"><net_src comp="1200" pin="2"/><net_sink comp="1205" pin=1"/></net>

<net id="1218"><net_src comp="1210" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1224"><net_src comp="1205" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="166" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="1188" pin="1"/><net_sink comp="1219" pin=2"/></net>

<net id="1232"><net_src comp="140" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1233"><net_src comp="1188" pin="1"/><net_sink comp="1227" pin=2"/></net>

<net id="1239"><net_src comp="1214" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1219" pin="3"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="1227" pin="3"/><net_sink comp="1234" pin=2"/></net>

<net id="1248"><net_src comp="1234" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1254"><net_src comp="76" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="78" pin="0"/><net_sink comp="1249" pin=2"/></net>

<net id="1265"><net_src comp="148" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="98" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1267"><net_src comp="78" pin="0"/><net_sink comp="1259" pin=3"/></net>

<net id="1274"><net_src comp="152" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="86" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1276"><net_src comp="78" pin="0"/><net_sink comp="1268" pin=3"/></net>

<net id="1286"><net_src comp="76" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1287"><net_src comp="1277" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1288"><net_src comp="78" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1295"><net_src comp="80" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1296"><net_src comp="1277" pin="2"/><net_sink comp="1289" pin=1"/></net>

<net id="1297"><net_src comp="82" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1298"><net_src comp="84" pin="0"/><net_sink comp="1289" pin=3"/></net>

<net id="1304"><net_src comp="76" pin="0"/><net_sink comp="1299" pin=0"/></net>

<net id="1305"><net_src comp="1277" pin="2"/><net_sink comp="1299" pin=1"/></net>

<net id="1306"><net_src comp="84" pin="0"/><net_sink comp="1299" pin=2"/></net>

<net id="1311"><net_src comp="66" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1316"><net_src comp="1281" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1307" pin="2"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="1312" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1326"><net_src comp="1289" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1318" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1333"><net_src comp="144" pin="0"/><net_sink comp="1328" pin=0"/></net>

<net id="1334"><net_src comp="1322" pin="2"/><net_sink comp="1328" pin=1"/></net>

<net id="1335"><net_src comp="146" pin="0"/><net_sink comp="1328" pin=2"/></net>

<net id="1340"><net_src comp="1328" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="88" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="1299" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="1336" pin="2"/><net_sink comp="1342" pin=1"/></net>

<net id="1353"><net_src comp="144" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1322" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="146" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1362"><net_src comp="148" pin="0"/><net_sink comp="1356" pin=0"/></net>

<net id="1363"><net_src comp="1277" pin="2"/><net_sink comp="1356" pin=1"/></net>

<net id="1364"><net_src comp="98" pin="0"/><net_sink comp="1356" pin=2"/></net>

<net id="1365"><net_src comp="78" pin="0"/><net_sink comp="1356" pin=3"/></net>

<net id="1370"><net_src comp="1356" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="150" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1378"><net_src comp="152" pin="0"/><net_sink comp="1372" pin=0"/></net>

<net id="1379"><net_src comp="1277" pin="2"/><net_sink comp="1372" pin=1"/></net>

<net id="1380"><net_src comp="86" pin="0"/><net_sink comp="1372" pin=2"/></net>

<net id="1381"><net_src comp="78" pin="0"/><net_sink comp="1372" pin=3"/></net>

<net id="1386"><net_src comp="1372" pin="4"/><net_sink comp="1382" pin=0"/></net>

<net id="1387"><net_src comp="154" pin="0"/><net_sink comp="1382" pin=1"/></net>

<net id="1392"><net_src comp="1372" pin="4"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="156" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1399"><net_src comp="76" pin="0"/><net_sink comp="1394" pin=0"/></net>

<net id="1400"><net_src comp="1277" pin="2"/><net_sink comp="1394" pin=1"/></net>

<net id="1401"><net_src comp="86" pin="0"/><net_sink comp="1394" pin=2"/></net>

<net id="1406"><net_src comp="1394" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1407"><net_src comp="88" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1412"><net_src comp="1366" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1413"><net_src comp="1402" pin="2"/><net_sink comp="1408" pin=1"/></net>

<net id="1419"><net_src comp="1342" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1420"><net_src comp="1408" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1421"><net_src comp="1382" pin="2"/><net_sink comp="1414" pin=2"/></net>

<net id="1426"><net_src comp="1348" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1427"><net_src comp="1414" pin="3"/><net_sink comp="1422" pin=1"/></net>

<net id="1434"><net_src comp="80" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="82" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1436"><net_src comp="84" pin="0"/><net_sink comp="1428" pin=3"/></net>

<net id="1442"><net_src comp="76" pin="0"/><net_sink comp="1437" pin=0"/></net>

<net id="1443"><net_src comp="84" pin="0"/><net_sink comp="1437" pin=2"/></net>

<net id="1448"><net_src comp="66" pin="0"/><net_sink comp="1444" pin=1"/></net>

<net id="1453"><net_src comp="1444" pin="2"/><net_sink comp="1449" pin=1"/></net>

<net id="1457"><net_src comp="1449" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1462"><net_src comp="1428" pin="4"/><net_sink comp="1458" pin=0"/></net>

<net id="1463"><net_src comp="1454" pin="1"/><net_sink comp="1458" pin=1"/></net>

<net id="1469"><net_src comp="144" pin="0"/><net_sink comp="1464" pin=0"/></net>

<net id="1470"><net_src comp="1458" pin="2"/><net_sink comp="1464" pin=1"/></net>

<net id="1471"><net_src comp="146" pin="0"/><net_sink comp="1464" pin=2"/></net>

<net id="1476"><net_src comp="1464" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1477"><net_src comp="88" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1482"><net_src comp="1437" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1483"><net_src comp="1472" pin="2"/><net_sink comp="1478" pin=1"/></net>

<net id="1489"><net_src comp="144" pin="0"/><net_sink comp="1484" pin=0"/></net>

<net id="1490"><net_src comp="1458" pin="2"/><net_sink comp="1484" pin=1"/></net>

<net id="1491"><net_src comp="146" pin="0"/><net_sink comp="1484" pin=2"/></net>

<net id="1496"><net_src comp="150" pin="0"/><net_sink comp="1492" pin=1"/></net>

<net id="1501"><net_src comp="154" pin="0"/><net_sink comp="1497" pin=1"/></net>

<net id="1506"><net_src comp="156" pin="0"/><net_sink comp="1502" pin=1"/></net>

<net id="1512"><net_src comp="1478" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1513"><net_src comp="1497" pin="2"/><net_sink comp="1507" pin=1"/></net>

<net id="1514"><net_src comp="1502" pin="2"/><net_sink comp="1507" pin=2"/></net>

<net id="1520"><net_src comp="76" pin="0"/><net_sink comp="1515" pin=0"/></net>

<net id="1521"><net_src comp="86" pin="0"/><net_sink comp="1515" pin=2"/></net>

<net id="1526"><net_src comp="1515" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1527"><net_src comp="88" pin="0"/><net_sink comp="1522" pin=1"/></net>

<net id="1532"><net_src comp="1492" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1533"><net_src comp="1522" pin="2"/><net_sink comp="1528" pin=1"/></net>

<net id="1539"><net_src comp="1478" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1540"><net_src comp="1528" pin="2"/><net_sink comp="1534" pin=1"/></net>

<net id="1541"><net_src comp="1497" pin="2"/><net_sink comp="1534" pin=2"/></net>

<net id="1546"><net_src comp="1478" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1547"><net_src comp="1497" pin="2"/><net_sink comp="1542" pin=1"/></net>

<net id="1552"><net_src comp="1507" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1553"><net_src comp="88" pin="0"/><net_sink comp="1548" pin=1"/></net>

<net id="1558"><net_src comp="1484" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1559"><net_src comp="1548" pin="2"/><net_sink comp="1554" pin=1"/></net>

<net id="1564"><net_src comp="88" pin="0"/><net_sink comp="1560" pin=1"/></net>

<net id="1569"><net_src comp="1554" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1570"><net_src comp="1560" pin="2"/><net_sink comp="1565" pin=1"/></net>

<net id="1575"><net_src comp="1484" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1576"><net_src comp="1534" pin="3"/><net_sink comp="1571" pin=1"/></net>

<net id="1581"><net_src comp="1542" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="1571" pin="2"/><net_sink comp="1577" pin=1"/></net>

<net id="1587"><net_src comp="1577" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1588"><net_src comp="88" pin="0"/><net_sink comp="1583" pin=1"/></net>

<net id="1593"><net_src comp="1583" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1598"><net_src comp="1589" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1599"><net_src comp="1565" pin="2"/><net_sink comp="1594" pin=1"/></net>

<net id="1613"><net_src comp="1600" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1614"><net_src comp="88" pin="0"/><net_sink comp="1609" pin=1"/></net>

<net id="1619"><net_src comp="1609" pin="2"/><net_sink comp="1615" pin=1"/></net>

<net id="1624"><net_src comp="88" pin="0"/><net_sink comp="1620" pin=1"/></net>

<net id="1629"><net_src comp="1615" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1630"><net_src comp="1620" pin="2"/><net_sink comp="1625" pin=1"/></net>

<net id="1635"><net_src comp="1605" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1640"><net_src comp="1631" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1641"><net_src comp="88" pin="0"/><net_sink comp="1636" pin=1"/></net>

<net id="1646"><net_src comp="1636" pin="2"/><net_sink comp="1642" pin=1"/></net>

<net id="1651"><net_src comp="1642" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1652"><net_src comp="1625" pin="2"/><net_sink comp="1647" pin=1"/></net>

<net id="1657"><net_src comp="1620" pin="2"/><net_sink comp="1653" pin=1"/></net>

<net id="1662"><net_src comp="1653" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1663"><net_src comp="1605" pin="2"/><net_sink comp="1658" pin=1"/></net>

<net id="1669"><net_src comp="1647" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1670"><net_src comp="166" pin="0"/><net_sink comp="1664" pin=1"/></net>

<net id="1676"><net_src comp="1642" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1677"><net_src comp="140" pin="0"/><net_sink comp="1671" pin=1"/></net>

<net id="1683"><net_src comp="1658" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1684"><net_src comp="1664" pin="3"/><net_sink comp="1678" pin=1"/></net>

<net id="1685"><net_src comp="1671" pin="3"/><net_sink comp="1678" pin=2"/></net>

<net id="1694"><net_src comp="1686" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1700"><net_src comp="166" pin="0"/><net_sink comp="1695" pin=1"/></net>

<net id="1706"><net_src comp="140" pin="0"/><net_sink comp="1701" pin=1"/></net>

<net id="1712"><net_src comp="1690" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1713"><net_src comp="1695" pin="3"/><net_sink comp="1707" pin=1"/></net>

<net id="1714"><net_src comp="1701" pin="3"/><net_sink comp="1707" pin=2"/></net>

<net id="1718"><net_src comp="1707" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1723"><net_src comp="1715" pin="1"/><net_sink comp="1719" pin=1"/></net>

<net id="1729"><net_src comp="174" pin="0"/><net_sink comp="1724" pin=0"/></net>

<net id="1730"><net_src comp="1719" pin="2"/><net_sink comp="1724" pin=1"/></net>

<net id="1731"><net_src comp="176" pin="0"/><net_sink comp="1724" pin=2"/></net>

<net id="1736"><net_src comp="1707" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1742"><net_src comp="144" pin="0"/><net_sink comp="1737" pin=0"/></net>

<net id="1743"><net_src comp="1732" pin="2"/><net_sink comp="1737" pin=1"/></net>

<net id="1744"><net_src comp="146" pin="0"/><net_sink comp="1737" pin=2"/></net>

<net id="1749"><net_src comp="1737" pin="3"/><net_sink comp="1745" pin=0"/></net>

<net id="1750"><net_src comp="88" pin="0"/><net_sink comp="1745" pin=1"/></net>

<net id="1755"><net_src comp="1724" pin="3"/><net_sink comp="1751" pin=0"/></net>

<net id="1756"><net_src comp="1745" pin="2"/><net_sink comp="1751" pin=1"/></net>

<net id="1761"><net_src comp="1724" pin="3"/><net_sink comp="1757" pin=0"/></net>

<net id="1762"><net_src comp="1737" pin="3"/><net_sink comp="1757" pin=1"/></net>

<net id="1767"><net_src comp="1724" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1768"><net_src comp="88" pin="0"/><net_sink comp="1763" pin=1"/></net>

<net id="1773"><net_src comp="1737" pin="3"/><net_sink comp="1769" pin=0"/></net>

<net id="1774"><net_src comp="1763" pin="2"/><net_sink comp="1769" pin=1"/></net>

<net id="1780"><net_src comp="1757" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1781"><net_src comp="166" pin="0"/><net_sink comp="1775" pin=1"/></net>

<net id="1782"><net_src comp="1732" pin="2"/><net_sink comp="1775" pin=2"/></net>

<net id="1788"><net_src comp="1751" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1789"><net_src comp="140" pin="0"/><net_sink comp="1783" pin=1"/></net>

<net id="1790"><net_src comp="1732" pin="2"/><net_sink comp="1783" pin=2"/></net>

<net id="1796"><net_src comp="1769" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1797"><net_src comp="1775" pin="3"/><net_sink comp="1791" pin=1"/></net>

<net id="1798"><net_src comp="1783" pin="3"/><net_sink comp="1791" pin=2"/></net>

<net id="1802"><net_src comp="1791" pin="3"/><net_sink comp="1799" pin=0"/></net>

<net id="1806"><net_src comp="1678" pin="3"/><net_sink comp="1803" pin=0"/></net>

<net id="1811"><net_src comp="323" pin="4"/><net_sink comp="1807" pin=0"/></net>

<net id="1812"><net_src comp="180" pin="0"/><net_sink comp="1807" pin=1"/></net>

<net id="1817"><net_src comp="323" pin="4"/><net_sink comp="1813" pin=0"/></net>

<net id="1818"><net_src comp="124" pin="0"/><net_sink comp="1813" pin=1"/></net>

<net id="1822"><net_src comp="289" pin="4"/><net_sink comp="1819" pin=0"/></net>

<net id="1826"><net_src comp="300" pin="4"/><net_sink comp="1823" pin=0"/></net>

<net id="1831"><net_src comp="1823" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1832"><net_src comp="1819" pin="1"/><net_sink comp="1827" pin=1"/></net>

<net id="1839"><net_src comp="186" pin="0"/><net_sink comp="1833" pin=0"/></net>

<net id="1840"><net_src comp="1827" pin="2"/><net_sink comp="1833" pin=1"/></net>

<net id="1841"><net_src comp="146" pin="0"/><net_sink comp="1833" pin=2"/></net>

<net id="1842"><net_src comp="176" pin="0"/><net_sink comp="1833" pin=3"/></net>

<net id="1847"><net_src comp="1833" pin="4"/><net_sink comp="1843" pin=0"/></net>

<net id="1848"><net_src comp="188" pin="0"/><net_sink comp="1843" pin=1"/></net>

<net id="1853"><net_src comp="1819" pin="1"/><net_sink comp="1849" pin=0"/></net>

<net id="1854"><net_src comp="1823" pin="1"/><net_sink comp="1849" pin=1"/></net>

<net id="1858"><net_src comp="1849" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1862"><net_src comp="1849" pin="2"/><net_sink comp="1859" pin=0"/></net>

<net id="1867"><net_src comp="1859" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="1873"><net_src comp="190" pin="0"/><net_sink comp="1868" pin=0"/></net>

<net id="1874"><net_src comp="1863" pin="2"/><net_sink comp="1868" pin=1"/></net>

<net id="1875"><net_src comp="192" pin="0"/><net_sink comp="1868" pin=2"/></net>

<net id="1880"><net_src comp="1855" pin="1"/><net_sink comp="1876" pin=1"/></net>

<net id="1886"><net_src comp="144" pin="0"/><net_sink comp="1881" pin=0"/></net>

<net id="1887"><net_src comp="1876" pin="2"/><net_sink comp="1881" pin=1"/></net>

<net id="1888"><net_src comp="146" pin="0"/><net_sink comp="1881" pin=2"/></net>

<net id="1895"><net_src comp="194" pin="0"/><net_sink comp="1889" pin=0"/></net>

<net id="1896"><net_src comp="1863" pin="2"/><net_sink comp="1889" pin=1"/></net>

<net id="1897"><net_src comp="176" pin="0"/><net_sink comp="1889" pin=2"/></net>

<net id="1898"><net_src comp="192" pin="0"/><net_sink comp="1889" pin=3"/></net>

<net id="1902"><net_src comp="312" pin="4"/><net_sink comp="1899" pin=0"/></net>

<net id="1907"><net_src comp="1899" pin="1"/><net_sink comp="1903" pin=0"/></net>

<net id="1908"><net_src comp="1819" pin="1"/><net_sink comp="1903" pin=1"/></net>

<net id="1913"><net_src comp="164" pin="0"/><net_sink comp="1909" pin=1"/></net>

<net id="1918"><net_src comp="1909" pin="2"/><net_sink comp="1914" pin=1"/></net>

<net id="1923"><net_src comp="88" pin="0"/><net_sink comp="1919" pin=1"/></net>

<net id="1928"><net_src comp="1914" pin="2"/><net_sink comp="1924" pin=0"/></net>

<net id="1929"><net_src comp="1919" pin="2"/><net_sink comp="1924" pin=1"/></net>

<net id="1934"><net_src comp="88" pin="0"/><net_sink comp="1930" pin=1"/></net>

<net id="1939"><net_src comp="150" pin="0"/><net_sink comp="1935" pin=1"/></net>

<net id="1944"><net_src comp="1935" pin="2"/><net_sink comp="1940" pin=0"/></net>

<net id="1945"><net_src comp="1930" pin="2"/><net_sink comp="1940" pin=1"/></net>

<net id="1950"><net_src comp="1940" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1955"><net_src comp="1946" pin="2"/><net_sink comp="1951" pin=0"/></net>

<net id="1956"><net_src comp="1924" pin="2"/><net_sink comp="1951" pin=1"/></net>

<net id="1961"><net_src comp="1946" pin="2"/><net_sink comp="1957" pin=0"/></net>

<net id="1962"><net_src comp="88" pin="0"/><net_sink comp="1957" pin=1"/></net>

<net id="1967"><net_src comp="1924" pin="2"/><net_sink comp="1963" pin=0"/></net>

<net id="1968"><net_src comp="1957" pin="2"/><net_sink comp="1963" pin=1"/></net>

<net id="1974"><net_src comp="1951" pin="2"/><net_sink comp="1969" pin=0"/></net>

<net id="1975"><net_src comp="166" pin="0"/><net_sink comp="1969" pin=1"/></net>

<net id="1981"><net_src comp="1946" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1982"><net_src comp="140" pin="0"/><net_sink comp="1976" pin=1"/></net>

<net id="1988"><net_src comp="1963" pin="2"/><net_sink comp="1983" pin=0"/></net>

<net id="1989"><net_src comp="1969" pin="3"/><net_sink comp="1983" pin=1"/></net>

<net id="1990"><net_src comp="1976" pin="3"/><net_sink comp="1983" pin=2"/></net>

<net id="1997"><net_src comp="296" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="2002"><net_src comp="1991" pin="1"/><net_sink comp="1998" pin=0"/></net>

<net id="2003"><net_src comp="1994" pin="1"/><net_sink comp="1998" pin=1"/></net>

<net id="2007"><net_src comp="1998" pin="2"/><net_sink comp="2004" pin=0"/></net>

<net id="2012"><net_src comp="1998" pin="2"/><net_sink comp="2008" pin=0"/></net>

<net id="2018"><net_src comp="190" pin="0"/><net_sink comp="2013" pin=0"/></net>

<net id="2019"><net_src comp="2008" pin="2"/><net_sink comp="2013" pin=1"/></net>

<net id="2020"><net_src comp="192" pin="0"/><net_sink comp="2013" pin=2"/></net>

<net id="2025"><net_src comp="2004" pin="1"/><net_sink comp="2021" pin=0"/></net>

<net id="2031"><net_src comp="144" pin="0"/><net_sink comp="2026" pin=0"/></net>

<net id="2032"><net_src comp="2021" pin="2"/><net_sink comp="2026" pin=1"/></net>

<net id="2033"><net_src comp="146" pin="0"/><net_sink comp="2026" pin=2"/></net>

<net id="2040"><net_src comp="194" pin="0"/><net_sink comp="2034" pin=0"/></net>

<net id="2041"><net_src comp="2008" pin="2"/><net_sink comp="2034" pin=1"/></net>

<net id="2042"><net_src comp="176" pin="0"/><net_sink comp="2034" pin=2"/></net>

<net id="2043"><net_src comp="192" pin="0"/><net_sink comp="2034" pin=3"/></net>

<net id="2048"><net_src comp="2034" pin="4"/><net_sink comp="2044" pin=0"/></net>

<net id="2049"><net_src comp="164" pin="0"/><net_sink comp="2044" pin=1"/></net>

<net id="2054"><net_src comp="2026" pin="3"/><net_sink comp="2050" pin=0"/></net>

<net id="2055"><net_src comp="2044" pin="2"/><net_sink comp="2050" pin=1"/></net>

<net id="2060"><net_src comp="2013" pin="3"/><net_sink comp="2056" pin=0"/></net>

<net id="2061"><net_src comp="88" pin="0"/><net_sink comp="2056" pin=1"/></net>

<net id="2066"><net_src comp="2050" pin="2"/><net_sink comp="2062" pin=0"/></net>

<net id="2067"><net_src comp="2056" pin="2"/><net_sink comp="2062" pin=1"/></net>

<net id="2072"><net_src comp="2026" pin="3"/><net_sink comp="2068" pin=0"/></net>

<net id="2073"><net_src comp="88" pin="0"/><net_sink comp="2068" pin=1"/></net>

<net id="2078"><net_src comp="2034" pin="4"/><net_sink comp="2074" pin=0"/></net>

<net id="2079"><net_src comp="150" pin="0"/><net_sink comp="2074" pin=1"/></net>

<net id="2084"><net_src comp="2074" pin="2"/><net_sink comp="2080" pin=0"/></net>

<net id="2085"><net_src comp="2068" pin="2"/><net_sink comp="2080" pin=1"/></net>

<net id="2090"><net_src comp="2080" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2091"><net_src comp="2013" pin="3"/><net_sink comp="2086" pin=1"/></net>

<net id="2096"><net_src comp="2086" pin="2"/><net_sink comp="2092" pin=0"/></net>

<net id="2097"><net_src comp="2062" pin="2"/><net_sink comp="2092" pin=1"/></net>

<net id="2102"><net_src comp="2086" pin="2"/><net_sink comp="2098" pin=0"/></net>

<net id="2103"><net_src comp="88" pin="0"/><net_sink comp="2098" pin=1"/></net>

<net id="2108"><net_src comp="2062" pin="2"/><net_sink comp="2104" pin=0"/></net>

<net id="2109"><net_src comp="2098" pin="2"/><net_sink comp="2104" pin=1"/></net>

<net id="2115"><net_src comp="2092" pin="2"/><net_sink comp="2110" pin=0"/></net>

<net id="2116"><net_src comp="166" pin="0"/><net_sink comp="2110" pin=1"/></net>

<net id="2117"><net_src comp="2021" pin="2"/><net_sink comp="2110" pin=2"/></net>

<net id="2123"><net_src comp="2086" pin="2"/><net_sink comp="2118" pin=0"/></net>

<net id="2124"><net_src comp="140" pin="0"/><net_sink comp="2118" pin=1"/></net>

<net id="2125"><net_src comp="2021" pin="2"/><net_sink comp="2118" pin=2"/></net>

<net id="2131"><net_src comp="2104" pin="2"/><net_sink comp="2126" pin=0"/></net>

<net id="2132"><net_src comp="2110" pin="3"/><net_sink comp="2126" pin=1"/></net>

<net id="2133"><net_src comp="2118" pin="3"/><net_sink comp="2126" pin=2"/></net>

<net id="2142"><net_src comp="76" pin="0"/><net_sink comp="2137" pin=0"/></net>

<net id="2143"><net_src comp="78" pin="0"/><net_sink comp="2137" pin=2"/></net>

<net id="2153"><net_src comp="148" pin="0"/><net_sink comp="2147" pin=0"/></net>

<net id="2154"><net_src comp="98" pin="0"/><net_sink comp="2147" pin=2"/></net>

<net id="2155"><net_src comp="78" pin="0"/><net_sink comp="2147" pin=3"/></net>

<net id="2160"><net_src comp="2147" pin="4"/><net_sink comp="2156" pin=0"/></net>

<net id="2161"><net_src comp="150" pin="0"/><net_sink comp="2156" pin=1"/></net>

<net id="2168"><net_src comp="152" pin="0"/><net_sink comp="2162" pin=0"/></net>

<net id="2169"><net_src comp="86" pin="0"/><net_sink comp="2162" pin=2"/></net>

<net id="2170"><net_src comp="78" pin="0"/><net_sink comp="2162" pin=3"/></net>

<net id="2179"><net_src comp="76" pin="0"/><net_sink comp="2174" pin=0"/></net>

<net id="2180"><net_src comp="78" pin="0"/><net_sink comp="2174" pin=2"/></net>

<net id="2190"><net_src comp="148" pin="0"/><net_sink comp="2184" pin=0"/></net>

<net id="2191"><net_src comp="98" pin="0"/><net_sink comp="2184" pin=2"/></net>

<net id="2192"><net_src comp="78" pin="0"/><net_sink comp="2184" pin=3"/></net>

<net id="2197"><net_src comp="2184" pin="4"/><net_sink comp="2193" pin=0"/></net>

<net id="2198"><net_src comp="150" pin="0"/><net_sink comp="2193" pin=1"/></net>

<net id="2205"><net_src comp="152" pin="0"/><net_sink comp="2199" pin=0"/></net>

<net id="2206"><net_src comp="86" pin="0"/><net_sink comp="2199" pin=2"/></net>

<net id="2207"><net_src comp="78" pin="0"/><net_sink comp="2199" pin=3"/></net>

<net id="2218"><net_src comp="2208" pin="1"/><net_sink comp="2214" pin=0"/></net>

<net id="2219"><net_src comp="2211" pin="1"/><net_sink comp="2214" pin=1"/></net>

<net id="2223"><net_src comp="2214" pin="2"/><net_sink comp="2220" pin=0"/></net>

<net id="2229"><net_src comp="196" pin="0"/><net_sink comp="2224" pin=0"/></net>

<net id="2230"><net_src comp="198" pin="0"/><net_sink comp="2224" pin=2"/></net>

<net id="2240"><net_src comp="200" pin="0"/><net_sink comp="2234" pin=0"/></net>

<net id="2241"><net_src comp="98" pin="0"/><net_sink comp="2234" pin=2"/></net>

<net id="2242"><net_src comp="198" pin="0"/><net_sink comp="2234" pin=3"/></net>

<net id="2249"><net_src comp="202" pin="0"/><net_sink comp="2243" pin=0"/></net>

<net id="2250"><net_src comp="86" pin="0"/><net_sink comp="2243" pin=2"/></net>

<net id="2251"><net_src comp="198" pin="0"/><net_sink comp="2243" pin=3"/></net>

<net id="2258"><net_src comp="80" pin="0"/><net_sink comp="2252" pin=0"/></net>

<net id="2259"><net_src comp="82" pin="0"/><net_sink comp="2252" pin=2"/></net>

<net id="2260"><net_src comp="84" pin="0"/><net_sink comp="2252" pin=3"/></net>

<net id="2266"><net_src comp="76" pin="0"/><net_sink comp="2261" pin=0"/></net>

<net id="2267"><net_src comp="84" pin="0"/><net_sink comp="2261" pin=2"/></net>

<net id="2272"><net_src comp="66" pin="0"/><net_sink comp="2268" pin=1"/></net>

<net id="2277"><net_src comp="2268" pin="2"/><net_sink comp="2273" pin=1"/></net>

<net id="2281"><net_src comp="2273" pin="2"/><net_sink comp="2278" pin=0"/></net>

<net id="2286"><net_src comp="2252" pin="4"/><net_sink comp="2282" pin=0"/></net>

<net id="2287"><net_src comp="2278" pin="1"/><net_sink comp="2282" pin=1"/></net>

<net id="2293"><net_src comp="144" pin="0"/><net_sink comp="2288" pin=0"/></net>

<net id="2294"><net_src comp="2282" pin="2"/><net_sink comp="2288" pin=1"/></net>

<net id="2295"><net_src comp="146" pin="0"/><net_sink comp="2288" pin=2"/></net>

<net id="2300"><net_src comp="2288" pin="3"/><net_sink comp="2296" pin=0"/></net>

<net id="2301"><net_src comp="88" pin="0"/><net_sink comp="2296" pin=1"/></net>

<net id="2306"><net_src comp="2261" pin="3"/><net_sink comp="2302" pin=0"/></net>

<net id="2307"><net_src comp="2296" pin="2"/><net_sink comp="2302" pin=1"/></net>

<net id="2313"><net_src comp="144" pin="0"/><net_sink comp="2308" pin=0"/></net>

<net id="2314"><net_src comp="2282" pin="2"/><net_sink comp="2308" pin=1"/></net>

<net id="2315"><net_src comp="146" pin="0"/><net_sink comp="2308" pin=2"/></net>

<net id="2320"><net_src comp="154" pin="0"/><net_sink comp="2316" pin=1"/></net>

<net id="2325"><net_src comp="156" pin="0"/><net_sink comp="2321" pin=1"/></net>

<net id="2331"><net_src comp="2302" pin="2"/><net_sink comp="2326" pin=0"/></net>

<net id="2332"><net_src comp="2316" pin="2"/><net_sink comp="2326" pin=1"/></net>

<net id="2333"><net_src comp="2321" pin="2"/><net_sink comp="2326" pin=2"/></net>

<net id="2339"><net_src comp="76" pin="0"/><net_sink comp="2334" pin=0"/></net>

<net id="2340"><net_src comp="86" pin="0"/><net_sink comp="2334" pin=2"/></net>

<net id="2345"><net_src comp="2334" pin="3"/><net_sink comp="2341" pin=0"/></net>

<net id="2346"><net_src comp="88" pin="0"/><net_sink comp="2341" pin=1"/></net>

<net id="2351"><net_src comp="2341" pin="2"/><net_sink comp="2347" pin=1"/></net>

<net id="2357"><net_src comp="2302" pin="2"/><net_sink comp="2352" pin=0"/></net>

<net id="2358"><net_src comp="2347" pin="2"/><net_sink comp="2352" pin=1"/></net>

<net id="2359"><net_src comp="2316" pin="2"/><net_sink comp="2352" pin=2"/></net>

<net id="2364"><net_src comp="2302" pin="2"/><net_sink comp="2360" pin=0"/></net>

<net id="2365"><net_src comp="2316" pin="2"/><net_sink comp="2360" pin=1"/></net>

<net id="2370"><net_src comp="2326" pin="3"/><net_sink comp="2366" pin=0"/></net>

<net id="2371"><net_src comp="88" pin="0"/><net_sink comp="2366" pin=1"/></net>

<net id="2376"><net_src comp="2308" pin="3"/><net_sink comp="2372" pin=0"/></net>

<net id="2377"><net_src comp="2366" pin="2"/><net_sink comp="2372" pin=1"/></net>

<net id="2382"><net_src comp="88" pin="0"/><net_sink comp="2378" pin=1"/></net>

<net id="2387"><net_src comp="2372" pin="2"/><net_sink comp="2383" pin=0"/></net>

<net id="2388"><net_src comp="2378" pin="2"/><net_sink comp="2383" pin=1"/></net>

<net id="2393"><net_src comp="2308" pin="3"/><net_sink comp="2389" pin=0"/></net>

<net id="2394"><net_src comp="2352" pin="3"/><net_sink comp="2389" pin=1"/></net>

<net id="2399"><net_src comp="2360" pin="2"/><net_sink comp="2395" pin=0"/></net>

<net id="2400"><net_src comp="2389" pin="2"/><net_sink comp="2395" pin=1"/></net>

<net id="2405"><net_src comp="2395" pin="2"/><net_sink comp="2401" pin=0"/></net>

<net id="2406"><net_src comp="88" pin="0"/><net_sink comp="2401" pin=1"/></net>

<net id="2411"><net_src comp="2401" pin="2"/><net_sink comp="2407" pin=1"/></net>

<net id="2416"><net_src comp="2407" pin="2"/><net_sink comp="2412" pin=0"/></net>

<net id="2417"><net_src comp="2383" pin="2"/><net_sink comp="2412" pin=1"/></net>

<net id="2424"><net_src comp="80" pin="0"/><net_sink comp="2418" pin=0"/></net>

<net id="2425"><net_src comp="82" pin="0"/><net_sink comp="2418" pin=2"/></net>

<net id="2426"><net_src comp="84" pin="0"/><net_sink comp="2418" pin=3"/></net>

<net id="2432"><net_src comp="76" pin="0"/><net_sink comp="2427" pin=0"/></net>

<net id="2433"><net_src comp="84" pin="0"/><net_sink comp="2427" pin=2"/></net>

<net id="2438"><net_src comp="66" pin="0"/><net_sink comp="2434" pin=1"/></net>

<net id="2443"><net_src comp="2434" pin="2"/><net_sink comp="2439" pin=1"/></net>

<net id="2447"><net_src comp="2439" pin="2"/><net_sink comp="2444" pin=0"/></net>

<net id="2452"><net_src comp="2418" pin="4"/><net_sink comp="2448" pin=0"/></net>

<net id="2453"><net_src comp="2444" pin="1"/><net_sink comp="2448" pin=1"/></net>

<net id="2459"><net_src comp="144" pin="0"/><net_sink comp="2454" pin=0"/></net>

<net id="2460"><net_src comp="2448" pin="2"/><net_sink comp="2454" pin=1"/></net>

<net id="2461"><net_src comp="146" pin="0"/><net_sink comp="2454" pin=2"/></net>

<net id="2466"><net_src comp="2454" pin="3"/><net_sink comp="2462" pin=0"/></net>

<net id="2467"><net_src comp="88" pin="0"/><net_sink comp="2462" pin=1"/></net>

<net id="2472"><net_src comp="2427" pin="3"/><net_sink comp="2468" pin=0"/></net>

<net id="2473"><net_src comp="2462" pin="2"/><net_sink comp="2468" pin=1"/></net>

<net id="2479"><net_src comp="144" pin="0"/><net_sink comp="2474" pin=0"/></net>

<net id="2480"><net_src comp="2448" pin="2"/><net_sink comp="2474" pin=1"/></net>

<net id="2481"><net_src comp="146" pin="0"/><net_sink comp="2474" pin=2"/></net>

<net id="2486"><net_src comp="154" pin="0"/><net_sink comp="2482" pin=1"/></net>

<net id="2491"><net_src comp="156" pin="0"/><net_sink comp="2487" pin=1"/></net>

<net id="2497"><net_src comp="2468" pin="2"/><net_sink comp="2492" pin=0"/></net>

<net id="2498"><net_src comp="2482" pin="2"/><net_sink comp="2492" pin=1"/></net>

<net id="2499"><net_src comp="2487" pin="2"/><net_sink comp="2492" pin=2"/></net>

<net id="2505"><net_src comp="76" pin="0"/><net_sink comp="2500" pin=0"/></net>

<net id="2506"><net_src comp="86" pin="0"/><net_sink comp="2500" pin=2"/></net>

<net id="2511"><net_src comp="2500" pin="3"/><net_sink comp="2507" pin=0"/></net>

<net id="2512"><net_src comp="88" pin="0"/><net_sink comp="2507" pin=1"/></net>

<net id="2517"><net_src comp="2507" pin="2"/><net_sink comp="2513" pin=1"/></net>

<net id="2523"><net_src comp="2468" pin="2"/><net_sink comp="2518" pin=0"/></net>

<net id="2524"><net_src comp="2513" pin="2"/><net_sink comp="2518" pin=1"/></net>

<net id="2525"><net_src comp="2482" pin="2"/><net_sink comp="2518" pin=2"/></net>

<net id="2530"><net_src comp="2468" pin="2"/><net_sink comp="2526" pin=0"/></net>

<net id="2531"><net_src comp="2482" pin="2"/><net_sink comp="2526" pin=1"/></net>

<net id="2536"><net_src comp="2492" pin="3"/><net_sink comp="2532" pin=0"/></net>

<net id="2537"><net_src comp="88" pin="0"/><net_sink comp="2532" pin=1"/></net>

<net id="2542"><net_src comp="2474" pin="3"/><net_sink comp="2538" pin=0"/></net>

<net id="2543"><net_src comp="2532" pin="2"/><net_sink comp="2538" pin=1"/></net>

<net id="2548"><net_src comp="88" pin="0"/><net_sink comp="2544" pin=1"/></net>

<net id="2553"><net_src comp="2538" pin="2"/><net_sink comp="2549" pin=0"/></net>

<net id="2554"><net_src comp="2544" pin="2"/><net_sink comp="2549" pin=1"/></net>

<net id="2559"><net_src comp="2474" pin="3"/><net_sink comp="2555" pin=0"/></net>

<net id="2560"><net_src comp="2518" pin="3"/><net_sink comp="2555" pin=1"/></net>

<net id="2565"><net_src comp="2526" pin="2"/><net_sink comp="2561" pin=0"/></net>

<net id="2566"><net_src comp="2555" pin="2"/><net_sink comp="2561" pin=1"/></net>

<net id="2571"><net_src comp="2561" pin="2"/><net_sink comp="2567" pin=0"/></net>

<net id="2572"><net_src comp="88" pin="0"/><net_sink comp="2567" pin=1"/></net>

<net id="2577"><net_src comp="2567" pin="2"/><net_sink comp="2573" pin=1"/></net>

<net id="2582"><net_src comp="2573" pin="2"/><net_sink comp="2578" pin=0"/></net>

<net id="2583"><net_src comp="2549" pin="2"/><net_sink comp="2578" pin=1"/></net>

<net id="2590"><net_src comp="204" pin="0"/><net_sink comp="2584" pin=0"/></net>

<net id="2591"><net_src comp="82" pin="0"/><net_sink comp="2584" pin=2"/></net>

<net id="2592"><net_src comp="84" pin="0"/><net_sink comp="2584" pin=3"/></net>

<net id="2598"><net_src comp="196" pin="0"/><net_sink comp="2593" pin=0"/></net>

<net id="2599"><net_src comp="84" pin="0"/><net_sink comp="2593" pin=2"/></net>

<net id="2604"><net_src comp="66" pin="0"/><net_sink comp="2600" pin=1"/></net>

<net id="2609"><net_src comp="2600" pin="2"/><net_sink comp="2605" pin=1"/></net>

<net id="2613"><net_src comp="2605" pin="2"/><net_sink comp="2610" pin=0"/></net>

<net id="2618"><net_src comp="2584" pin="4"/><net_sink comp="2614" pin=0"/></net>

<net id="2619"><net_src comp="2610" pin="1"/><net_sink comp="2614" pin=1"/></net>

<net id="2625"><net_src comp="144" pin="0"/><net_sink comp="2620" pin=0"/></net>

<net id="2626"><net_src comp="2614" pin="2"/><net_sink comp="2620" pin=1"/></net>

<net id="2627"><net_src comp="146" pin="0"/><net_sink comp="2620" pin=2"/></net>

<net id="2632"><net_src comp="2620" pin="3"/><net_sink comp="2628" pin=0"/></net>

<net id="2633"><net_src comp="88" pin="0"/><net_sink comp="2628" pin=1"/></net>

<net id="2638"><net_src comp="2593" pin="3"/><net_sink comp="2634" pin=0"/></net>

<net id="2639"><net_src comp="2628" pin="2"/><net_sink comp="2634" pin=1"/></net>

<net id="2645"><net_src comp="144" pin="0"/><net_sink comp="2640" pin=0"/></net>

<net id="2646"><net_src comp="2614" pin="2"/><net_sink comp="2640" pin=1"/></net>

<net id="2647"><net_src comp="146" pin="0"/><net_sink comp="2640" pin=2"/></net>

<net id="2652"><net_src comp="180" pin="0"/><net_sink comp="2648" pin=1"/></net>

<net id="2657"><net_src comp="206" pin="0"/><net_sink comp="2653" pin=1"/></net>

<net id="2662"><net_src comp="208" pin="0"/><net_sink comp="2658" pin=1"/></net>

<net id="2668"><net_src comp="196" pin="0"/><net_sink comp="2663" pin=0"/></net>

<net id="2669"><net_src comp="86" pin="0"/><net_sink comp="2663" pin=2"/></net>

<net id="2674"><net_src comp="2663" pin="3"/><net_sink comp="2670" pin=0"/></net>

<net id="2675"><net_src comp="88" pin="0"/><net_sink comp="2670" pin=1"/></net>

<net id="2680"><net_src comp="2648" pin="2"/><net_sink comp="2676" pin=0"/></net>

<net id="2681"><net_src comp="2670" pin="2"/><net_sink comp="2676" pin=1"/></net>

<net id="2687"><net_src comp="2634" pin="2"/><net_sink comp="2682" pin=0"/></net>

<net id="2688"><net_src comp="2676" pin="2"/><net_sink comp="2682" pin=1"/></net>

<net id="2689"><net_src comp="2653" pin="2"/><net_sink comp="2682" pin=2"/></net>

<net id="2694"><net_src comp="88" pin="0"/><net_sink comp="2690" pin=1"/></net>

<net id="2699"><net_src comp="2640" pin="3"/><net_sink comp="2695" pin=0"/></net>

<net id="2700"><net_src comp="2682" pin="3"/><net_sink comp="2695" pin=1"/></net>

<net id="2709"><net_src comp="2701" pin="2"/><net_sink comp="2705" pin=0"/></net>

<net id="2715"><net_src comp="166" pin="0"/><net_sink comp="2710" pin=1"/></net>

<net id="2721"><net_src comp="140" pin="0"/><net_sink comp="2716" pin=1"/></net>

<net id="2727"><net_src comp="2705" pin="2"/><net_sink comp="2722" pin=0"/></net>

<net id="2728"><net_src comp="2710" pin="3"/><net_sink comp="2722" pin=1"/></net>

<net id="2729"><net_src comp="2716" pin="3"/><net_sink comp="2722" pin=2"/></net>

<net id="2738"><net_src comp="2730" pin="2"/><net_sink comp="2734" pin=0"/></net>

<net id="2744"><net_src comp="166" pin="0"/><net_sink comp="2739" pin=1"/></net>

<net id="2750"><net_src comp="140" pin="0"/><net_sink comp="2745" pin=1"/></net>

<net id="2756"><net_src comp="2734" pin="2"/><net_sink comp="2751" pin=0"/></net>

<net id="2757"><net_src comp="2739" pin="3"/><net_sink comp="2751" pin=1"/></net>

<net id="2758"><net_src comp="2745" pin="3"/><net_sink comp="2751" pin=2"/></net>

<net id="2772"><net_src comp="2759" pin="3"/><net_sink comp="2768" pin=0"/></net>

<net id="2773"><net_src comp="88" pin="0"/><net_sink comp="2768" pin=1"/></net>

<net id="2778"><net_src comp="2768" pin="2"/><net_sink comp="2774" pin=1"/></net>

<net id="2783"><net_src comp="2774" pin="2"/><net_sink comp="2779" pin=0"/></net>

<net id="2788"><net_src comp="2764" pin="2"/><net_sink comp="2784" pin=0"/></net>

<net id="2793"><net_src comp="2784" pin="2"/><net_sink comp="2789" pin=0"/></net>

<net id="2794"><net_src comp="88" pin="0"/><net_sink comp="2789" pin=1"/></net>

<net id="2799"><net_src comp="2789" pin="2"/><net_sink comp="2795" pin=1"/></net>

<net id="2804"><net_src comp="2795" pin="2"/><net_sink comp="2800" pin=0"/></net>

<net id="2805"><net_src comp="2779" pin="2"/><net_sink comp="2800" pin=1"/></net>

<net id="2814"><net_src comp="2806" pin="2"/><net_sink comp="2810" pin=0"/></net>

<net id="2815"><net_src comp="2764" pin="2"/><net_sink comp="2810" pin=1"/></net>

<net id="2821"><net_src comp="2800" pin="2"/><net_sink comp="2816" pin=0"/></net>

<net id="2822"><net_src comp="166" pin="0"/><net_sink comp="2816" pin=1"/></net>

<net id="2828"><net_src comp="2795" pin="2"/><net_sink comp="2823" pin=0"/></net>

<net id="2829"><net_src comp="140" pin="0"/><net_sink comp="2823" pin=1"/></net>

<net id="2835"><net_src comp="2810" pin="2"/><net_sink comp="2830" pin=0"/></net>

<net id="2836"><net_src comp="2816" pin="3"/><net_sink comp="2830" pin=1"/></net>

<net id="2837"><net_src comp="2823" pin="3"/><net_sink comp="2830" pin=2"/></net>

<net id="2841"><net_src comp="319" pin="1"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="2843"><net_src comp="2838" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="2847"><net_src comp="273" pin="1"/><net_sink comp="2844" pin=0"/></net>

<net id="2848"><net_src comp="2844" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="2853"><net_src comp="102" pin="0"/><net_sink comp="2849" pin=0"/></net>

<net id="2854"><net_src comp="512" pin="1"/><net_sink comp="2849" pin=1"/></net>

<net id="2855"><net_src comp="2849" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="2856"><net_src comp="2849" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="2857"><net_src comp="2849" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="2858"><net_src comp="2849" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="2863"><net_src comp="1178" pin="1"/><net_sink comp="2859" pin=0"/></net>

<net id="2864"><net_src comp="1182" pin="1"/><net_sink comp="2859" pin=1"/></net>

<net id="2865"><net_src comp="2859" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="2870"><net_src comp="1245" pin="1"/><net_sink comp="2866" pin=0"/></net>

<net id="2871"><net_src comp="1242" pin="1"/><net_sink comp="2866" pin=1"/></net>

<net id="2872"><net_src comp="2866" pin="2"/><net_sink comp="1249" pin=1"/></net>

<net id="2873"><net_src comp="2866" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="2874"><net_src comp="2866" pin="2"/><net_sink comp="1259" pin=1"/></net>

<net id="2875"><net_src comp="2866" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="2880"><net_src comp="2134" pin="1"/><net_sink comp="2876" pin=0"/></net>

<net id="2881"><net_src comp="2134" pin="1"/><net_sink comp="2876" pin=1"/></net>

<net id="2882"><net_src comp="2876" pin="2"/><net_sink comp="2137" pin=1"/></net>

<net id="2883"><net_src comp="2876" pin="2"/><net_sink comp="2144" pin=0"/></net>

<net id="2884"><net_src comp="2876" pin="2"/><net_sink comp="2147" pin=1"/></net>

<net id="2885"><net_src comp="2876" pin="2"/><net_sink comp="2162" pin=1"/></net>

<net id="2890"><net_src comp="2171" pin="1"/><net_sink comp="2886" pin=0"/></net>

<net id="2891"><net_src comp="2171" pin="1"/><net_sink comp="2886" pin=1"/></net>

<net id="2892"><net_src comp="2886" pin="2"/><net_sink comp="2174" pin=1"/></net>

<net id="2893"><net_src comp="2886" pin="2"/><net_sink comp="2181" pin=0"/></net>

<net id="2894"><net_src comp="2886" pin="2"/><net_sink comp="2184" pin=1"/></net>

<net id="2895"><net_src comp="2886" pin="2"/><net_sink comp="2199" pin=1"/></net>

<net id="2900"><net_src comp="2220" pin="1"/><net_sink comp="2896" pin=0"/></net>

<net id="2901"><net_src comp="2220" pin="1"/><net_sink comp="2896" pin=1"/></net>

<net id="2902"><net_src comp="2896" pin="2"/><net_sink comp="2224" pin=1"/></net>

<net id="2903"><net_src comp="2896" pin="2"/><net_sink comp="2231" pin=0"/></net>

<net id="2904"><net_src comp="2896" pin="2"/><net_sink comp="2234" pin=1"/></net>

<net id="2905"><net_src comp="2896" pin="2"/><net_sink comp="2243" pin=1"/></net>

<net id="2909"><net_src comp="246" pin="2"/><net_sink comp="2906" pin=0"/></net>

<net id="2910"><net_src comp="2906" pin="1"/><net_sink comp="1732" pin=1"/></net>

<net id="2914"><net_src comp="389" pin="2"/><net_sink comp="2911" pin=0"/></net>

<net id="2915"><net_src comp="2911" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="2916"><net_src comp="2911" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="2917"><net_src comp="2911" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="2921"><net_src comp="395" pin="3"/><net_sink comp="2918" pin=0"/></net>

<net id="2922"><net_src comp="2918" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="2923"><net_src comp="2918" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="2927"><net_src comp="403" pin="4"/><net_sink comp="2924" pin=0"/></net>

<net id="2928"><net_src comp="2924" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="2932"><net_src comp="413" pin="3"/><net_sink comp="2929" pin=0"/></net>

<net id="2933"><net_src comp="2929" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="2937"><net_src comp="429" pin="2"/><net_sink comp="2934" pin=0"/></net>

<net id="2938"><net_src comp="2934" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="2942"><net_src comp="435" pin="2"/><net_sink comp="2939" pin=0"/></net>

<net id="2943"><net_src comp="2939" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="2944"><net_src comp="2939" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="2948"><net_src comp="449" pin="1"/><net_sink comp="2945" pin=0"/></net>

<net id="2949"><net_src comp="2945" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="2953"><net_src comp="465" pin="2"/><net_sink comp="2950" pin=0"/></net>

<net id="2954"><net_src comp="2950" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="2955"><net_src comp="2950" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="2956"><net_src comp="2950" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="2957"><net_src comp="2950" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="2958"><net_src comp="2950" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="2959"><net_src comp="2950" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="2963"><net_src comp="472" pin="3"/><net_sink comp="2960" pin=0"/></net>

<net id="2964"><net_src comp="2960" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="2965"><net_src comp="2960" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2969"><net_src comp="331" pin="3"/><net_sink comp="2966" pin=0"/></net>

<net id="2970"><net_src comp="2966" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="2974"><net_src comp="488" pin="2"/><net_sink comp="2971" pin=0"/></net>

<net id="2975"><net_src comp="2971" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="2979"><net_src comp="494" pin="2"/><net_sink comp="2976" pin=0"/></net>

<net id="2980"><net_src comp="2976" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="2981"><net_src comp="2976" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="2985"><net_src comp="500" pin="1"/><net_sink comp="2982" pin=0"/></net>

<net id="2986"><net_src comp="2982" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="2990"><net_src comp="519" pin="2"/><net_sink comp="2987" pin=0"/></net>

<net id="2991"><net_src comp="2987" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="2992"><net_src comp="2987" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="2996"><net_src comp="526" pin="3"/><net_sink comp="2993" pin=0"/></net>

<net id="2997"><net_src comp="2993" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="2998"><net_src comp="2993" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="3002"><net_src comp="533" pin="2"/><net_sink comp="2999" pin=0"/></net>

<net id="3003"><net_src comp="2999" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="3004"><net_src comp="2999" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="3008"><net_src comp="549" pin="1"/><net_sink comp="3005" pin=0"/></net>

<net id="3009"><net_src comp="3005" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="3013"><net_src comp="338" pin="3"/><net_sink comp="3010" pin=0"/></net>

<net id="3014"><net_src comp="3010" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="3015"><net_src comp="3010" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="3019"><net_src comp="553" pin="3"/><net_sink comp="3016" pin=0"/></net>

<net id="3020"><net_src comp="3016" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="3024"><net_src comp="560" pin="3"/><net_sink comp="3021" pin=0"/></net>

<net id="3025"><net_src comp="3021" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="3032"><net_src comp="573" pin="2"/><net_sink comp="3029" pin=0"/></net>

<net id="3033"><net_src comp="3029" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="3037"><net_src comp="689" pin="3"/><net_sink comp="3034" pin=0"/></net>

<net id="3038"><net_src comp="3034" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="3042"><net_src comp="715" pin="2"/><net_sink comp="3039" pin=0"/></net>

<net id="3043"><net_src comp="3039" pin="1"/><net_sink comp="1158" pin=2"/></net>

<net id="3044"><net_src comp="3039" pin="1"/><net_sink comp="1164" pin=2"/></net>

<net id="3048"><net_src comp="804" pin="2"/><net_sink comp="3045" pin=0"/></net>

<net id="3049"><net_src comp="3045" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="3053"><net_src comp="827" pin="2"/><net_sink comp="3050" pin=0"/></net>

<net id="3054"><net_src comp="3050" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="3058"><net_src comp="845" pin="2"/><net_sink comp="3055" pin=0"/></net>

<net id="3059"><net_src comp="3055" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="3063"><net_src comp="850" pin="2"/><net_sink comp="3060" pin=0"/></net>

<net id="3064"><net_src comp="3060" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="3068"><net_src comp="881" pin="2"/><net_sink comp="3065" pin=0"/></net>

<net id="3069"><net_src comp="3065" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="3073"><net_src comp="900" pin="2"/><net_sink comp="3070" pin=0"/></net>

<net id="3074"><net_src comp="3070" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="3078"><net_src comp="905" pin="3"/><net_sink comp="3075" pin=0"/></net>

<net id="3079"><net_src comp="3075" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="3083"><net_src comp="338" pin="3"/><net_sink comp="3080" pin=0"/></net>

<net id="3084"><net_src comp="3080" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="3088"><net_src comp="929" pin="2"/><net_sink comp="3085" pin=0"/></net>

<net id="3089"><net_src comp="3085" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="3093"><net_src comp="941" pin="2"/><net_sink comp="3090" pin=0"/></net>

<net id="3094"><net_src comp="3090" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="3098"><net_src comp="959" pin="2"/><net_sink comp="3095" pin=0"/></net>

<net id="3099"><net_src comp="3095" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="3100"><net_src comp="3095" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="3104"><net_src comp="1141" pin="3"/><net_sink comp="3101" pin=0"/></net>

<net id="3105"><net_src comp="3101" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="3109"><net_src comp="2859" pin="2"/><net_sink comp="3106" pin=0"/></net>

<net id="3110"><net_src comp="3106" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="3114"><net_src comp="1185" pin="1"/><net_sink comp="3111" pin=0"/></net>

<net id="3115"><net_src comp="3111" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="3119"><net_src comp="2866" pin="2"/><net_sink comp="3116" pin=0"/></net>

<net id="3120"><net_src comp="3116" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="3121"><net_src comp="3116" pin="1"/><net_sink comp="1437" pin=1"/></net>

<net id="3122"><net_src comp="3116" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="3126"><net_src comp="1249" pin="3"/><net_sink comp="3123" pin=0"/></net>

<net id="3127"><net_src comp="3123" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="3128"><net_src comp="3123" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="3129"><net_src comp="3123" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="3133"><net_src comp="1256" pin="1"/><net_sink comp="3130" pin=0"/></net>

<net id="3134"><net_src comp="3130" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="3138"><net_src comp="1259" pin="4"/><net_sink comp="3135" pin=0"/></net>

<net id="3139"><net_src comp="3135" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="3143"><net_src comp="1268" pin="4"/><net_sink comp="3140" pin=0"/></net>

<net id="3144"><net_src comp="3140" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="3145"><net_src comp="3140" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="3149"><net_src comp="1281" pin="3"/><net_sink comp="3146" pin=0"/></net>

<net id="3150"><net_src comp="3146" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="3151"><net_src comp="3146" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="3155"><net_src comp="1322" pin="2"/><net_sink comp="3152" pin=0"/></net>

<net id="3156"><net_src comp="3152" pin="1"/><net_sink comp="1664" pin=2"/></net>

<net id="3157"><net_src comp="3152" pin="1"/><net_sink comp="1671" pin=2"/></net>

<net id="3161"><net_src comp="1342" pin="2"/><net_sink comp="3158" pin=0"/></net>

<net id="3162"><net_src comp="3158" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="3163"><net_src comp="3158" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="3167"><net_src comp="1348" pin="3"/><net_sink comp="3164" pin=0"/></net>

<net id="3168"><net_src comp="3164" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="3172"><net_src comp="1382" pin="2"/><net_sink comp="3169" pin=0"/></net>

<net id="3173"><net_src comp="3169" pin="1"/><net_sink comp="1600" pin=1"/></net>

<net id="3174"><net_src comp="3169" pin="1"/><net_sink comp="1605" pin=1"/></net>

<net id="3178"><net_src comp="1388" pin="2"/><net_sink comp="3175" pin=0"/></net>

<net id="3179"><net_src comp="3175" pin="1"/><net_sink comp="1600" pin=2"/></net>

<net id="3183"><net_src comp="1422" pin="2"/><net_sink comp="3180" pin=0"/></net>

<net id="3184"><net_src comp="3180" pin="1"/><net_sink comp="1631" pin=1"/></net>

<net id="3185"><net_src comp="3180" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="3189"><net_src comp="1458" pin="2"/><net_sink comp="3186" pin=0"/></net>

<net id="3190"><net_src comp="3186" pin="1"/><net_sink comp="1695" pin=2"/></net>

<net id="3191"><net_src comp="3186" pin="1"/><net_sink comp="1701" pin=2"/></net>

<net id="3195"><net_src comp="1542" pin="2"/><net_sink comp="3192" pin=0"/></net>

<net id="3196"><net_src comp="3192" pin="1"/><net_sink comp="1690" pin=1"/></net>

<net id="3200"><net_src comp="1560" pin="2"/><net_sink comp="3197" pin=0"/></net>

<net id="3201"><net_src comp="3197" pin="1"/><net_sink comp="1686" pin=1"/></net>

<net id="3205"><net_src comp="1571" pin="2"/><net_sink comp="3202" pin=0"/></net>

<net id="3206"><net_src comp="3202" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="3210"><net_src comp="1589" pin="2"/><net_sink comp="3207" pin=0"/></net>

<net id="3211"><net_src comp="3207" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="3215"><net_src comp="1594" pin="2"/><net_sink comp="3212" pin=0"/></net>

<net id="3216"><net_src comp="3212" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="3220"><net_src comp="1678" pin="3"/><net_sink comp="3217" pin=0"/></net>

<net id="3221"><net_src comp="3217" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="3225"><net_src comp="1791" pin="3"/><net_sink comp="3222" pin=0"/></net>

<net id="3226"><net_src comp="3222" pin="1"/><net_sink comp="2021" pin=1"/></net>

<net id="3230"><net_src comp="1799" pin="1"/><net_sink comp="3227" pin=0"/></net>

<net id="3231"><net_src comp="3227" pin="1"/><net_sink comp="2008" pin=1"/></net>

<net id="3235"><net_src comp="1803" pin="1"/><net_sink comp="3232" pin=0"/></net>

<net id="3236"><net_src comp="3232" pin="1"/><net_sink comp="1863" pin=1"/></net>

<net id="3240"><net_src comp="1807" pin="2"/><net_sink comp="3237" pin=0"/></net>

<net id="3244"><net_src comp="1813" pin="2"/><net_sink comp="3241" pin=0"/></net>

<net id="3245"><net_src comp="3241" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="3249"><net_src comp="1843" pin="2"/><net_sink comp="3246" pin=0"/></net>

<net id="3253"><net_src comp="1868" pin="3"/><net_sink comp="3250" pin=0"/></net>

<net id="3254"><net_src comp="3250" pin="1"/><net_sink comp="1919" pin=0"/></net>

<net id="3255"><net_src comp="3250" pin="1"/><net_sink comp="1946" pin=1"/></net>

<net id="3259"><net_src comp="1876" pin="2"/><net_sink comp="3256" pin=0"/></net>

<net id="3260"><net_src comp="3256" pin="1"/><net_sink comp="1969" pin=2"/></net>

<net id="3261"><net_src comp="3256" pin="1"/><net_sink comp="1976" pin=2"/></net>

<net id="3265"><net_src comp="1881" pin="3"/><net_sink comp="3262" pin=0"/></net>

<net id="3266"><net_src comp="3262" pin="1"/><net_sink comp="1914" pin=0"/></net>

<net id="3267"><net_src comp="3262" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="3271"><net_src comp="1889" pin="4"/><net_sink comp="3268" pin=0"/></net>

<net id="3272"><net_src comp="3268" pin="1"/><net_sink comp="1909" pin=0"/></net>

<net id="3273"><net_src comp="3268" pin="1"/><net_sink comp="1935" pin=0"/></net>

<net id="3277"><net_src comp="1903" pin="2"/><net_sink comp="3274" pin=0"/></net>

<net id="3278"><net_src comp="3274" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="3282"><net_src comp="1983" pin="3"/><net_sink comp="3279" pin=0"/></net>

<net id="3283"><net_src comp="3279" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="3284"><net_src comp="3279" pin="1"/><net_sink comp="2208" pin=0"/></net>

<net id="3288"><net_src comp="2126" pin="3"/><net_sink comp="3285" pin=0"/></net>

<net id="3289"><net_src comp="3285" pin="1"/><net_sink comp="2171" pin=0"/></net>

<net id="3290"><net_src comp="3285" pin="1"/><net_sink comp="2211" pin=0"/></net>

<net id="3294"><net_src comp="2876" pin="2"/><net_sink comp="3291" pin=0"/></net>

<net id="3295"><net_src comp="3291" pin="1"/><net_sink comp="2252" pin=1"/></net>

<net id="3296"><net_src comp="3291" pin="1"/><net_sink comp="2261" pin=1"/></net>

<net id="3297"><net_src comp="3291" pin="1"/><net_sink comp="2334" pin=1"/></net>

<net id="3301"><net_src comp="2137" pin="3"/><net_sink comp="3298" pin=0"/></net>

<net id="3302"><net_src comp="3298" pin="1"/><net_sink comp="2273" pin=0"/></net>

<net id="3303"><net_src comp="3298" pin="1"/><net_sink comp="2378" pin=0"/></net>

<net id="3304"><net_src comp="3298" pin="1"/><net_sink comp="2407" pin=0"/></net>

<net id="3308"><net_src comp="2144" pin="1"/><net_sink comp="3305" pin=0"/></net>

<net id="3309"><net_src comp="3305" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="3313"><net_src comp="2156" pin="2"/><net_sink comp="3310" pin=0"/></net>

<net id="3314"><net_src comp="3310" pin="1"/><net_sink comp="2347" pin=0"/></net>

<net id="3318"><net_src comp="2162" pin="4"/><net_sink comp="3315" pin=0"/></net>

<net id="3319"><net_src comp="3315" pin="1"/><net_sink comp="2316" pin=0"/></net>

<net id="3320"><net_src comp="3315" pin="1"/><net_sink comp="2321" pin=0"/></net>

<net id="3324"><net_src comp="2886" pin="2"/><net_sink comp="3321" pin=0"/></net>

<net id="3325"><net_src comp="3321" pin="1"/><net_sink comp="2418" pin=1"/></net>

<net id="3326"><net_src comp="3321" pin="1"/><net_sink comp="2427" pin=1"/></net>

<net id="3327"><net_src comp="3321" pin="1"/><net_sink comp="2500" pin=1"/></net>

<net id="3331"><net_src comp="2174" pin="3"/><net_sink comp="3328" pin=0"/></net>

<net id="3332"><net_src comp="3328" pin="1"/><net_sink comp="2439" pin=0"/></net>

<net id="3333"><net_src comp="3328" pin="1"/><net_sink comp="2544" pin=0"/></net>

<net id="3334"><net_src comp="3328" pin="1"/><net_sink comp="2573" pin=0"/></net>

<net id="3338"><net_src comp="2181" pin="1"/><net_sink comp="3335" pin=0"/></net>

<net id="3339"><net_src comp="3335" pin="1"/><net_sink comp="2434" pin=0"/></net>

<net id="3343"><net_src comp="2193" pin="2"/><net_sink comp="3340" pin=0"/></net>

<net id="3344"><net_src comp="3340" pin="1"/><net_sink comp="2513" pin=0"/></net>

<net id="3348"><net_src comp="2199" pin="4"/><net_sink comp="3345" pin=0"/></net>

<net id="3349"><net_src comp="3345" pin="1"/><net_sink comp="2482" pin=0"/></net>

<net id="3350"><net_src comp="3345" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="3354"><net_src comp="2896" pin="2"/><net_sink comp="3351" pin=0"/></net>

<net id="3355"><net_src comp="3351" pin="1"/><net_sink comp="2584" pin=1"/></net>

<net id="3356"><net_src comp="3351" pin="1"/><net_sink comp="2593" pin=1"/></net>

<net id="3357"><net_src comp="3351" pin="1"/><net_sink comp="2663" pin=1"/></net>

<net id="3361"><net_src comp="2224" pin="3"/><net_sink comp="3358" pin=0"/></net>

<net id="3362"><net_src comp="3358" pin="1"/><net_sink comp="2605" pin=0"/></net>

<net id="3363"><net_src comp="3358" pin="1"/><net_sink comp="2690" pin=0"/></net>

<net id="3364"><net_src comp="3358" pin="1"/><net_sink comp="2795" pin=0"/></net>

<net id="3368"><net_src comp="2231" pin="1"/><net_sink comp="3365" pin=0"/></net>

<net id="3369"><net_src comp="3365" pin="1"/><net_sink comp="2600" pin=0"/></net>

<net id="3373"><net_src comp="2234" pin="4"/><net_sink comp="3370" pin=0"/></net>

<net id="3374"><net_src comp="3370" pin="1"/><net_sink comp="2648" pin=0"/></net>

<net id="3378"><net_src comp="2243" pin="4"/><net_sink comp="3375" pin=0"/></net>

<net id="3379"><net_src comp="3375" pin="1"/><net_sink comp="2653" pin=0"/></net>

<net id="3380"><net_src comp="3375" pin="1"/><net_sink comp="2658" pin=0"/></net>

<net id="3384"><net_src comp="2282" pin="2"/><net_sink comp="3381" pin=0"/></net>

<net id="3385"><net_src comp="3381" pin="1"/><net_sink comp="2710" pin=2"/></net>

<net id="3386"><net_src comp="3381" pin="1"/><net_sink comp="2716" pin=2"/></net>

<net id="3390"><net_src comp="2360" pin="2"/><net_sink comp="3387" pin=0"/></net>

<net id="3391"><net_src comp="3387" pin="1"/><net_sink comp="2705" pin=1"/></net>

<net id="3395"><net_src comp="2378" pin="2"/><net_sink comp="3392" pin=0"/></net>

<net id="3396"><net_src comp="3392" pin="1"/><net_sink comp="2701" pin=1"/></net>

<net id="3400"><net_src comp="2389" pin="2"/><net_sink comp="3397" pin=0"/></net>

<net id="3401"><net_src comp="3397" pin="1"/><net_sink comp="2701" pin=0"/></net>

<net id="3405"><net_src comp="2407" pin="2"/><net_sink comp="3402" pin=0"/></net>

<net id="3406"><net_src comp="3402" pin="1"/><net_sink comp="2716" pin=0"/></net>

<net id="3410"><net_src comp="2412" pin="2"/><net_sink comp="3407" pin=0"/></net>

<net id="3411"><net_src comp="3407" pin="1"/><net_sink comp="2710" pin=0"/></net>

<net id="3415"><net_src comp="2448" pin="2"/><net_sink comp="3412" pin=0"/></net>

<net id="3416"><net_src comp="3412" pin="1"/><net_sink comp="2739" pin=2"/></net>

<net id="3417"><net_src comp="3412" pin="1"/><net_sink comp="2745" pin=2"/></net>

<net id="3421"><net_src comp="2526" pin="2"/><net_sink comp="3418" pin=0"/></net>

<net id="3422"><net_src comp="3418" pin="1"/><net_sink comp="2734" pin=1"/></net>

<net id="3426"><net_src comp="2544" pin="2"/><net_sink comp="3423" pin=0"/></net>

<net id="3427"><net_src comp="3423" pin="1"/><net_sink comp="2730" pin=1"/></net>

<net id="3431"><net_src comp="2555" pin="2"/><net_sink comp="3428" pin=0"/></net>

<net id="3432"><net_src comp="3428" pin="1"/><net_sink comp="2730" pin=0"/></net>

<net id="3436"><net_src comp="2573" pin="2"/><net_sink comp="3433" pin=0"/></net>

<net id="3437"><net_src comp="3433" pin="1"/><net_sink comp="2745" pin=0"/></net>

<net id="3441"><net_src comp="2578" pin="2"/><net_sink comp="3438" pin=0"/></net>

<net id="3442"><net_src comp="3438" pin="1"/><net_sink comp="2739" pin=0"/></net>

<net id="3446"><net_src comp="2614" pin="2"/><net_sink comp="3443" pin=0"/></net>

<net id="3447"><net_src comp="3443" pin="1"/><net_sink comp="2816" pin=2"/></net>

<net id="3448"><net_src comp="3443" pin="1"/><net_sink comp="2823" pin=2"/></net>

<net id="3452"><net_src comp="2634" pin="2"/><net_sink comp="3449" pin=0"/></net>

<net id="3453"><net_src comp="3449" pin="1"/><net_sink comp="2759" pin=0"/></net>

<net id="3454"><net_src comp="3449" pin="1"/><net_sink comp="2764" pin=0"/></net>

<net id="3458"><net_src comp="2640" pin="3"/><net_sink comp="3455" pin=0"/></net>

<net id="3459"><net_src comp="3455" pin="1"/><net_sink comp="2774" pin=0"/></net>

<net id="3463"><net_src comp="2653" pin="2"/><net_sink comp="3460" pin=0"/></net>

<net id="3464"><net_src comp="3460" pin="1"/><net_sink comp="2759" pin=1"/></net>

<net id="3465"><net_src comp="3460" pin="1"/><net_sink comp="2764" pin=1"/></net>

<net id="3469"><net_src comp="2658" pin="2"/><net_sink comp="3466" pin=0"/></net>

<net id="3470"><net_src comp="3466" pin="1"/><net_sink comp="2759" pin=2"/></net>

<net id="3474"><net_src comp="2690" pin="2"/><net_sink comp="3471" pin=0"/></net>

<net id="3475"><net_src comp="3471" pin="1"/><net_sink comp="2779" pin=1"/></net>

<net id="3476"><net_src comp="3471" pin="1"/><net_sink comp="2806" pin=1"/></net>

<net id="3480"><net_src comp="2695" pin="2"/><net_sink comp="3477" pin=0"/></net>

<net id="3481"><net_src comp="3477" pin="1"/><net_sink comp="2784" pin=1"/></net>

<net id="3482"><net_src comp="3477" pin="1"/><net_sink comp="2806" pin=0"/></net>

<net id="3486"><net_src comp="2722" pin="3"/><net_sink comp="3483" pin=0"/></net>

<net id="3487"><net_src comp="3483" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="3491"><net_src comp="2751" pin="3"/><net_sink comp="3488" pin=0"/></net>

<net id="3492"><net_src comp="3488" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="3496"><net_src comp="2830" pin="3"/><net_sink comp="3493" pin=0"/></net>

<net id="3497"><net_src comp="3493" pin="1"/><net_sink comp="312" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_0_data_stream_0_V | {11 }
	Port: img_0_data_stream_1_V | {11 }
	Port: img_0_data_stream_2_V | {11 }
 - Input state : 
	Port: inner_proc : img_0_data_stream_0_V | {}
	Port: inner_proc : img_0_data_stream_1_V | {}
	Port: inner_proc : img_0_data_stream_2_V | {}
	Port: inner_proc : im_V | {1 }
	Port: inner_proc : v_assign | {1 }
	Port: inner_proc : re_V | {1 }
	Port: inner_proc : zoom_factor_V | {1 }
  - Chain level:
	State 1
		shl_ln : 1
		sext_ln1118 : 1
		sext_ln1118_1 : 1
		r_V_11 : 2
		p_Result_2 : 3
		p_Val2_3 : 3
		p_Result_3 : 3
		tmp_3 : 3
		xor_ln779 : 4
		xor_ln785 : 4
		sext_ln728 : 1
		sext_ln1118_2 : 1
		r_V_14 : 2
		p_Result_12 : 3
		p_Result_13 : 3
		tmp_10 : 3
		xor_ln779_1 : 4
		xor_ln785_1 : 4
		p_Val2_9 : 2
		zext_ln340 : 3
		r_V_13 : 4
		trunc_ln703 : 5
		ret_V_11 : 6
		tmp_11 : 5
		p_Result_9 : 6
		trunc_ln2 : 6
		sext_ln713 : 7
		p_Result_10 : 6
		tmp_13 : 5
		tmp_16 : 5
	State 2
		icmp_ln28 : 1
		col : 1
		br_ln28 : 2
		trunc_ln746_1 : 1
		trunc_ln3 : 2
		p_Result_s : 1
		select_ln340_12 : 3
		tmp_8 : 4
		trunc_ln708_2 : 5
		sext_ln718 : 6
		trunc_ln414 : 4
		tmp_4_i : 5
		icmp_ln414_8 : 6
		zext_ln415 : 7
		p_Val2_1 : 8
		sext_ln415 : 9
		tmp_18 : 9
		carry : 10
		p_Result_1 : 9
		or_ln786_3 : 10
		real_top_V : 10
		icmp_ln414 : 1
		and_ln414 : 2
		zext_ln415_1 : 2
		p_Val2_4 : 3
		tmp_20 : 4
		xor_ln416_2 : 5
		carry_2 : 5
		p_Result_4 : 4
		Range2_all_ones : 1
		Range1_all_ones : 1
		Range1_all_zeros : 1
		deleted_zeros : 5
		and_ln779 : 2
		deleted_ones : 5
		and_ln781 : 5
		xor_ln785_2 : 6
		or_ln785 : 6
		overflow_1 : 6
		and_ln786 : 6
		or_ln786 : 6
		xor_ln786 : 6
		underflow : 6
		or_ln340 : 6
		tmp_10_i : 1
		icmp_ln414_2 : 2
		and_ln700_1 : 3
		zext_ln402 : 3
		p_Val2_12 : 4
		tmp : 5
		xor_ln416_4 : 6
		carry_6 : 6
		p_Result_11 : 5
		or_ln416_1 : 6
		or_ln416 : 6
		and_ln781_2 : 6
		and_ln786_4 : 6
		and_ln786_5 : 6
		or_ln786_5 : 6
		xor_ln786_2 : 6
		underflow_2 : 6
		icmp_ln414_3 : 1
		and_ln414_1 : 2
		p_Val2_14 : 2
		xor_ln416 : 1
		carry_8 : 1
		Range1_all_ones_3 : 1
		Range1_all_zeros_2 : 1
		deleted_zeros_2 : 1
		and_ln779_2 : 1
		deleted_ones_2 : 1
		and_ln781_3 : 1
		xor_ln785_6 : 2
		or_ln785_3 : 2
		overflow_5 : 2
		and_ln786_7 : 2
		or_ln786_6 : 2
		xor_ln786_3 : 2
		underflow_3 : 2
		or_ln340_9 : 2
		or_ln340_11 : 2
		or_ln340_10 : 2
		select_ln340_4 : 2
		select_ln388_3 : 2
		imag_btm_V : 3
	State 3
		sext_ln1118_3 : 1
		r_V_12 : 2
		trunc_ln414_1 : 3
		select_ln388_2 : 1
		imag_top_V : 1
		sext_ln1116_1 : 2
		r_V_15 : 3
		p_Result_15 : 4
		trunc_ln414_2 : 4
		p_Result_106_i_i : 4
		p_Result_107_i_i : 4
	State 4
		p_Result_5 : 1
		p_Val2_7 : 1
		p_Result_6 : 1
		and_ln700 : 2
		zext_ln415_2 : 2
		p_Val2_8 : 3
		tmp_24 : 4
		xor_ln416_3 : 5
		carry_4 : 5
		p_Result_7 : 4
		tmp_5 : 1
		Range2_all_ones_1 : 2
		tmp_6 : 1
		Range1_all_ones_1 : 2
		Range1_all_zeros_1 : 2
		tmp_26 : 1
		xor_ln779_2 : 2
		and_ln779_1 : 2
		deleted_ones_1 : 5
		and_ln786_2 : 6
		and_ln700_2 : 1
		zext_ln415_3 : 1
		p_Val2_17 : 2
		tmp_34 : 3
		xor_ln416_6 : 4
		carry_10 : 4
		p_Result_17 : 3
		deleted_zeros_3 : 4
		xor_ln779_3 : 1
		and_ln779_3 : 1
		deleted_ones_3 : 4
		and_ln781_4 : 4
		xor_ln785_7 : 5
		or_ln785_4 : 5
		overflow_6 : 5
		and_ln786_9 : 5
		or_ln786_7 : 5
		xor_ln786_4 : 5
		underflow_4 : 5
		or_ln340_12 : 5
	State 5
		xor_ln785_3 : 1
		or_ln785_1 : 1
		overflow_2 : 1
		x0_V : 1
		lhs_V : 1
		ret_V_12 : 2
		p_Result_18 : 3
		p_Val2_20 : 1
		p_Result_19 : 2
		xor_ln786_5 : 3
		underflow_5 : 3
		xor_ln340 : 4
		xor_ln340_1 : 4
		or_ln340_15 : 4
		select_ln340_6 : 4
		select_ln388_5 : 3
		y0_V : 4
		sext_ln56 : 5
		rhs_V_2 : 2
	State 6
		icmp_ln56 : 1
		iter : 1
		br_ln56 : 2
		lhs_V_4 : 1
		rhs_V_1 : 1
		ret_V : 2
		tmp_39 : 3
		icmp_ln1497 : 4
		br_ln56 : 5
		ret_V_13 : 2
		trunc_ln1192 : 3
		lhs_V_2 : 3
		ret_V_14 : 4
		p_Result_20 : 5
		p_Val2_26 : 4
		p_Result_21 : 5
		p_Result_112_i_i : 5
		sext_ln703_6 : 1
		ret_V_15 : 2
	State 7
		or_ln785_5 : 1
		overflow_7 : 1
		or_ln786_1 : 1
		underflow_6 : 1
		or_ln340_16 : 1
		xor_ln340_2 : 1
		or_ln340_17 : 1
		select_ln340_7 : 1
		select_ln388_6 : 1
		x_V : 1
		ret_V_16 : 1
		trunc_ln1192_1 : 2
		ret_V_17 : 2
		p_Result_22 : 3
		p_Val2_32 : 3
		p_Result_23 : 4
		tmp_s : 3
		icmp_ln785_1 : 4
		or_ln785_6 : 5
		xor_ln785_10 : 4
		overflow_8 : 5
		xor_ln786_7 : 5
		icmp_ln786_1 : 4
		or_ln786_2 : 5
		underflow_7 : 5
		or_ln340_18 : 5
		xor_ln340_3 : 5
		or_ln340_19 : 5
		select_ln340_8 : 5
		select_ln388_7 : 5
		y_V : 5
	State 8
		r_V_16 : 1
		p_Result_24 : 2
		trunc_ln414_3 : 2
		p_Result_119_i_i : 2
		Range2_all_ones_5 : 3
		p_Result_120_i_i : 2
		r_V_17 : 1
		p_Result_27 : 2
		trunc_ln414_4 : 2
		p_Result_124_i_i : 2
		Range2_all_ones_6 : 3
		p_Result_125_i_i : 2
		ret_V_9 : 1
		r_V_9 : 2
		r_V_18 : 3
		p_Result_30 : 4
		trunc_ln414_5 : 4
		p_Result_129_i_i : 4
		p_Result_130_i_i : 4
	State 9
		and_ln700_3 : 1
		zext_ln415_4 : 1
		p_Val2_35 : 2
		tmp_48 : 3
		xor_ln416_7 : 4
		carry_12 : 4
		p_Result_26 : 3
		deleted_zeros_4 : 4
		xor_ln779_4 : 1
		and_ln779_4 : 1
		deleted_ones_5 : 4
		and_ln781_5 : 4
		xor_ln785_11 : 5
		or_ln785_7 : 5
		overflow_9 : 5
		and_ln786_14 : 5
		or_ln786_8 : 5
		xor_ln786_8 : 5
		underflow_8 : 5
		or_ln340_20 : 5
		and_ln700_4 : 1
		zext_ln415_5 : 1
		p_Val2_38 : 2
		tmp_53 : 3
		xor_ln416_8 : 4
		carry_14 : 4
		p_Result_29 : 3
		deleted_zeros_5 : 4
		xor_ln779_5 : 1
		and_ln779_5 : 1
		deleted_ones_6 : 4
		and_ln781_6 : 4
		xor_ln785_13 : 5
		or_ln785_8 : 5
		overflow_10 : 5
		and_ln786_16 : 5
		or_ln786_9 : 5
		xor_ln786_9 : 5
		underflow_9 : 5
		or_ln340_23 : 5
		and_ln700_5 : 1
		zext_ln415_6 : 1
		p_Val2_43 : 2
		tmp_58 : 3
		xor_ln416_9 : 4
		carry_16 : 4
		p_Result_32 : 3
		xor_ln779_6 : 1
		and_ln779_6 : 1
		deleted_ones_7 : 4
		and_ln786_18 : 5
	State 10
		xor_ln785_15 : 1
		or_ln785_9 : 1
		overflow_11 : 1
		zsquare_V : 1
		empty_23 : 1
	State 11
		write_ln703 : 1
		write_ln703 : 1
		write_ln703 : 1
		empty_20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_9_fu_504        |    0    |    0    |    17   |
|          |     select_ln340_12_fu_599     |    0    |    0    |    17   |
|          |        real_top_V_fu_689       |    0    |    0    |    18   |
|          |      deleted_zeros_fu_783      |    0    |    0    |    2    |
|          |       deleted_ones_fu_796      |    0    |    0    |    2    |
|          |     deleted_zeros_2_fu_1041    |    0    |    0    |    2    |
|          |     deleted_ones_2_fu_1054     |    0    |    0    |    2    |
|          |     select_ln340_4_fu_1125     |    0    |    0    |    18   |
|          |     select_ln388_3_fu_1133     |    0    |    0    |    18   |
|          |       imag_btm_V_fu_1141       |    0    |    0    |    18   |
|          |      select_ln340_fu_1158      |    0    |    0    |    18   |
|          |      select_ln388_fu_1164      |    0    |    0    |    18   |
|          |       real_btm_V_fu_1170       |    0    |    0    |    18   |
|          |     select_ln340_3_fu_1219     |    0    |    0    |    18   |
|          |     select_ln388_2_fu_1227     |    0    |    0    |    18   |
|          |       imag_top_V_fu_1234       |    0    |    0    |    18   |
|          |     deleted_ones_1_fu_1414     |    0    |    0    |    2    |
|          |     deleted_zeros_3_fu_1507    |    0    |    0    |    2    |
|          |     deleted_ones_3_fu_1534     |    0    |    0    |    2    |
|          |     deleted_zeros_1_fu_1600    |    0    |    0    |    2    |
|          |     select_ln340_1_fu_1664     |    0    |    0    |    18   |
|          |     select_ln388_1_fu_1671     |    0    |    0    |    18   |
|          |          x0_V_fu_1678          |    0    |    0    |    18   |
|          |     select_ln340_5_fu_1695     |    0    |    0    |    18   |
|  select  |     select_ln388_4_fu_1701     |    0    |    0    |    18   |
|          |        p_Val2_18_fu_1707       |    0    |    0    |    18   |
|          |     select_ln340_6_fu_1775     |    0    |    0    |    18   |
|          |     select_ln388_5_fu_1783     |    0    |    0    |    18   |
|          |          y0_V_fu_1791          |    0    |    0    |    18   |
|          |     select_ln340_7_fu_1969     |    0    |    0    |    18   |
|          |     select_ln388_6_fu_1976     |    0    |    0    |    18   |
|          |           x_V_fu_1983          |    0    |    0    |    18   |
|          |     select_ln340_8_fu_2110     |    0    |    0    |    18   |
|          |     select_ln388_7_fu_2118     |    0    |    0    |    18   |
|          |           y_V_fu_2126          |    0    |    0    |    18   |
|          |     deleted_zeros_4_fu_2326    |    0    |    0    |    2    |
|          |     deleted_ones_5_fu_2352     |    0    |    0    |    2    |
|          |     deleted_zeros_5_fu_2492    |    0    |    0    |    2    |
|          |     deleted_ones_6_fu_2518     |    0    |    0    |    2    |
|          |     deleted_ones_7_fu_2682     |    0    |    0    |    2    |
|          |     select_ln340_9_fu_2710     |    0    |    0    |    18   |
|          |     select_ln388_8_fu_2716     |    0    |    0    |    18   |
|          |        rsquare_V_fu_2722       |    0    |    0    |    18   |
|          |     select_ln340_10_fu_2739    |    0    |    0    |    18   |
|          |     select_ln388_9_fu_2745     |    0    |    0    |    18   |
|          |        isquare_V_fu_2751       |    0    |    0    |    18   |
|          |     deleted_zeros_6_fu_2759    |    0    |    0    |    2    |
|          |     select_ln340_11_fu_2816    |    0    |    0    |    18   |
|          |     select_ln388_10_fu_2823    |    0    |    0    |    18   |
|          |        zsquare_V_fu_2830       |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|
|          |           col_fu_573           |    0    |    0    |    13   |
|          |         p_Val2_1_fu_651        |    0    |    0    |    21   |
|          |         p_Val2_4_fu_715        |    0    |    0    |    25   |
|          |        p_Val2_12_fu_881        |    0    |    0    |    21   |
|          |        ret_V_10_fu_1277        |    0    |    0    |    43   |
|          |        p_Val2_8_fu_1322        |    0    |    0    |    25   |
|          |        p_Val2_17_fu_1458       |    0    |    0    |    25   |
|          |        ret_V_12_fu_1719        |    0    |    0    |    25   |
|          |        p_Val2_20_fu_1732       |    0    |    0    |    25   |
|    add   |          iter_fu_1813          |    0    |    0    |    13   |
|          |          ret_V_fu_1827         |    0    |    0    |    25   |
|          |        ret_V_14_fu_1863        |    0    |    0    |    26   |
|          |        p_Val2_26_fu_1876       |    0    |    0    |    25   |
|          |        ret_V_17_fu_2008        |    0    |    0    |    27   |
|          |        p_Val2_32_fu_2021       |    0    |    0    |    25   |
|          |         ret_V_9_fu_2214        |    0    |    0    |    25   |
|          |        p_Val2_35_fu_2282       |    0    |    0    |    25   |
|          |        p_Val2_38_fu_2448       |    0    |    0    |    25   |
|          |        p_Val2_43_fu_2614       |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln28_fu_567        |    0    |    0    |    9    |
|          |       icmp_ln414_8_fu_641      |    0    |    0    |    13   |
|          |        icmp_ln414_fu_700       |    0    |    0    |    13   |
|          |     Range2_all_ones_fu_756     |    0    |    0    |    8    |
|          |     Range1_all_ones_fu_771     |    0    |    0    |    9    |
|          |     Range1_all_zeros_fu_777    |    0    |    0    |    9    |
|          |       icmp_ln414_2_fu_866      |    0    |    0    |    13   |
|          |       icmp_ln414_3_fu_967      |    0    |    0    |    13   |
|          |    Range1_all_ones_3_fu_1029   |    0    |    0    |    8    |
|          |   Range1_all_zeros_2_fu_1035   |    0    |    0    |    8    |
|          |      icmp_ln414_1_fu_1307      |    0    |    0    |    13   |
|          |    Range2_all_ones_1_fu_1366   |    0    |    0    |    8    |
|          |    Range1_all_ones_1_fu_1382   |    0    |    0    |    9    |
|          |   Range1_all_zeros_1_fu_1388   |    0    |    0    |    9    |
|          |      icmp_ln414_4_fu_1444      |    0    |    0    |    13   |
|          |    Range2_all_ones_4_fu_1492   |    0    |    0    |    8    |
|          |    Range1_all_ones_4_fu_1497   |    0    |    0    |    9    |
|   icmp   |   Range1_all_zeros_3_fu_1502   |    0    |    0    |    9    |
|          |        icmp_ln56_fu_1807       |    0    |    0    |    9    |
|          |       icmp_ln1497_fu_1843      |    0    |    0    |    8    |
|          |       icmp_ln785_fu_1909       |    0    |    0    |    8    |
|          |       icmp_ln786_fu_1935       |    0    |    0    |    8    |
|          |      icmp_ln785_1_fu_2044      |    0    |    0    |    8    |
|          |      icmp_ln786_1_fu_2074      |    0    |    0    |    8    |
|          |    Range2_all_ones_5_fu_2156   |    0    |    0    |    8    |
|          |    Range2_all_ones_6_fu_2193   |    0    |    0    |    8    |
|          |      icmp_ln414_5_fu_2268      |    0    |    0    |    13   |
|          |    Range1_all_ones_6_fu_2316   |    0    |    0    |    9    |
|          |   Range1_all_zeros_4_fu_2321   |    0    |    0    |    9    |
|          |      icmp_ln414_6_fu_2434      |    0    |    0    |    13   |
|          |    Range1_all_ones_7_fu_2482   |    0    |    0    |    9    |
|          |   Range1_all_zeros_5_fu_2487   |    0    |    0    |    9    |
|          |      icmp_ln414_7_fu_2600      |    0    |    0    |    13   |
|          |    Range2_all_ones_7_fu_2648   |    0    |    0    |    9    |
|          |    Range1_all_ones_8_fu_2653   |    0    |    0    |    11   |
|          |   Range1_all_zeros_6_fu_2658   |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |          r_V_11_fu_389         |    0    |    0    |    42   |
|          |          r_V_14_fu_465         |    0    |    0    |    41   |
|    sub   |        ret_V_13_fu_1849        |    0    |    0    |    25   |
|          |        ret_V_15_fu_1903        |    0    |    0    |    25   |
|          |        ret_V_16_fu_1998        |    0    |    0    |    26   |
|----------|--------------------------------|---------|---------|---------|
|          |        xor_ln779_fu_429        |    0    |    0    |    2    |
|          |        xor_ln785_fu_435        |    0    |    0    |    2    |
|          |       xor_ln779_1_fu_488       |    0    |    0    |    2    |
|          |       xor_ln785_1_fu_494       |    0    |    0    |    2    |
|          |         ret_V_11_fu_519        |    0    |    0    |    30   |
|          |        p_Result_9_fu_533       |    0    |    0    |    2    |
|          |          carry_fu_669          |    0    |    0    |    2    |
|          |       xor_ln416_2_fu_728       |    0    |    0    |    2    |
|          |       xor_ln785_2_fu_810       |    0    |    0    |    2    |
|          |        xor_ln786_fu_839        |    0    |    0    |    2    |
|          |       xor_ln416_4_fu_894       |    0    |    0    |    2    |
|          |       xor_ln416_5_fu_913       |    0    |    0    |    2    |
|          |       xor_ln786_2_fu_953       |    0    |    0    |    2    |
|          |        xor_ln416_fu_1002       |    0    |    0    |    2    |
|          |       xor_ln785_6_fu_1068      |    0    |    0    |    2    |
|          |       xor_ln786_3_fu_1097      |    0    |    0    |    2    |
|          |       xor_ln785_5_fu_1191      |    0    |    0    |    2    |
|          |       xor_ln416_3_fu_1336      |    0    |    0    |    2    |
|          |       xor_ln779_2_fu_1402      |    0    |    0    |    2    |
|          |       xor_ln416_6_fu_1472      |    0    |    0    |    2    |
|          |       xor_ln779_3_fu_1522      |    0    |    0    |    2    |
|          |       xor_ln785_7_fu_1548      |    0    |    0    |    2    |
|          |       xor_ln785_8_fu_1560      |    0    |    0    |    2    |
|          |       xor_ln786_4_fu_1583      |    0    |    0    |    2    |
|          |       xor_ln785_3_fu_1609      |    0    |    0    |    2    |
|    xor   |       xor_ln785_4_fu_1620      |    0    |    0    |    2    |
|          |       xor_ln786_1_fu_1636      |    0    |    0    |    2    |
|          |       xor_ln786_5_fu_1745      |    0    |    0    |    2    |
|          |        xor_ln340_fu_1757       |    0    |    0    |    2    |
|          |       xor_ln340_1_fu_1763      |    0    |    0    |    2    |
|          |       xor_ln785_9_fu_1919      |    0    |    0    |    2    |
|          |       xor_ln786_6_fu_1930      |    0    |    0    |    2    |
|          |       xor_ln340_2_fu_1957      |    0    |    0    |    2    |
|          |      xor_ln785_10_fu_2056      |    0    |    0    |    2    |
|          |       xor_ln786_7_fu_2068      |    0    |    0    |    2    |
|          |       xor_ln340_3_fu_2098      |    0    |    0    |    2    |
|          |       xor_ln416_7_fu_2296      |    0    |    0    |    2    |
|          |       xor_ln779_4_fu_2341      |    0    |    0    |    2    |
|          |      xor_ln785_11_fu_2366      |    0    |    0    |    2    |
|          |      xor_ln785_12_fu_2378      |    0    |    0    |    2    |
|          |       xor_ln786_8_fu_2401      |    0    |    0    |    2    |
|          |       xor_ln416_8_fu_2462      |    0    |    0    |    2    |
|          |       xor_ln779_5_fu_2507      |    0    |    0    |    2    |
|          |      xor_ln785_13_fu_2532      |    0    |    0    |    2    |
|          |      xor_ln785_14_fu_2544      |    0    |    0    |    2    |
|          |       xor_ln786_9_fu_2567      |    0    |    0    |    2    |
|          |       xor_ln416_9_fu_2628      |    0    |    0    |    2    |
|          |       xor_ln779_6_fu_2670      |    0    |    0    |    2    |
|          |      xor_ln785_16_fu_2690      |    0    |    0    |    2    |
|          |      xor_ln785_15_fu_2768      |    0    |    0    |    2    |
|          |      xor_ln786_10_fu_2789      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        and_ln414_fu_706        |    0    |    0    |    2    |
|          |         carry_2_fu_734         |    0    |    0    |    2    |
|          |        and_ln779_fu_791        |    0    |    0    |    2    |
|          |        and_ln781_fu_804        |    0    |    0    |    2    |
|          |        overflow_1_fu_822       |    0    |    0    |    2    |
|          |        and_ln786_fu_827        |    0    |    0    |    2    |
|          |        underflow_fu_845        |    0    |    0    |    2    |
|          |       and_ln700_1_fu_872       |    0    |    0    |    2    |
|          |         carry_6_fu_900         |    0    |    0    |    2    |
|          |       and_ln781_2_fu_929       |    0    |    0    |    2    |
|          |       and_ln786_4_fu_935       |    0    |    0    |    2    |
|          |       and_ln786_5_fu_941       |    0    |    0    |    2    |
|          |       underflow_2_fu_959       |    0    |    0    |    2    |
|          |       and_ln414_1_fu_973       |    0    |    0    |    2    |
|          |         carry_8_fu_1008        |    0    |    0    |    2    |
|          |       and_ln779_2_fu_1049      |    0    |    0    |    2    |
|          |       and_ln781_3_fu_1062      |    0    |    0    |    2    |
|          |       overflow_5_fu_1080       |    0    |    0    |    2    |
|          |       and_ln786_7_fu_1085      |    0    |    0    |    2    |
|          |       underflow_3_fu_1103      |    0    |    0    |    2    |
|          |       overflow_4_fu_1200       |    0    |    0    |    2    |
|          |        and_ln700_fu_1312       |    0    |    0    |    2    |
|          |         carry_4_fu_1342        |    0    |    0    |    2    |
|          |       and_ln779_1_fu_1408      |    0    |    0    |    2    |
|          |       and_ln786_2_fu_1422      |    0    |    0    |    2    |
|          |       and_ln700_2_fu_1449      |    0    |    0    |    2    |
|          |        carry_10_fu_1478        |    0    |    0    |    2    |
|          |       and_ln779_3_fu_1528      |    0    |    0    |    2    |
|          |       and_ln781_4_fu_1542      |    0    |    0    |    2    |
|          |       overflow_6_fu_1565       |    0    |    0    |    2    |
|    and   |       and_ln786_9_fu_1571      |    0    |    0    |    2    |
|          |       underflow_4_fu_1589      |    0    |    0    |    2    |
|          |       and_ln781_1_fu_1605      |    0    |    0    |    2    |
|          |       overflow_2_fu_1625       |    0    |    0    |    2    |
|          |       underflow_1_fu_1642      |    0    |    0    |    2    |
|          |       underflow_5_fu_1751      |    0    |    0    |    2    |
|          |       overflow_7_fu_1924       |    0    |    0    |    2    |
|          |       underflow_6_fu_1946      |    0    |    0    |    2    |
|          |       overflow_8_fu_2062       |    0    |    0    |    2    |
|          |       underflow_7_fu_2086      |    0    |    0    |    2    |
|          |       and_ln700_3_fu_2273      |    0    |    0    |    2    |
|          |        carry_12_fu_2302        |    0    |    0    |    2    |
|          |       and_ln779_4_fu_2347      |    0    |    0    |    2    |
|          |       and_ln781_5_fu_2360      |    0    |    0    |    2    |
|          |       overflow_9_fu_2383       |    0    |    0    |    2    |
|          |      and_ln786_14_fu_2389      |    0    |    0    |    2    |
|          |       underflow_8_fu_2407      |    0    |    0    |    2    |
|          |       and_ln700_4_fu_2439      |    0    |    0    |    2    |
|          |        carry_14_fu_2468        |    0    |    0    |    2    |
|          |       and_ln779_5_fu_2513      |    0    |    0    |    2    |
|          |       and_ln781_6_fu_2526      |    0    |    0    |    2    |
|          |       overflow_10_fu_2549      |    0    |    0    |    2    |
|          |      and_ln786_16_fu_2555      |    0    |    0    |    2    |
|          |       underflow_9_fu_2573      |    0    |    0    |    2    |
|          |       and_ln700_5_fu_2605      |    0    |    0    |    2    |
|          |        carry_16_fu_2634        |    0    |    0    |    2    |
|          |       and_ln779_6_fu_2676      |    0    |    0    |    2    |
|          |      and_ln786_18_fu_2695      |    0    |    0    |    2    |
|          |       and_ln781_7_fu_2764      |    0    |    0    |    2    |
|          |       overflow_11_fu_2779      |    0    |    0    |    2    |
|          |      underflow_10_fu_2795      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        or_ln786_3_fu_683       |    0    |    0    |    2    |
|          |         or_ln785_fu_816        |    0    |    0    |    2    |
|          |         or_ln786_fu_833        |    0    |    0    |    2    |
|          |         or_ln340_fu_850        |    0    |    0    |    2    |
|          |        or_ln416_1_fu_918       |    0    |    0    |    2    |
|          |         or_ln416_fu_924        |    0    |    0    |    2    |
|          |        or_ln786_5_fu_947       |    0    |    0    |    2    |
|          |       or_ln785_3_fu_1074       |    0    |    0    |    2    |
|          |       or_ln786_6_fu_1091       |    0    |    0    |    2    |
|          |       or_ln340_9_fu_1108       |    0    |    0    |    2    |
|          |       or_ln340_11_fu_1114      |    0    |    0    |    2    |
|          |       or_ln340_10_fu_1119      |    0    |    0    |    2    |
|          |       or_ln340_2_fu_1149       |    0    |    0    |    2    |
|          |       or_ln340_1_fu_1153       |    0    |    0    |    2    |
|          |       or_ln785_2_fu_1195       |    0    |    0    |    2    |
|          |       or_ln340_6_fu_1205       |    0    |    0    |    2    |
|          |       or_ln340_8_fu_1210       |    0    |    0    |    2    |
|          |       or_ln340_7_fu_1214       |    0    |    0    |    2    |
|          |       or_ln785_4_fu_1554       |    0    |    0    |    2    |
|          |       or_ln786_7_fu_1577       |    0    |    0    |    2    |
|          |       or_ln340_12_fu_1594      |    0    |    0    |    2    |
|          |       or_ln785_1_fu_1615       |    0    |    0    |    2    |
|          |       or_ln786_4_fu_1631       |    0    |    0    |    2    |
|          |       or_ln340_3_fu_1647       |    0    |    0    |    2    |
|          |       or_ln340_5_fu_1653       |    0    |    0    |    2    |
|    or    |       or_ln340_4_fu_1658       |    0    |    0    |    2    |
|          |       or_ln340_14_fu_1686      |    0    |    0    |    2    |
|          |       or_ln340_13_fu_1690      |    0    |    0    |    2    |
|          |       or_ln340_15_fu_1769      |    0    |    0    |    2    |
|          |       or_ln785_5_fu_1914       |    0    |    0    |    2    |
|          |       or_ln786_1_fu_1940       |    0    |    0    |    2    |
|          |       or_ln340_16_fu_1951      |    0    |    0    |    2    |
|          |       or_ln340_17_fu_1963      |    0    |    0    |    2    |
|          |       or_ln785_6_fu_2050       |    0    |    0    |    2    |
|          |       or_ln786_2_fu_2080       |    0    |    0    |    2    |
|          |       or_ln340_18_fu_2092      |    0    |    0    |    2    |
|          |       or_ln340_19_fu_2104      |    0    |    0    |    2    |
|          |       or_ln785_7_fu_2372       |    0    |    0    |    2    |
|          |       or_ln786_8_fu_2395       |    0    |    0    |    2    |
|          |       or_ln340_20_fu_2412      |    0    |    0    |    2    |
|          |       or_ln785_8_fu_2538       |    0    |    0    |    2    |
|          |       or_ln786_9_fu_2561       |    0    |    0    |    2    |
|          |       or_ln340_23_fu_2578      |    0    |    0    |    2    |
|          |       or_ln340_21_fu_2701      |    0    |    0    |    2    |
|          |       or_ln340_22_fu_2705      |    0    |    0    |    2    |
|          |       or_ln340_24_fu_2730      |    0    |    0    |    2    |
|          |       or_ln340_25_fu_2734      |    0    |    0    |    2    |
|          |       or_ln785_9_fu_2774       |    0    |    0    |    2    |
|          |       or_ln786_10_fu_2784      |    0    |    0    |    2    |
|          |       or_ln340_26_fu_2800      |    0    |    0    |    2    |
|          |       or_ln340_27_fu_2806      |    0    |    0    |    2    |
|          |       or_ln340_28_fu_2810      |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |         r_V_13_fu_2849         |    1    |    0    |    0    |
|          |         r_V_12_fu_2859         |    1    |    0    |    0    |
|    mul   |         r_V_15_fu_2866         |    1    |    0    |    0    |
|          |         r_V_16_fu_2876         |    1    |    0    |    0    |
|          |         r_V_17_fu_2886         |    1    |    0    |    0    |
|          |         r_V_18_fu_2896         |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          | zoom_factor_V_read_read_fu_228 |    0    |    0    |    0    |
|   read   |      re_V_read_read_fu_234     |    0    |    0    |    0    |
|          |    v_assign_read_read_fu_240   |    0    |    0    |    0    |
|          |      im_V_read_read_fu_246     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |    write_ln703_write_fu_252    |    0    |    0    |    0    |
|   write  |    write_ln703_write_fu_259    |    0    |    0    |    0    |
|          |    write_ln703_write_fu_266    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_331           |    0    |    0    |    0    |
|          |           grp_fu_338           |    0    |    0    |    0    |
|          |        p_Result_8_fu_357       |    0    |    0    |    0    |
|          |        p_Result_2_fu_395       |    0    |    0    |    0    |
|          |        p_Result_3_fu_413       |    0    |    0    |    0    |
|          |          tmp_3_fu_421          |    0    |    0    |    0    |
|          |       p_Result_12_fu_472       |    0    |    0    |    0    |
|          |          tmp_10_fu_480         |    0    |    0    |    0    |
|          |          tmp_11_fu_526         |    0    |    0    |    0    |
|          |          tmp_13_fu_553         |    0    |    0    |    0    |
|          |          tmp_16_fu_560         |    0    |    0    |    0    |
|          |        p_Result_s_fu_591       |    0    |    0    |    0    |
|          |          tmp_18_fu_661         |    0    |    0    |    0    |
|          |        p_Result_1_fu_675       |    0    |    0    |    0    |
|          |          tmp_20_fu_720         |    0    |    0    |    0    |
|          |        p_Result_4_fu_739       |    0    |    0    |    0    |
|          |           tmp_fu_886           |    0    |    0    |    0    |
|          |       p_Result_11_fu_905       |    0    |    0    |    0    |
|          |          tmp_29_fu_995         |    0    |    0    |    0    |
|          |    Range2_all_ones_3_fu_1013   |    0    |    0    |    0    |
|          |       p_Result_15_fu_1249      |    0    |    0    |    0    |
|          |       p_Result_5_fu_1281       |    0    |    0    |    0    |
|          |       p_Result_6_fu_1299       |    0    |    0    |    0    |
|          |         tmp_24_fu_1328         |    0    |    0    |    0    |
|          |       p_Result_7_fu_1348       |    0    |    0    |    0    |
| bitselect|         tmp_26_fu_1394         |    0    |    0    |    0    |
|          |       p_Result_16_fu_1437      |    0    |    0    |    0    |
|          |         tmp_34_fu_1464         |    0    |    0    |    0    |
|          |       p_Result_17_fu_1484      |    0    |    0    |    0    |
|          |         tmp_36_fu_1515         |    0    |    0    |    0    |
|          |       p_Result_18_fu_1724      |    0    |    0    |    0    |
|          |       p_Result_19_fu_1737      |    0    |    0    |    0    |
|          |       p_Result_20_fu_1868      |    0    |    0    |    0    |
|          |       p_Result_21_fu_1881      |    0    |    0    |    0    |
|          |       p_Result_22_fu_2013      |    0    |    0    |    0    |
|          |       p_Result_23_fu_2026      |    0    |    0    |    0    |
|          |       p_Result_24_fu_2137      |    0    |    0    |    0    |
|          |       p_Result_27_fu_2174      |    0    |    0    |    0    |
|          |       p_Result_30_fu_2224      |    0    |    0    |    0    |
|          |       p_Result_25_fu_2261      |    0    |    0    |    0    |
|          |         tmp_48_fu_2288         |    0    |    0    |    0    |
|          |       p_Result_26_fu_2308      |    0    |    0    |    0    |
|          |         tmp_50_fu_2334         |    0    |    0    |    0    |
|          |       p_Result_28_fu_2427      |    0    |    0    |    0    |
|          |         tmp_53_fu_2454         |    0    |    0    |    0    |
|          |       p_Result_29_fu_2474      |    0    |    0    |    0    |
|          |         tmp_55_fu_2500         |    0    |    0    |    0    |
|          |       p_Result_31_fu_2593      |    0    |    0    |    0    |
|          |         tmp_58_fu_2620         |    0    |    0    |    0    |
|          |       p_Result_32_fu_2640      |    0    |    0    |    0    |
|          |         tmp_60_fu_2663         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln746_fu_345       |    0    |    0    |    0    |
|          |       trunc_ln703_fu_516       |    0    |    0    |    0    |
|          |      trunc_ln746_1_fu_579      |    0    |    0    |    0    |
|          |       trunc_ln414_fu_629       |    0    |    0    |    0    |
|          |       trunc_ln718_fu_697       |    0    |    0    |    0    |
|          |      trunc_ln718_1_fu_856      |    0    |    0    |    0    |
|   trunc  |      trunc_ln718_2_fu_964      |    0    |    0    |    0    |
|          |      trunc_ln414_1_fu_1185     |    0    |    0    |    0    |
|          |      trunc_ln414_2_fu_1256     |    0    |    0    |    0    |
|          |      trunc_ln1192_fu_1855      |    0    |    0    |    0    |
|          |     trunc_ln1192_1_fu_2004     |    0    |    0    |    0    |
|          |      trunc_ln414_3_fu_2144     |    0    |    0    |    0    |
|          |      trunc_ln414_4_fu_2181     |    0    |    0    |    0    |
|          |      trunc_ln414_5_fu_2231     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          shl_ln_fu_349         |    0    |    0    |    0    |
|          |         shl_ln1_fu_365         |    0    |    0    |    0    |
|          |       shl_ln1118_1_fu_377      |    0    |    0    |    0    |
|          |          rhs_V_fu_441          |    0    |    0    |    0    |
|bitconcatenate|       shl_ln1118_2_fu_453      |    0    |    0    |    0    |
|          |        trunc_ln3_fu_583        |    0    |    0    |    0    |
|          |      trunc_ln708_2_fu_617      |    0    |    0    |    0    |
|          |         tmp_4_i_fu_633         |    0    |    0    |    0    |
|          |         tmp_10_i_fu_859        |    0    |    0    |    0    |
|          |        p_Val2_14_fu_987        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln1118_fu_373       |    0    |    0    |    0    |
|          |      sext_ln1118_1_fu_385      |    0    |    0    |    0    |
|          |        sext_ln728_fu_449       |    0    |    0    |    0    |
|          |      sext_ln1118_2_fu_461      |    0    |    0    |    0    |
|          |        sext_ln703_fu_500       |    0    |    0    |    0    |
|          |        sext_ln713_fu_549       |    0    |    0    |    0    |
|          |        sext_ln718_fu_625       |    0    |    0    |    0    |
|          |        sext_ln415_fu_657       |    0    |    0    |    0    |
|          |      sext_ln1118_3_fu_1178     |    0    |    0    |    0    |
|          |       sext_ln1116_fu_1182      |    0    |    0    |    0    |
|          |      sext_ln415_1_fu_1188      |    0    |    0    |    0    |
|          |      sext_ln1118_4_fu_1242     |    0    |    0    |    0    |
|          |      sext_ln1116_1_fu_1245     |    0    |    0    |    0    |
|   sext   |          lhs_V_fu_1715         |    0    |    0    |    0    |
|          |        sext_ln56_fu_1799       |    0    |    0    |    0    |
|          |         rhs_V_2_fu_1803        |    0    |    0    |    0    |
|          |         lhs_V_4_fu_1819        |    0    |    0    |    0    |
|          |         rhs_V_1_fu_1823        |    0    |    0    |    0    |
|          |         lhs_V_2_fu_1859        |    0    |    0    |    0    |
|          |      sext_ln703_6_fu_1899      |    0    |    0    |    0    |
|          |         lhs_V_3_fu_1991        |    0    |    0    |    0    |
|          |      sext_ln703_8_fu_1994      |    0    |    0    |    0    |
|          |           r_V_fu_2134          |    0    |    0    |    0    |
|          |          r_V_7_fu_2171         |    0    |    0    |    0    |
|          |      sext_ln703_9_fu_2208      |    0    |    0    |    0    |
|          |      sext_ln703_10_fu_2211     |    0    |    0    |    0    |
|          |          r_V_9_fu_2220         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_Val2_3_fu_403        |    0    |    0    |    0    |
|          |        trunc_ln2_fu_539        |    0    |    0    |    0    |
|          |          tmp_8_fu_607          |    0    |    0    |    0    |
|          |     p_Result_84_i_i_fu_747     |    0    |    0    |    0    |
|          |     p_Result_85_i_i_fu_762     |    0    |    0    |    0    |
|          |         tmp_11_i_fu_978        |    0    |    0    |    0    |
|          |          tmp_9_fu_1020         |    0    |    0    |    0    |
|          |    p_Result_106_i_i_fu_1259    |    0    |    0    |    0    |
|          |    p_Result_107_i_i_fu_1268    |    0    |    0    |    0    |
|          |        p_Val2_7_fu_1289        |    0    |    0    |    0    |
|          |          tmp_5_fu_1356         |    0    |    0    |    0    |
|          |          tmp_6_fu_1372         |    0    |    0    |    0    |
|partselect|        p_Val2_16_fu_1428       |    0    |    0    |    0    |
|          |         tmp_39_fu_1833         |    0    |    0    |    0    |
|          |    p_Result_112_i_i_fu_1889    |    0    |    0    |    0    |
|          |          tmp_s_fu_2034         |    0    |    0    |    0    |
|          |    p_Result_119_i_i_fu_2147    |    0    |    0    |    0    |
|          |    p_Result_120_i_i_fu_2162    |    0    |    0    |    0    |
|          |    p_Result_124_i_i_fu_2184    |    0    |    0    |    0    |
|          |    p_Result_125_i_i_fu_2199    |    0    |    0    |    0    |
|          |    p_Result_129_i_i_fu_2234    |    0    |    0    |    0    |
|          |    p_Result_130_i_i_fu_2243    |    0    |    0    |    0    |
|          |        p_Val2_34_fu_2252       |    0    |    0    |    0    |
|          |        p_Val2_37_fu_2418       |    0    |    0    |    0    |
|          |        p_Val2_42_fu_2584       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln340_fu_512       |    0    |    0    |    0    |
|          |        zext_ln415_fu_647       |    0    |    0    |    0    |
|          |       zext_ln415_1_fu_711      |    0    |    0    |    0    |
|          |        zext_ln402_fu_877       |    0    |    0    |    0    |
|          |      zext_ln415_2_fu_1318      |    0    |    0    |    0    |
|   zext   |      zext_ln415_3_fu_1454      |    0    |    0    |    0    |
|          |      zext_ln415_4_fu_2278      |    0    |    0    |    0    |
|          |      zext_ln415_5_fu_2444      |    0    |    0    |    0    |
|          |      zext_ln415_6_fu_2610      |    0    |    0    |    0    |
|          |         tmp_41_fu_2838         |    0    |    0    |    0    |
|          |         tmp_40_fu_2844         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    6    |    0    |   2005  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| Range1_all_ones_1_reg_3169|    1   |
| Range1_all_ones_8_reg_3460|    1   |
|Range1_all_zeros_1_reg_3175|    1   |
|Range1_all_zeros_6_reg_3466|    1   |
| Range2_all_ones_5_reg_3310|    1   |
| Range2_all_ones_6_reg_3340|    1   |
| Range2_all_ones_8_reg_3080|    1   |
|    and_ln781_2_reg_3085   |    1   |
|    and_ln781_4_reg_3192   |    1   |
|    and_ln781_5_reg_3387   |    1   |
|    and_ln781_6_reg_3418   |    1   |
|     and_ln781_reg_3045    |    1   |
|   and_ln786_14_reg_3397   |    1   |
|   and_ln786_16_reg_3428   |    1   |
|   and_ln786_18_reg_3477   |    1   |
|    and_ln786_2_reg_3180   |    1   |
|    and_ln786_5_reg_3090   |    1   |
|    and_ln786_9_reg_3202   |    1   |
|     and_ln786_reg_3050    |    1   |
|     carry_16_reg_3449     |    1   |
|      carry_4_reg_3158     |    1   |
|      carry_6_reg_3070     |    1   |
|        col_reg_3029       |    4   |
|    icmp_ln1497_reg_3246   |    1   |
|     icmp_ln56_reg_3237    |    1   |
|     im_V_read_reg_2906    |   18   |
|    imag_btm_V_reg_3101    |   18   |
|     isquare_V_reg_3488    |   18   |
|     iter_0_i_i_reg_319    |    4   |
|       iter_reg_3241       |    4   |
|    or_ln340_12_reg_3212   |    1   |
|    or_ln340_20_reg_3407   |    1   |
|    or_ln340_23_reg_3438   |    1   |
|     or_ln340_reg_3060     |    1   |
| p_Result_106_i_i_reg_3135 |    2   |
| p_Result_107_i_i_reg_3140 |    3   |
|    p_Result_10_reg_3010   |    1   |
| p_Result_112_i_i_reg_3268 |    2   |
|    p_Result_11_reg_3075   |    1   |
| p_Result_120_i_i_reg_3315 |    3   |
| p_Result_125_i_i_reg_3345 |    3   |
| p_Result_129_i_i_reg_3370 |    4   |
|    p_Result_12_reg_2960   |    1   |
| p_Result_130_i_i_reg_3375 |    5   |
|    p_Result_13_reg_2966   |    1   |
|    p_Result_15_reg_3123   |    1   |
|    p_Result_20_reg_3250   |    1   |
|    p_Result_21_reg_3262   |    1   |
|    p_Result_24_reg_3298   |    1   |
|    p_Result_27_reg_3328   |    1   |
|    p_Result_2_reg_2918    |    1   |
|    p_Result_30_reg_3358   |    1   |
|    p_Result_32_reg_3455   |    1   |
|    p_Result_3_reg_2929    |    1   |
|    p_Result_5_reg_3146    |    1   |
|    p_Result_7_reg_3164    |    1   |
|    p_Result_9_reg_2999    |    1   |
|     p_Val2_12_reg_3065    |   16   |
|     p_Val2_17_reg_3186    |   18   |
|     p_Val2_21_reg_285     |   18   |
|     p_Val2_22_reg_296     |   18   |
|     p_Val2_26_reg_3256    |   18   |
|     p_Val2_27_reg_308     |   18   |
|     p_Val2_35_reg_3381    |   18   |
|     p_Val2_38_reg_3412    |   18   |
|     p_Val2_3_reg_2924     |   18   |
|     p_Val2_43_reg_3443    |   18   |
|     p_Val2_4_reg_3039     |   18   |
|     p_Val2_8_reg_3152     |   18   |
|      p_Val2_s_reg_273     |    4   |
|      r_V_11_reg_2911      |   36   |
|      r_V_12_reg_3106      |   36   |
|      r_V_14_reg_2950      |   35   |
|      r_V_15_reg_3116      |   36   |
|      r_V_16_reg_3291      |   36   |
|      r_V_17_reg_3321      |   36   |
|      r_V_18_reg_3351      |   38   |
|    real_top_V_reg_3034    |   18   |
|     ret_V_11_reg_2987     |   30   |
|     ret_V_15_reg_3274     |   19   |
|      rhs_V_2_reg_3232     |   20   |
|     rsquare_V_reg_3483    |   18   |
|     sext_ln56_reg_3227    |   20   |
|    sext_ln703_reg_2982    |   19   |
|    sext_ln713_reg_3005    |   16   |
|    sext_ln728_reg_2945    |   36   |
|      tmp_11_reg_2993      |    1   |
|      tmp_13_reg_3016      |    1   |
|      tmp_16_reg_3021      |    1   |
|   trunc_ln414_1_reg_3111  |   15   |
|   trunc_ln414_2_reg_3130  |   15   |
|   trunc_ln414_3_reg_3305  |   15   |
|   trunc_ln414_4_reg_3335  |   15   |
|   trunc_ln414_5_reg_3365  |   15   |
|    underflow_2_reg_3095   |    1   |
|    underflow_4_reg_3207   |    1   |
|    underflow_8_reg_3402   |    1   |
|    underflow_9_reg_3433   |    1   |
|     underflow_reg_3055    |    1   |
|       x0_V_reg_3217       |   18   |
|        x_V_reg_3279       |   18   |
|    xor_ln779_1_reg_2971   |    1   |
|     xor_ln779_reg_2934    |    1   |
|   xor_ln785_12_reg_3392   |    1   |
|   xor_ln785_14_reg_3423   |    1   |
|   xor_ln785_16_reg_3471   |    1   |
|    xor_ln785_1_reg_2976   |    1   |
|    xor_ln785_8_reg_3197   |    1   |
|     xor_ln785_reg_2939    |    1   |
|       y0_V_reg_3222       |   18   |
|        y_V_reg_3285       |   18   |
|     zsquare_V_reg_3493    |   18   |
+---------------------------+--------+
|           Total           |   980  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  p_Val2_s_reg_273  |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_22_reg_296 |  p0  |   2  |  18  |   36   ||    9    |
| iter_0_i_i_reg_319 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_331     |  p1  |   2  |  35  |   70   ||    9    |
|     grp_fu_338     |  p1  |   2  |  30  |   60   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   182  ||  8.845  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  2005  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   980  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    8   |   980  |  2050  |
+-----------+--------+--------+--------+--------+
