m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/hwetools/work_area/frontend/AkshayRai/systemVerilog/ProjectSV/ANDgate
vandgate
!s110 1691036975
!i10b 1
!s100 FYU2=FNUWNPI=3R:n8hJ=3
ITFiDA>1[TZjUbD6MYWWI?1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1691036973
8andgate.v
Fandgate.v
L0 1
OE;L;10.6c;65
r1
!s85 0
31
!s108 1691036975.000000
!s107 andgate.v|
!s90 andgate.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
