Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 21:17:39 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.287        0.000                      0                  308        0.182        0.000                      0                  308        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.287        0.000                      0                  308        0.182        0.000                      0                  308        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 2.373ns (35.466%)  route 4.318ns (64.534%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.707     5.310    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/Q
                         net (fo=13, routed)          1.162     6.990    alien_graph_st_unit/Q[5]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.152     7.142 r  alien_graph_st_unit/i__carry_i_9__7/O
                         net (fo=6, routed)           0.699     7.841    alien_graph_st_unit/i__carry_i_9__7_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.372     8.213 f  alien_graph_st_unit/i__carry__0_i_3/O
                         net (fo=4, routed)           0.731     8.945    vga_sync_unit/graph_rgb3_carry__0
    SLICE_X7Y70          LUT4 (Prop_lut4_I1_O)        0.354     9.299 r  vga_sync_unit/graph_rgb3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.299    alien_graph_st_unit/rgb_reg[2]_i_12_2[0]
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.655 f  alien_graph_st_unit/graph_rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.589    10.244    alien_graph_st_unit/graph_rgb3
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.373    10.617 r  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=1, routed)           0.434    11.051    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.124    11.175 r  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=3, routed)           0.702    11.877    alien_graph_st_unit/rgb_reg[2]_i_5_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.124    12.001 r  alien_graph_st_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.001    rgb_next[0]
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.595    15.018    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.029    15.287    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 2.367ns (35.408%)  route 4.318ns (64.592%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.707     5.310    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/Q
                         net (fo=13, routed)          1.162     6.990    alien_graph_st_unit/Q[5]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.152     7.142 r  alien_graph_st_unit/i__carry_i_9__7/O
                         net (fo=6, routed)           0.699     7.841    alien_graph_st_unit/i__carry_i_9__7_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.372     8.213 f  alien_graph_st_unit/i__carry__0_i_3/O
                         net (fo=4, routed)           0.731     8.945    vga_sync_unit/graph_rgb3_carry__0
    SLICE_X7Y70          LUT4 (Prop_lut4_I1_O)        0.354     9.299 r  vga_sync_unit/graph_rgb3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.299    alien_graph_st_unit/rgb_reg[2]_i_12_2[0]
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.655 f  alien_graph_st_unit/graph_rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.589    10.244    alien_graph_st_unit/graph_rgb3
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.373    10.617 r  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=1, routed)           0.434    11.051    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.124    11.175 r  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=3, routed)           0.702    11.877    alien_graph_st_unit/rgb_reg[2]_i_5_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I4_O)        0.118    11.995 r  alien_graph_st_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.995    rgb_next[2]
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.595    15.018    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.075    15.333    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 2.373ns (36.732%)  route 4.087ns (63.268%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.707     5.310    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/Q
                         net (fo=13, routed)          1.162     6.990    alien_graph_st_unit/Q[5]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.152     7.142 r  alien_graph_st_unit/i__carry_i_9__7/O
                         net (fo=6, routed)           0.699     7.841    alien_graph_st_unit/i__carry_i_9__7_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.372     8.213 f  alien_graph_st_unit/i__carry__0_i_3/O
                         net (fo=4, routed)           0.731     8.945    vga_sync_unit/graph_rgb3_carry__0
    SLICE_X7Y70          LUT4 (Prop_lut4_I1_O)        0.354     9.299 r  vga_sync_unit/graph_rgb3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.299    alien_graph_st_unit/rgb_reg[2]_i_12_2[0]
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.655 f  alien_graph_st_unit/graph_rgb3_carry__0/CO[0]
                         net (fo=1, routed)           0.589    10.244    alien_graph_st_unit/graph_rgb3
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.373    10.617 r  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=1, routed)           0.434    11.051    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.124    11.175 r  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=3, routed)           0.471    11.646    alien_graph_st_unit/rgb_reg[2]_i_5_n_0
    SLICE_X5Y67          LUT5 (Prop_lut5_I3_O)        0.124    11.770 r  alien_graph_st_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.770    rgb_next[1]
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.595    15.018    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.031    15.289    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.086ns (18.578%)  route 4.760ns (81.422%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/h_cnt_reg_reg[0]/Q
                         net (fo=44, routed)          1.898     7.681    vga_sync_unit/Q[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I2_O)        0.152     7.833 r  vga_sync_unit/h_cnt_reg[5]_i_2/O
                         net (fo=2, routed)           0.451     8.284    vga_sync_unit/h_cnt_reg[5]_i_2_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.326     8.610 r  vga_sync_unit/h_cnt_reg[9]_i_2/O
                         net (fo=3, routed)           0.810     9.420    vga_sync_unit/h_cnt_reg[9]_i_2_n_0
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.152     9.572 r  vga_sync_unit/v_cnt_reg[9]_i_1/O
                         net (fo=10, routed)          1.601    11.172    vga_sync_unit/v_cnt_reg0
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.516    14.939    vga_sync_unit/CLK
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[4]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y69         FDCE (Setup_fdce_C_CE)      -0.377    14.785    vga_sync_unit/v_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.086ns (18.578%)  route 4.760ns (81.422%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/h_cnt_reg_reg[0]/Q
                         net (fo=44, routed)          1.898     7.681    vga_sync_unit/Q[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I2_O)        0.152     7.833 r  vga_sync_unit/h_cnt_reg[5]_i_2/O
                         net (fo=2, routed)           0.451     8.284    vga_sync_unit/h_cnt_reg[5]_i_2_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.326     8.610 r  vga_sync_unit/h_cnt_reg[9]_i_2/O
                         net (fo=3, routed)           0.810     9.420    vga_sync_unit/h_cnt_reg[9]_i_2_n_0
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.152     9.572 r  vga_sync_unit/v_cnt_reg[9]_i_1/O
                         net (fo=10, routed)          1.601    11.172    vga_sync_unit/v_cnt_reg0
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.516    14.939    vga_sync_unit/CLK
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y69         FDCE (Setup_fdce_C_CE)      -0.377    14.785    vga_sync_unit/v_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.086ns (18.578%)  route 4.760ns (81.422%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/h_cnt_reg_reg[0]/Q
                         net (fo=44, routed)          1.898     7.681    vga_sync_unit/Q[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I2_O)        0.152     7.833 r  vga_sync_unit/h_cnt_reg[5]_i_2/O
                         net (fo=2, routed)           0.451     8.284    vga_sync_unit/h_cnt_reg[5]_i_2_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.326     8.610 r  vga_sync_unit/h_cnt_reg[9]_i_2/O
                         net (fo=3, routed)           0.810     9.420    vga_sync_unit/h_cnt_reg[9]_i_2_n_0
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.152     9.572 r  vga_sync_unit/v_cnt_reg[9]_i_1/O
                         net (fo=10, routed)          1.601    11.172    vga_sync_unit/v_cnt_reg0
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.516    14.939    vga_sync_unit/CLK
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[7]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y69         FDCE (Setup_fdce_C_CE)      -0.377    14.785    vga_sync_unit/v_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.086ns (18.578%)  route 4.760ns (81.422%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/h_cnt_reg_reg[0]/Q
                         net (fo=44, routed)          1.898     7.681    vga_sync_unit/Q[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I2_O)        0.152     7.833 r  vga_sync_unit/h_cnt_reg[5]_i_2/O
                         net (fo=2, routed)           0.451     8.284    vga_sync_unit/h_cnt_reg[5]_i_2_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.326     8.610 r  vga_sync_unit/h_cnt_reg[9]_i_2/O
                         net (fo=3, routed)           0.810     9.420    vga_sync_unit/h_cnt_reg[9]_i_2_n_0
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.152     9.572 r  vga_sync_unit/v_cnt_reg[9]_i_1/O
                         net (fo=10, routed)          1.601    11.172    vga_sync_unit/v_cnt_reg0
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.516    14.939    vga_sync_unit/CLK
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[8]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y69         FDCE (Setup_fdce_C_CE)      -0.377    14.785    vga_sync_unit/v_cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.249ns (36.321%)  route 3.943ns (63.679%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.707     5.310    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/Q
                         net (fo=13, routed)          1.162     6.990    alien_graph_st_unit/Q[5]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.152     7.142 r  alien_graph_st_unit/i__carry_i_9__7/O
                         net (fo=6, routed)           0.699     7.841    alien_graph_st_unit/i__carry_i_9__7_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.372     8.213 f  alien_graph_st_unit/i__carry__0_i_3/O
                         net (fo=4, routed)           0.641     8.854    alien_graph_st_unit/bigRockTwo_y_reg_reg[9]_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.354     9.208 r  alien_graph_st_unit/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.208    alien_graph_st_unit/i__carry__0_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.564 r  alien_graph_st_unit/x_bigTwo_delta_next1_inferred__3/i__carry__0/CO[0]
                         net (fo=4, routed)           0.925    10.490    alien_graph_st_unit/x_bigTwo_delta_next16_in
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.373    10.863 r  alien_graph_st_unit/x_bigTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.515    11.378    alien_graph_st_unit/x_bigTwo_delta_next
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.124    11.502 r  alien_graph_st_unit/x_bigTwo_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.502    alien_graph_st_unit/x_bigTwo_delta_reg[8]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.598    15.021    alien_graph_st_unit/CLK
    SLICE_X0Y66          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y66          FDCE (Setup_fdce_C_D)        0.029    15.273    alien_graph_st_unit/x_bigTwo_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.249ns (36.339%)  route 3.940ns (63.661%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.707     5.310    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/Q
                         net (fo=13, routed)          1.162     6.990    alien_graph_st_unit/Q[5]
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.152     7.142 r  alien_graph_st_unit/i__carry_i_9__7/O
                         net (fo=6, routed)           0.699     7.841    alien_graph_st_unit/i__carry_i_9__7_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.372     8.213 f  alien_graph_st_unit/i__carry__0_i_3/O
                         net (fo=4, routed)           0.641     8.854    alien_graph_st_unit/bigRockTwo_y_reg_reg[9]_0
    SLICE_X7Y68          LUT4 (Prop_lut4_I1_O)        0.354     9.208 r  alien_graph_st_unit/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.208    alien_graph_st_unit/i__carry__0_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.564 r  alien_graph_st_unit/x_bigTwo_delta_next1_inferred__3/i__carry__0/CO[0]
                         net (fo=4, routed)           0.925    10.490    alien_graph_st_unit/x_bigTwo_delta_next16_in
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.373    10.863 r  alien_graph_st_unit/x_bigTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.512    11.375    alien_graph_st_unit/x_bigTwo_delta_next
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.124    11.499 r  alien_graph_st_unit/x_bigTwo_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.499    alien_graph_st_unit/x_bigTwo_delta_reg[0]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.598    15.021    alien_graph_st_unit/CLK
    SLICE_X0Y66          FDCE                                         r  alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y66          FDCE (Setup_fdce_C_D)        0.031    15.275    alien_graph_st_unit/x_bigTwo_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.086ns (19.498%)  route 4.484ns (80.502%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X4Y55          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/h_cnt_reg_reg[0]/Q
                         net (fo=44, routed)          1.898     7.681    vga_sync_unit/Q[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I2_O)        0.152     7.833 r  vga_sync_unit/h_cnt_reg[5]_i_2/O
                         net (fo=2, routed)           0.451     8.284    vga_sync_unit/h_cnt_reg[5]_i_2_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.326     8.610 r  vga_sync_unit/h_cnt_reg[9]_i_2/O
                         net (fo=3, routed)           0.810     9.420    vga_sync_unit/h_cnt_reg[9]_i_2_n_0
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.152     9.572 r  vga_sync_unit/v_cnt_reg[9]_i_1/O
                         net (fo=10, routed)          1.325    10.896    vga_sync_unit/v_cnt_reg0
    SLICE_X11Y68         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.517    14.940    vga_sync_unit/CLK
    SLICE_X11Y68         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X11Y68         FDCE (Setup_fdce_C_CE)      -0.413    14.750    vga_sync_unit/v_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  3.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_sync_delay1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.598     1.517    vga_sync_unit/CLK
    SLICE_X3Y67          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.124     1.782    vga_sync_unit/h_sync_reg
    SLICE_X3Y68          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.868     2.033    vga_sync_unit/CLK
    SLICE_X3Y68          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.070     1.600    vga_sync_unit/h_sync_delay1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockThree_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.573     1.492    alien_graph_st_unit/CLK
    SLICE_X15Y61         FDCE                                         r  alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/Q
                         net (fo=2, routed)           0.099     1.733    alien_graph_st_unit/y_smallThree_delta_reg[1]
    SLICE_X14Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.778 r  alien_graph_st_unit/smallRockThree_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.778    alien_graph_st_unit/smallRockThree_y_reg0_carry_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.848 r  alien_graph_st_unit/smallRockThree_y_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.848    alien_graph_st_unit/smallRockThree_y_reg0[1]
    SLICE_X14Y61         FDCE                                         r  alien_graph_st_unit/smallRockThree_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.844     2.009    alien_graph_st_unit/CLK
    SLICE_X14Y61         FDCE                                         r  alien_graph_st_unit/smallRockThree_y_reg_reg[1]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134     1.639    alien_graph_st_unit/smallRockThree_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_small_delta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.599     1.518    alien_graph_st_unit/CLK
    SLICE_X7Y63          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  alien_graph_st_unit/x_small_delta_reg_reg[1]/Q
                         net (fo=2, routed)           0.099     1.759    alien_graph_st_unit/x_small_delta_reg[1]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  alien_graph_st_unit/smallRockOne_x_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.804    alien_graph_st_unit/smallRockOne_x_reg0_carry_i_4_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  alien_graph_st_unit/smallRockOne_x_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.874    alien_graph_st_unit/smallRockOne_x_reg0[1]
    SLICE_X6Y63          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.869     2.034    alien_graph_st_unit/CLK
    SLICE_X6Y63          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.134     1.665    alien_graph_st_unit/smallRockOne_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.591     1.510    alien_graph_st_unit/CLK
    SLICE_X6Y73          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/Q
                         net (fo=10, routed)          0.079     1.753    alien_graph_st_unit/Q[8]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.882 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.882    alien_graph_st_unit/bigRockTwo_y_reg0[9]
    SLICE_X6Y73          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.859     2.024    alien_graph_st_unit/CLK
    SLICE_X6Y73          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.134     1.644    alien_graph_st_unit/bigRockTwo_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.599     1.518    alien_graph_st_unit/CLK
    SLICE_X6Y64          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/Q
                         net (fo=17, routed)          0.079     1.761    alien_graph_st_unit/smallRockOne_x_reg_reg[9]_0[6]
    SLICE_X6Y64          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.890 r  alien_graph_st_unit/smallRockOne_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.890    alien_graph_st_unit/smallRockOne_x_reg0[8]
    SLICE_X6Y64          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.869     2.034    alien_graph_st_unit/CLK
    SLICE_X6Y64          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.134     1.652    alien_graph_st_unit/smallRockOne_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.575     1.494    alien_graph_st_unit/CLK
    SLICE_X14Y55         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  alien_graph_st_unit/smallRockTwo_y_reg_reg[3]/Q
                         net (fo=19, routed)          0.079     1.738    alien_graph_st_unit/smallRockTwo_y_reg_reg[9]_0[2]
    SLICE_X14Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.867 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.867    alien_graph_st_unit/smallRockTwo_y_reg0[4]
    SLICE_X14Y55         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.846     2.011    alien_graph_st_unit/CLK
    SLICE_X14Y55         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[4]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X14Y55         FDCE (Hold_fdce_C_D)         0.134     1.628    alien_graph_st_unit/smallRockTwo_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.593     1.512    alien_graph_st_unit/CLK
    SLICE_X6Y71          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[0]/Q
                         net (fo=14, routed)          0.079     1.756    alien_graph_st_unit/Q[0]
    SLICE_X6Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.885 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.885    alien_graph_st_unit/bigRockTwo_y_reg0[1]
    SLICE_X6Y71          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.862     2.027    alien_graph_st_unit/CLK
    SLICE_X6Y71          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[1]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.134     1.646    alien_graph_st_unit/bigRockTwo_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.593     1.512    alien_graph_st_unit/CLK
    SLICE_X6Y71          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[2]/Q
                         net (fo=20, routed)          0.079     1.756    alien_graph_st_unit/Q[2]
    SLICE_X6Y71          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.885 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.885    alien_graph_st_unit/bigRockTwo_y_reg0[3]
    SLICE_X6Y71          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.862     2.027    alien_graph_st_unit/CLK
    SLICE_X6Y71          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.134     1.646    alien_graph_st_unit/bigRockTwo_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.593     1.512    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/Q
                         net (fo=14, routed)          0.079     1.756    alien_graph_st_unit/Q[6]
    SLICE_X6Y72          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.885 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.885    alien_graph_st_unit/bigRockTwo_y_reg0[7]
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.861     2.026    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[7]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.134     1.646    alien_graph_st_unit/bigRockTwo_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockThree_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.291ns (74.570%)  route 0.099ns (25.430%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.573     1.492    alien_graph_st_unit/CLK
    SLICE_X15Y61         FDCE                                         r  alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  alien_graph_st_unit/y_smallThree_delta_reg_reg[1]/Q
                         net (fo=2, routed)           0.099     1.733    alien_graph_st_unit/y_smallThree_delta_reg[1]
    SLICE_X14Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.778 r  alien_graph_st_unit/smallRockThree_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.778    alien_graph_st_unit/smallRockThree_y_reg0_carry_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.883 r  alien_graph_st_unit/smallRockThree_y_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.883    alien_graph_st_unit/smallRockThree_y_reg0[2]
    SLICE_X14Y61         FDCE                                         r  alien_graph_st_unit/smallRockThree_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.844     2.009    alien_graph_st_unit/CLK
    SLICE_X14Y61         FDCE                                         r  alien_graph_st_unit/smallRockThree_y_reg_reg[2]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.134     1.639    alien_graph_st_unit/smallRockThree_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y67     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y67     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y67     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     alien_graph_st_unit/bar_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     alien_graph_st_unit/bar_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y60     alien_graph_st_unit/bar_x_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y59     alien_graph_st_unit/bar_x_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.309ns  (logic 4.008ns (38.875%)  route 6.301ns (61.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.301    12.075    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.627 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.627    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.254ns  (logic 4.146ns (40.428%)  route 6.109ns (59.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.419     5.737 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.109    11.845    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.727    15.572 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.572    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 4.002ns (39.384%)  route 6.160ns (60.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.715     5.318    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.160    11.934    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.480 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.480    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 4.320ns (50.366%)  route 4.257ns (49.634%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.635     5.238    vga_sync_unit/CLK
    SLICE_X10Y69         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDCE (Prop_fdce_C_Q)         0.518     5.756 f  vga_sync_unit/v_cnt_reg_reg[5]/Q
                         net (fo=33, routed)          1.587     7.342    vga_sync_unit/v_cnt_reg_reg[9]_1[5]
    SLICE_X6Y67          LUT5 (Prop_lut5_I2_O)        0.124     7.466 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.564     8.031    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.124     8.155 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.107    10.261    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.815 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    13.815    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.021ns (48.475%)  route 4.274ns (51.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.714     5.317    vga_sync_unit/CLK
    SLICE_X3Y68          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.456     5.773 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.274    10.046    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.611 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.611    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.021ns (50.606%)  route 3.925ns (49.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.706     5.309    vga_sync_unit/CLK
    SLICE_X4Y73          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.456     5.765 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           3.925     9.690    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.255 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.255    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 4.211ns (60.515%)  route 2.748ns (39.485%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.715     5.318    vga_sync_unit/CLK
    SLICE_X6Y67          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     5.836 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.834     6.669    vga_sync_unit/v_sync_reg
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.124     6.793 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.914     8.707    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.276 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.276    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 4.288ns (65.617%)  route 2.247ns (34.383%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.718     5.321    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.419     5.740 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.484     6.224    vga_sync_unit/clk_div_reg[1]
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.299     6.523 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          1.763     8.286    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.856 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    11.856    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.457ns (71.380%)  route 0.584ns (28.620%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.600     1.519    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.174     1.834    vga_sync_unit/clk_div_reg[0]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.410     2.289    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.560 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.560    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.455ns (69.520%)  route 0.638ns (30.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.598     1.517    vga_sync_unit/CLK
    SLICE_X3Y67          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.202     1.861    vga_sync_unit/h_sync_reg
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.045     1.906 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.436     2.341    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.611 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.611    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.441ns (61.429%)  route 0.905ns (38.571%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.600     1.519    vga_sync_unit/CLK
    SLICE_X1Y65          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=32, routed)          0.387     2.047    vga_sync_unit/Q[8]
    SLICE_X5Y67          LUT4 (Prop_lut4_I2_O)        0.045     2.092 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.518     2.610    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.865 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.865    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.407ns (51.386%)  route 1.331ns (48.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.591     1.510    vga_sync_unit/CLK
    SLICE_X4Y73          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.331     2.982    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.248 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.248    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.406ns (48.643%)  route 1.485ns (51.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.597     1.516    vga_sync_unit/CLK
    SLICE_X3Y68          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.485     3.142    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.407 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.407    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.909ns  (logic 1.388ns (35.510%)  route 2.521ns (64.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.521     4.178    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.426 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.426    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.950ns  (logic 1.434ns (36.311%)  route 2.516ns (63.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.516     4.160    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.306     5.466 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.466    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.964ns  (logic 1.393ns (35.151%)  route 2.570ns (64.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.570     4.228    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.480 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.480    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.524ns (27.041%)  route 4.112ns (72.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.112     5.636    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y73          FDCE                                         f  alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.588     5.011    alien_graph_st_unit/CLK
    SLICE_X6Y73          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.524ns (27.041%)  route 4.112ns (72.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.112     5.636    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y73          FDCE                                         f  alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.588     5.011    alien_graph_st_unit/CLK
    SLICE_X6Y73          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.569ns  (logic 1.524ns (27.367%)  route 4.045ns (72.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.045     5.569    alien_graph_st_unit/reset_IBUF
    SLICE_X14Y57         FDCE                                         f  alien_graph_st_unit/smallRockTwo_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.523     4.946    alien_graph_st_unit/CLK
    SLICE_X14Y57         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.568ns  (logic 2.544ns (45.693%)  route 3.024ns (54.307%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.165     3.645    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124     3.769 r  alien_graph_st_unit/p_0_out__24_carry_i_1/O
                         net (fo=4, routed)           0.859     4.628    alien_graph_st_unit/bar_y_next110_out
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.752 r  alien_graph_st_unit/p_0_out__24_carry_i_2/O
                         net (fo=1, routed)           0.000     4.752    alien_graph_st_unit/p_0_out__24_carry_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.128 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     5.128    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.245 r  alien_graph_st_unit/p_0_out__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.245    alien_graph_st_unit/p_0_out__24_carry__0_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.568 r  alien_graph_st_unit/p_0_out__24_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.568    alien_graph_st_unit/p_0_out__24_carry__1_n_6
    SLICE_X12Y62         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.520     4.943    alien_graph_st_unit/CLK
    SLICE_X12Y62         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockThree_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.524ns (27.658%)  route 3.986ns (72.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.986     5.511    alien_graph_st_unit/reset_IBUF
    SLICE_X14Y63         FDCE                                         f  alien_graph_st_unit/smallRockThree_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.519     4.942    alien_graph_st_unit/CLK
    SLICE_X14Y63         FDCE                                         r  alien_graph_st_unit/smallRockThree_y_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.524ns (27.739%)  route 3.970ns (72.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.970     5.494    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y72          FDCE                                         f  alien_graph_st_unit/bigRockTwo_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.589     5.012    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.524ns (27.739%)  route 3.970ns (72.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.970     5.494    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y72          FDCE                                         f  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.589     5.012    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.524ns (27.739%)  route 3.970ns (72.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.970     5.494    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y72          FDCE                                         f  alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.589     5.012    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.524ns (27.739%)  route 3.970ns (72.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.970     5.494    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y72          FDCE                                         f  alien_graph_st_unit/bigRockTwo_y_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.589     5.012    alien_graph_st_unit/CLK
    SLICE_X6Y72          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/clk_div_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.484ns  (logic 1.524ns (27.792%)  route 3.960ns (72.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.960     5.484    vga_sync_unit/reset_IBUF
    SLICE_X0Y65          FDCE                                         f  vga_sync_unit/clk_div_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.599     5.022    vga_sync_unit/CLK
    SLICE_X0Y65          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.292ns (40.512%)  route 0.428ns (59.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.428     0.720    vga_sync_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X2Y57          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.292ns (40.512%)  route 0.428ns (59.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.428     0.720    vga_sync_unit/reset_IBUF
    SLICE_X2Y57          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X2Y57          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.292ns (37.989%)  route 0.476ns (62.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.476     0.767    alien_graph_st_unit/reset_IBUF
    SLICE_X5Y56          FDCE                                         f  alien_graph_st_unit/smallRockTwo_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.874     2.039    alien_graph_st_unit/CLK
    SLICE_X5Y56          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.292ns (34.044%)  route 0.565ns (65.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.565     0.856    alien_graph_st_unit/reset_IBUF
    SLICE_X1Y59          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X1Y59          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.292ns (34.044%)  route 0.565ns (65.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.565     0.856    alien_graph_st_unit/reset_IBUF
    SLICE_X1Y59          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X1Y59          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.292ns (34.044%)  route 0.565ns (65.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.565     0.856    alien_graph_st_unit/reset_IBUF
    SLICE_X1Y59          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X1Y59          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.292ns (33.998%)  route 0.566ns (66.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.566     0.857    alien_graph_st_unit/reset_IBUF
    SLICE_X7Y57          FDCE                                         f  alien_graph_st_unit/x_big_delta_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.873     2.038    alien_graph_st_unit/CLK
    SLICE_X7Y57          FDCE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.292ns (33.998%)  route 0.566ns (66.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.566     0.857    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y57          FDPE                                         f  alien_graph_st_unit/x_big_delta_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.873     2.038    alien_graph_st_unit/CLK
    SLICE_X6Y57          FDPE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.292ns (33.998%)  route 0.566ns (66.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.566     0.857    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y57          FDCE                                         f  alien_graph_st_unit/x_big_delta_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.873     2.038    alien_graph_st_unit/CLK
    SLICE_X6Y57          FDCE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.292ns (32.249%)  route 0.612ns (67.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.612     0.904    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y56          FDCE                                         f  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.874     2.039    alien_graph_st_unit/CLK
    SLICE_X6Y56          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/C





