###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       113751   # Number of WRITE/WRITEP commands
num_reads_done                 =       558425   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       421386   # Number of read row buffer hits
num_read_cmds                  =       558421   # Number of READ/READP commands
num_writes_done                =       113787   # Number of read requests issued
num_write_row_hits             =        86455   # Number of write row buffer hits
num_act_cmds                   =       164884   # Number of ACT commands
num_pre_cmds                   =       164856   # Number of PRE commands
num_ondemand_pres              =       142503   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9374595   # Cyles of rank active rank.0
rank_active_cycles.1           =      9100018   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       625405   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       899982   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       631462   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7833   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2186   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2880   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          825   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          467   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          650   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          872   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          934   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          983   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23130   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          177   # Write cmd latency (cycles)
write_latency[40-59]           =          249   # Write cmd latency (cycles)
write_latency[60-79]           =          461   # Write cmd latency (cycles)
write_latency[80-99]           =         1049   # Write cmd latency (cycles)
write_latency[100-119]         =         1976   # Write cmd latency (cycles)
write_latency[120-139]         =         3599   # Write cmd latency (cycles)
write_latency[140-159]         =         5143   # Write cmd latency (cycles)
write_latency[160-179]         =         6094   # Write cmd latency (cycles)
write_latency[180-199]         =         6177   # Write cmd latency (cycles)
write_latency[200-]            =        88819   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       225205   # Read request latency (cycles)
read_latency[40-59]            =        72021   # Read request latency (cycles)
read_latency[60-79]            =        91084   # Read request latency (cycles)
read_latency[80-99]            =        35280   # Read request latency (cycles)
read_latency[100-119]          =        26468   # Read request latency (cycles)
read_latency[120-139]          =        20535   # Read request latency (cycles)
read_latency[140-159]          =        11378   # Read request latency (cycles)
read_latency[160-179]          =         8526   # Read request latency (cycles)
read_latency[180-199]          =         6594   # Read request latency (cycles)
read_latency[200-]             =        61331   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.67845e+08   # Write energy
read_energy                    =  2.25155e+09   # Read energy
act_energy                     =  4.51123e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.00194e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.31991e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84975e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67841e+09   # Active standby energy rank.1
average_read_latency           =      100.871   # Average read request latency (cycles)
average_interarrival           =      14.8757   # Average request interarrival latency (cycles)
total_energy                   =  1.62355e+10   # Total energy (pJ)
average_power                  =      1623.55   # Average power (mW)
average_bandwidth              =      5.73621   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       148269   # Number of WRITE/WRITEP commands
num_reads_done                 =       620773   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       463239   # Number of read row buffer hits
num_read_cmds                  =       620771   # Number of READ/READP commands
num_writes_done                =       148322   # Number of read requests issued
num_write_row_hits             =       109554   # Number of write row buffer hits
num_act_cmds                   =       197081   # Number of ACT commands
num_pre_cmds                   =       197049   # Number of PRE commands
num_ondemand_pres              =       173222   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9253954   # Cyles of rank active rank.0
rank_active_cycles.1           =      9213770   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       746046   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       786230   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       731255   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5098   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2160   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2849   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          752   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          486   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          690   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          880   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          951   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1017   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23007   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          223   # Write cmd latency (cycles)
write_latency[40-59]           =          283   # Write cmd latency (cycles)
write_latency[60-79]           =          593   # Write cmd latency (cycles)
write_latency[80-99]           =         1310   # Write cmd latency (cycles)
write_latency[100-119]         =         2354   # Write cmd latency (cycles)
write_latency[120-139]         =         4211   # Write cmd latency (cycles)
write_latency[140-159]         =         6022   # Write cmd latency (cycles)
write_latency[160-179]         =         7220   # Write cmd latency (cycles)
write_latency[180-199]         =         7581   # Write cmd latency (cycles)
write_latency[200-]            =       118463   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       223328   # Read request latency (cycles)
read_latency[40-59]            =        75069   # Read request latency (cycles)
read_latency[60-79]            =       100229   # Read request latency (cycles)
read_latency[80-99]            =        43901   # Read request latency (cycles)
read_latency[100-119]          =        31970   # Read request latency (cycles)
read_latency[120-139]          =        25126   # Read request latency (cycles)
read_latency[140-159]          =        14573   # Read request latency (cycles)
read_latency[160-179]          =        10792   # Read request latency (cycles)
read_latency[180-199]          =         8363   # Read request latency (cycles)
read_latency[200-]             =        87420   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.40159e+08   # Write energy
read_energy                    =  2.50295e+09   # Read energy
act_energy                     =  5.39214e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.58102e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7739e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77447e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74939e+09   # Active standby energy rank.1
average_read_latency           =      122.602   # Average read request latency (cycles)
average_interarrival           =      13.0011   # Average request interarrival latency (cycles)
total_energy                   =  1.67463e+10   # Total energy (pJ)
average_power                  =      1674.63   # Average power (mW)
average_bandwidth              =      6.56294   # Average bandwidth
