Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6993851afe0d450aa599560f20a5f878 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourAdder_TB_behav xil_defaultlib.FourAdder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <FourAdder> not found while processing module instance <u_FourAdder> [D:/FPGA_DATA/FPGA_Book_EX/lab2/4BitAdder/FourAdder_TB.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
