
<html><head><title>Strength-Based Interface Element (SIE)</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668919" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Strength-Based Interface Element (SIE)" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Interface Elements, Interface Elements," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668919" />
<meta name="NextFile" content="PSL_Assertions.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Values_Associated_with_an_Analog_Object.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Strength-Based Interface Element (SIE)" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Values_Associated_with_an_Analog_Object.html" title="Values_Associated_with_an_Analog_Object">Values_Associated_with_an_Anal ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="PSL_Assertions.html" title="PSL_Assertions">PSL_Assertions</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Strength-Based Interface Element (SIE)</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="StrengthBasedInterfaceElement(SIE)-1060263"></span>Strength-based Interface Element (SIE) is a new simulation technology that accurately models and simulates the analog or digital interface in a mixed-signal design. In SIE, both strength and logic levels of a digital signal are converted with the impedance and voltage level of the Thevenin equivalent circuit representing the analog interface. As a result, the signal value and direction on the mixed-signal net are resolved automatically and dynamically.</p>

<p>SIE&#39;s simulation accuracy (including the timing and logic value on mixed-signal nets of the currently supported features) is fully backward-compatible with virtually the same simulation performance. SIE:</p>
<ul><li>supports all strength-based Verilog models on the analog or digital interface. For example:<ul><li>tran gate -<code> tran </code>,<code> tranif1 </code>,<code> rtranif0 </code></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>wire -<code> supply1 </code>,<code> supply0 </code></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>buffer<br /><code>assign (pull1, weak0) y = x;</code><br /><code>buffif (pull1, strong0) B1 (y, x, c);</code></li></ul></li><li>maintains natural connection of all devices on the Verilog side of the connect module, instead of segregating drivers from receivers.</li><li>eliminates the analog loading effect on Verilog <code>supply1</code>&#160;or <code>supply0</code>&#160;net.</li><li>provides an easy design configuration-and-verification flow with various strength-based Verilog models.</li></ul>
<p>The SIE mode is turned on by default. However, if you have a design that contains connect modules that do not support SIE, the simulation automatically runs in non-SIE mode and a warning message is displayed. The log file also indicates that the simulation is running in non-SIE mode. For designs that do not use<code> ie </code>statement or connect modules/connect rules, the log file does not display any information related to SIE.</p>

<p>To run the simulation in SIE mode, all connect modules inserted in the design must support SIE, otherwise, the simulator automatically enables the non-SIE mode. It is recommended that you configure your design with the<code> basic</code>,<code> full</code>, or<code> full_fast </code>connect rules (available in the installation) by using one of the following methods, as applicable to your flow:</p>
<ul><li>In ADE, click<em><span style=""> Setup </span></em>&gt;<em><span style=""> Connect Rules </span></em></li><li>In the<code> xrun </code>command-line flow, use the<code> ie </code>statement in the<code> amsd </code>block. For example, <code>ie connrules=&lt;</code> <code>conn_rule_name</code> <code>&gt;.</code></li><li>In the <code>xmelab</code>&#160;or <code>xrun</code>&#160;command-line flow, specify the connect rules. For example, <code>ConnRules_18V_full_fast.</code></li></ul>
<p>The following new set of parameters and their default values for driver output resistance corresponding to the Verilog signal strength resistances are defined in the <code>full_fast</code>&#160;connect rules:</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 644.0px;"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="top" width="234">
<p>Parameter Name</p>
</th><th class="confluenceTh" valign="top" width="150">
<p>Default Value</p>
</th><th class="confluenceTh" valign="top" width="260">
<p>Corresponding Verilog Driver Signal Strength</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rsupply </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> 4 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> supply </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rout </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> 200 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> strong </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rlo </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> rout </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> strong0 </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rhi </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> rout </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> strong1 </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rpull </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> 1.5e3 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> pull </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rlarge </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> 9.0e3 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> large </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rweak= </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> 5.5e4 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> weak </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rmedium </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> 3.2e5 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> medium </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rsmall </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> 1.9e6 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> small </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> rz </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> 1.0e7 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> HiZ </code></p>
</td>
</tr>
</tbody></table></div>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>To customize the strength parameters for a design, it is recommended to specify such parameter values in the<code>&#160;ie&#160;</code>statement of the<code>&#160;amsd&#160;</code>block (see&#160;ie). To ensure that SIE works correctly, the strength resistance parameter values must be specified in ascending order from <code>rsupply</code> to <code>rz</code>, with resistances of consecutive strength levels being at least three-times apart, otherwise, the simulator will generate an error.</p>
</div>
</div>

<p><span style="">The connect modules that support SIE contain the </span><code style="">$SIE_input</code><span style="">&#160;system task that enables you to obtain the input value and strength of the digital drivers. The&#160;</span><code style="">$SIE_input</code><span style="">&#160;system task takes two arguments. The first argument can be any digital scalar net. The second argument depends on the nettype of the first argument.</span></p>
<ul><li>If the first argument is a scalar logic wire, the second argument should be wire [7:0]</li><li>If the first argument is scalar wreal, the second argument should also be scalar wreal</li><li>If the first argument is a scalar SV wreal, the second argument should also be a scalar SV wreal with the same nettype</li></ul>
<p>For example:</p>

<p><code> $SIE_input(Din, Dval); </code></p>

<p>SIE is supported in all existing connect modules of<code> basic</code>, <code>full</code>,&#160;and<code> full_fast</code>&#160;connect rules available in the AMSD installation. SIE is also supported in the AMS-CPF and IEEE 1801 standard (UPF) flows.</p>

<p>To model the bidirectional behavior of WTRAN models with SV-wreal nettypes, you can use the <code>$cds_get_external_drivers</code> system task.</p>
<h5 id="StrengthBasedInterfaceElement(SIE)-RelatedTopics">Related Topics</h5><ul><li><a href="ie.html">ie</a></li><li><a href="Writing_Bidirectional_Model_Behavior.html#WritingBidirectionalModelBehavior-wtran_model">Writing Bidirectional Model Behavior</a></li><li><a href="xrun_Command-Line_Options_for_Mixed-Signal_Designs.html">xrun Command-Line Options for Mixed-Signal Designs</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Values_Associated_with_an_Analog_Object.html" id="prev" title="Values_Associated_with_an_Analog_Object">Values_Associated_with_an_Anal ...</a></em></b><b><em><a href="PSL_Assertions.html" id="nex" title="PSL_Assertions">PSL_Assertions</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>