#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 24 14:41:42 2023
# Process ID: 2840951
# Current directory: /home/sca.user/chipwhisperer
# Command line: vivado
# Log file: /home/sca.user/chipwhisperer/vivado.log
# Journal file: /home/sca.user/chipwhisperer/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/m3_for_arty_a7/testbench/Micron_N25Q128A13E/code/N25Qxxx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/m3_for_arty_a7/testbench/S25fl128s/model/s25fl128s.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/m3_for_arty_a7/testbench/sfdp.vmf'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx_2019.1/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd}
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_dbgresetn
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - i_inv_sysresetn1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_base
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- Arm.com:CortexM:CORTEXM3_AXI:1.1 - Cortex_M3_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_7
Successfully read diagram <m3_for_arty_a7> from BD file </home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd>
open_bd_design {/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd}
open_bd_design {/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd}
validate_bd_design -force
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ_d(20) on '/axi_uartlite_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [Arm.com:CortexM:CORTEXM3_AXI:1.1-4] /Cortex_M3_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /Cortex_M3_0/CM3_SYS_AXI3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /Cortex_M3_0/CM3_SYS_AXI3(1)
save_bd_design
Wrote  : </home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd> 
Wrote  : </home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/ui/bd_a2e86b50.ui> 
validate_bd_design -force
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ_d(20) on '/axi_uartlite_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [Arm.com:CortexM:CORTEXM3_AXI:1.1-4] /Cortex_M3_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /Cortex_M3_0/CM3_SYS_AXI3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /Cortex_M3_0/CM3_SYS_AXI3(1)
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
save_bd_design
Wrote  : </home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'm3_for_arty_a7.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/synth/m3_for_arty_a7.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/sim/m3_for_arty_a7.v
VHDL Output written to : /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/hdl/m3_for_arty_a7_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/proc_sys_reset_base .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_inv_dbgresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_inv_sysresetn1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cortex_M3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_auto_pc_0/m3_for_arty_a7_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/hw_handoff/m3_for_arty_a7.hwh
Generated Block Design Tcl file /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/hw_handoff/m3_for_arty_a7_bd.tcl
Generated Hardware Definition File /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/synth/m3_for_arty_a7.hwdef
[Fri Nov 24 17:33:29 2023] Launched synth_1...
Run output will be captured here: /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 24 17:33:29 2023] Launched impl_1...
Run output will be captured here: /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov 24 17:50:06 2023] Launched impl_1...
Run output will be captured here: /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.runs/impl_1/runme.log
validate_bd_design -force
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ_d(20) on '/axi_uartlite_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [Arm.com:CortexM:CORTEXM3_AXI:1.1-4] /Cortex_M3_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /Cortex_M3_0/CM3_SYS_AXI3(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /Cortex_M3_0/CM3_SYS_AXI3(1)
save_bd_design
Wrote  : </home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/m3_for_arty_a7.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'm3_for_arty_a7.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/synth/m3_for_arty_a7.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/sim/m3_for_arty_a7.v
VHDL Output written to : /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/hdl/m3_for_arty_a7_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/proc_sys_reset_base .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_inv_dbgresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/i_inv_sysresetn1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clocks_and_Resets/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Cortex_M3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/ip/m3_for_arty_a7_auto_pc_0/m3_for_arty_a7_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/hw_handoff/m3_for_arty_a7.hwh
Generated Block Design Tcl file /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/hw_handoff/m3_for_arty_a7_bd.tcl
Generated Hardware Definition File /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.srcs/sources_1/bd/block_diagram/synth/m3_for_arty_a7.hwdef
[Fri Nov 24 17:51:26 2023] Launched synth_1...
Run output will be captured here: /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 24 17:51:26 2023] Launched impl_1...
Run output will be captured here: /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.runs/impl_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
write_hwdef -force  -file /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/software/CW305_designstart_top.hdf
pwd
/home/sca.user/chipwhisperer
cd ../Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
Arm_Cortex-M3_DesignStart_FPGA_Xilinx_Edition_r0p1-00rel0_Release_Note.pdf
docs
hardware
precompiled_sim_libs
software
THIRD-PARTY_SW.txt
vivado
pwd
/home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
Arm_Cortex-M3_DesignStart_FPGA_Xilinx_Edition_r0p1-00rel0_Release_Note.pdf
docs
hardware
precompiled_sim_libs
software
THIRD-PARTY_SW.txt
vivado
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: [Netlist 29-17] Analyzing 515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U_clk_select/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.93 . Memory (MB): peak = 7657.793 ; gain = 17.672 ; free physical = 3448 ; free virtual = 31539
Restored from archive | CPU: 0.970000 secs | Memory: 23.028389 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.94 . Memory (MB): peak = 7657.793 ; gain = 17.672 ; free physical = 3448 ; free virtual = 31539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7659.793 ; gain = 0.000 ; free physical = 3452 ; free virtual = 31543
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 7869.875 ; gain = 713.539 ; free physical = 3376 ; free virtual = 31467
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7886.727 ; gain = 0.000 ; free physical = 3299 ; free virtual = 31390
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
file copy -force /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/hardware/CW305_DesignStart/project_1/project_1.runs/impl_1/CW305_designstart_top.sysdef /home/sca.user/Desktop/arm_softcore/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/software/CW305_designstart_top.hdf

ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
Arm_Cortex-M3_DesignStart_FPGA_Xilinx_Edition_r0p1-00rel0_Release_Note.pdf
docs
hardware
precompiled_sim_libs
software
THIRD-PARTY_SW.txt
vivado
cd hardware/CW305_DesignStart
vivado -mode batch -source make_prog_files.tcl -notrace
WARNING: [Common 17-259] Unknown Tcl command 'vivado -mode batch -source make_prog_files.tcl -notrace' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source make_prog_files.tcl -notrace
  Running updatemem ...

****** updatemem v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx_2019.1/Vivado/2019.1/scripts/updatemem/main.tcl -notrace
Command: update_mem -meminfo ./m3.mmi -data ./bram_a7.elf -proc dummy -bit ./project_1/project_1.runs/impl_1/CW305_designstart_top.bit -out CW305_DesignStart.bit -force
Loading bitfile ./project_1/project_1.runs/impl_1/CW305_designstart_top.bit
Loading data files...
Updating memory content...
Creating bitstream...
Writing bitstream CW305_DesignStart.bit...
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
update_mem completed successfully
update_mem: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.738 ; gain = 454.906 ; free physical = 2627 ; free virtual = 30710
INFO: [Common 17-206] Exiting updatemem at Fri Nov 24 18:06:23 2023...

********************************************
  CW305_DesignStart.bit correctly generated
********************************************

Command: write_cfgmem -force -format MCS -size 16 -interface SPIx4 -loadbit { up 0 CW305_DesignStart.bit} CW305_DesignStart.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile CW305_DesignStart.bit
Writing file ./CW305_DesignStart.mcs
Writing log file ./CW305_DesignStart.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x003A607B    Nov 24 18:06:23 2023    CW305_DesignStart.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully

********************************************
  CW305_DesignStart.mcs correctly generated
********************************************

INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 18:06:24 2023...
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 18:09:25 2023...
