module mux(
  input i0,i1 sel,
  output out
);
  wire w1,w2,w3;

  not (w1, sel);
  and (w2,w1,i0);
  and (w3,sel,i1);
  or  (out,w2,w3);
endmodule
