// Seed: 377309182
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(id_3) begin
    id_2#(.id_2(1'h0)) = 1;
  end
  wire id_6, id_7;
endmodule
module module_1 (
    inout  tri0  id_0,
    input  tri1  id_1
    , id_10,
    output tri0  id_2,
    output tri   id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  uwire id_6,
    output wire  id_7,
    output tri0  id_8
);
  logic [7:0] id_11, id_12, id_13;
  assign id_13[1] = id_11;
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
  assign id_2 = id_0;
  wire id_14;
endmodule
