i have uploaded VHDL Code for OR_GATE along with testbench code 
![2-Input-OR-Gate-Truth-Table](https://user-images.githubusercontent.com/87929992/150523706-cbd0ec9c-8ba5-4513-baac-55476bc903a5.jpg)
