{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 19:40:24 2014 " "Info: Processing started: Thu Mar 13 19:40:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] register g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] 144.03 MHz 6.943 ns Internal " "Info: Clock \"clk\" has Internal fmax of 144.03 MHz between source register \"g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" and destination register \"g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" (period= 6.943 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.714 ns + Longest register register " "Info: + Longest register to register delay is 6.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] 1 REG LCFF_X27_Y21_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N13; Fanout = 3; REG Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.455 ns) 2.274 ns g23_generic_timer:earth\|Equal0~3 2 COMB LCCOMB_X15_Y22_N16 1 " "Info: 2: + IC(1.819 ns) + CELL(0.455 ns) = 2.274 ns; Loc. = LCCOMB_X15_Y22_N16; Fanout = 1; COMB Node = 'g23_generic_timer:earth\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.274 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] g23_generic_timer:earth|Equal0~3 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.322 ns) 3.977 ns g23_generic_timer:earth\|Equal0~6 3 COMB LCCOMB_X27_Y21_N24 2 " "Info: 3: + IC(1.381 ns) + CELL(0.322 ns) = 3.977 ns; Loc. = LCCOMB_X27_Y21_N24; Fanout = 2; COMB Node = 'g23_generic_timer:earth\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { g23_generic_timer:earth|Equal0~3 g23_generic_timer:earth|Equal0~6 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 4.608 ns g23_generic_timer:earth\|sload 4 COMB LCCOMB_X27_Y21_N28 41 " "Info: 4: + IC(0.309 ns) + CELL(0.322 ns) = 4.608 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 41; COMB Node = 'g23_generic_timer:earth\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.631 ns" { g23_generic_timer:earth|Equal0~6 g23_generic_timer:earth|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 5.097 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0 5 COMB LCCOMB_X27_Y21_N30 40 " "Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 5.097 ns; Loc. = LCCOMB_X27_Y21_N30; Fanout = 40; COMB Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.489 ns" { g23_generic_timer:earth|sload g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.758 ns) 6.714 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] 6 REG LCFF_X27_Y23_N31 3 " "Info: 6: + IC(0.859 ns) + CELL(0.758 ns) = 6.714 ns; Loc. = LCFF_X27_Y23_N31; Fanout = 3; REG Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.617 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.035 ns ( 30.31 % ) " "Info: Total cell delay = 2.035 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.679 ns ( 69.69 % ) " "Info: Total interconnect delay = 4.679 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.714 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] g23_generic_timer:earth|Equal0~3 g23_generic_timer:earth|Equal0~6 g23_generic_timer:earth|sload g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.714 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} g23_generic_timer:earth|Equal0~3 {} g23_generic_timer:earth|Equal0~6 {} g23_generic_timer:earth|sload {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 1.819ns 1.381ns 0.309ns 0.311ns 0.859ns } { 0.000ns 0.455ns 0.322ns 0.322ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] 3 REG LCFF_X27_Y23_N31 3 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X27_Y23_N31; Fanout = 3; REG Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.841 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] 3 REG LCFF_X27_Y21_N13 3 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X27_Y21_N13; Fanout = 3; REG Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.714 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] g23_generic_timer:earth|Equal0~3 g23_generic_timer:earth|Equal0~6 g23_generic_timer:earth|sload g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.714 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} g23_generic_timer:earth|Equal0~3 {} g23_generic_timer:earth|Equal0~6 {} g23_generic_timer:earth|sload {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 1.819ns 1.381ns 0.309ns 0.311ns 0.859ns } { 0.000ns 0.455ns 0.322ns 0.322ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] reset clk 6.461 ns register " "Info: tsu for register \"g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" (data pin = \"reset\", clock pin = \"clk\") is 6.461 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.350 ns + Longest pin register " "Info: + Longest pin to register delay is 9.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_G22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_G22; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.835 ns) + CELL(0.545 ns) 7.244 ns g23_generic_timer:earth\|sload 2 COMB LCCOMB_X27_Y21_N28 41 " "Info: 2: + IC(5.835 ns) + CELL(0.545 ns) = 7.244 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 41; COMB Node = 'g23_generic_timer:earth\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.380 ns" { reset g23_generic_timer:earth|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 7.733 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0 3 COMB LCCOMB_X27_Y21_N30 40 " "Info: 3: + IC(0.311 ns) + CELL(0.178 ns) = 7.733 ns; Loc. = LCCOMB_X27_Y21_N30; Fanout = 40; COMB Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.489 ns" { g23_generic_timer:earth|sload g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.758 ns) 9.350 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] 4 REG LCFF_X27_Y23_N31 3 " "Info: 4: + IC(0.859 ns) + CELL(0.758 ns) = 9.350 ns; Loc. = LCFF_X27_Y23_N31; Fanout = 3; REG Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.617 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 25.08 % ) " "Info: Total cell delay = 2.345 ns ( 25.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.005 ns ( 74.92 % ) " "Info: Total interconnect delay = 7.005 ns ( 74.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.350 ns" { reset g23_generic_timer:earth|sload g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.350 ns" { reset {} reset~combout {} g23_generic_timer:earth|sload {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 5.835ns 0.311ns 0.859ns } { 0.000ns 0.864ns 0.545ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] 3 REG LCFF_X27_Y23_N31 3 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X27_Y23_N31; Fanout = 3; REG Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.350 ns" { reset g23_generic_timer:earth|sload g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.350 ns" { reset {} reset~combout {} g23_generic_timer:earth|sload {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|_~0 {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 5.835ns 0.311ns 0.859ns } { 0.000ns 0.864ns 0.545ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk EPULSE g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] 13.350 ns register " "Info: tco from clock \"clk\" to destination pin \"EPULSE\" through register \"g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" is 13.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.841 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] 3 REG LCFF_X27_Y21_N13 3 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X27_Y21_N13; Fanout = 3; REG Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.232 ns + Longest register pin " "Info: + Longest register to pin delay is 10.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] 1 REG LCFF_X27_Y21_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N13; Fanout = 3; REG Node = 'g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.455 ns) 2.274 ns g23_generic_timer:earth\|Equal0~3 2 COMB LCCOMB_X15_Y22_N16 1 " "Info: 2: + IC(1.819 ns) + CELL(0.455 ns) = 2.274 ns; Loc. = LCCOMB_X15_Y22_N16; Fanout = 1; COMB Node = 'g23_generic_timer:earth\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.274 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] g23_generic_timer:earth|Equal0~3 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.322 ns) 3.977 ns g23_generic_timer:earth\|Equal0~6 3 COMB LCCOMB_X27_Y21_N24 2 " "Info: 3: + IC(1.381 ns) + CELL(0.322 ns) = 3.977 ns; Loc. = LCCOMB_X27_Y21_N24; Fanout = 2; COMB Node = 'g23_generic_timer:earth\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { g23_generic_timer:earth|Equal0~3 g23_generic_timer:earth|Equal0~6 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.322 ns) 5.462 ns g23_generic_timer:earth\|Equal0~15 4 COMB LCCOMB_X25_Y23_N16 1 " "Info: 4: + IC(1.163 ns) + CELL(0.322 ns) = 5.462 ns; Loc. = LCCOMB_X25_Y23_N16; Fanout = 1; COMB Node = 'g23_generic_timer:earth\|Equal0~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.485 ns" { g23_generic_timer:earth|Equal0~6 g23_generic_timer:earth|Equal0~15 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(2.810 ns) 10.232 ns EPULSE 5 PIN PIN_J2 0 " "Info: 5: + IC(1.960 ns) + CELL(2.810 ns) = 10.232 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'EPULSE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.770 ns" { g23_generic_timer:earth|Equal0~15 EPULSE } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.909 ns ( 38.20 % ) " "Info: Total cell delay = 3.909 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.323 ns ( 61.80 % ) " "Info: Total interconnect delay = 6.323 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.232 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] g23_generic_timer:earth|Equal0~3 g23_generic_timer:earth|Equal0~6 g23_generic_timer:earth|Equal0~15 EPULSE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.232 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} g23_generic_timer:earth|Equal0~3 {} g23_generic_timer:earth|Equal0~6 {} g23_generic_timer:earth|Equal0~15 {} EPULSE {} } { 0.000ns 1.819ns 1.381ns 1.163ns 1.960ns } { 0.000ns 0.455ns 0.322ns 0.322ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.232 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] g23_generic_timer:earth|Equal0~3 g23_generic_timer:earth|Equal0~6 g23_generic_timer:earth|Equal0~15 EPULSE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.232 ns" { g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[34] {} g23_generic_timer:earth|Equal0~3 {} g23_generic_timer:earth|Equal0~6 {} g23_generic_timer:earth|Equal0~15 {} EPULSE {} } { 0.000ns 1.819ns 1.381ns 1.163ns 1.960ns } { 0.000ns 0.455ns 0.322ns 0.322ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] reset clk -4.976 ns register " "Info: th for register \"g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]\" (data pin = \"reset\", clock pin = \"clk\") is -4.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.853 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] 3 REG LCFF_X33_Y18_N23 2 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X33_Y18_N23; Fanout = 2; REG Node = 'g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { clk~clkctrl g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.115 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_G22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_G22; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_basic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_basic_timer.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.697 ns) + CELL(0.521 ns) 7.082 ns g23_generic_timer:mars\|sload 2 COMB LCCOMB_X33_Y18_N28 41 " "Info: 2: + IC(5.697 ns) + CELL(0.521 ns) = 7.082 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 41; COMB Node = 'g23_generic_timer:mars\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.218 ns" { reset g23_generic_timer:mars|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.740 ns) 8.115 ns g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] 3 REG LCFF_X33_Y18_N23 2 " "Info: 3: + IC(0.293 ns) + CELL(0.740 ns) = 8.115 ns; Loc. = LCFF_X33_Y18_N23; Fanout = 2; REG Node = 'g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.033 ns" { g23_generic_timer:mars|sload g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.125 ns ( 26.19 % ) " "Info: Total cell delay = 2.125 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.990 ns ( 73.81 % ) " "Info: Total interconnect delay = 5.990 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.115 ns" { reset g23_generic_timer:mars|sload g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.115 ns" { reset {} reset~combout {} g23_generic_timer:mars|sload {} g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] {} } { 0.000ns 0.000ns 5.697ns 0.293ns } { 0.000ns 0.864ns 0.521ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.115 ns" { reset g23_generic_timer:mars|sload g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.115 ns" { reset {} reset~combout {} g23_generic_timer:mars|sload {} g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[39] {} } { 0.000ns 0.000ns 5.697ns 0.293ns } { 0.000ns 0.864ns 0.521ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 19:40:24 2014 " "Info: Processing ended: Thu Mar 13 19:40:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
