{"vcs1":{"timestamp_begin":1730391586.340781624, "rt":2.03, "ut":0.44, "st":0.29}}
{"vcselab":{"timestamp_begin":1730391588.455039792, "rt":1.06, "ut":0.24, "st":0.17}}
{"link":{"timestamp_begin":1730391589.598645185, "rt":0.37, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730391585.570575975}
{"VCS_COMP_START_TIME": 1730391585.570575975}
{"VCS_COMP_END_TIME": 1730391591.336630754}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 330952}}
{"stitch_vcselab": {"peak_mem": 223356}}
