6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-1

Lecture 7 - PN Junction and MOS
Electrostatics (IV)

Electrostatics of
Metal-Oxide-Semiconductor Structure

September 29, 2005

Contents:

1. Introduction to MOS structure

2. Electrostatics of MOS at zero bias

3. Electrostatics of MOS under bias

Reading assignment:
Howe and Sodini, Ch. 3, §§3.7-3.8

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-2

Key questions
• What is the big deal about the metal-oxide-semiconductor
structure?
• What do the electrostatics of the MOS structure look
like at zero bias?
• How do the electrostatics of the MOS structure get
modiﬁed if a voltage is applied across its terminals?

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-3

1. Introduction

Metal-Oxide-Semiconductor structure:
(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)
(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)
metal  (cid:13)
interconnect to gate
(cid:0)(cid:0)
n+ polysilicon gate
0
p-type(cid:13)
x
(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)
s = 11.7 ε
ε
o
(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)(cid:0)
metal interconnect to bulk

gate oxide (cid:13)
ε
ox = 3.9 ε
o 

MOS at the heart of the electronics revolution:
• Digital and analog functions: Metal-Oxide-Semiconductor
Field-Eﬀect Transistor (MOSFET) is key element of
Complementary Metal-Oxide-Semiconductor (CMOS)
circuit family
• Memory function: Dynamic Random Access Mem-
ory (DRAM) and Flash Erasable Programmable Mem-
ory (EPROM)
• Imaging: Charge-Couple Device (CCD) camera
• Displays: Active-Matrix Liquid-Crystal Displays
• ...

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-4

2. MOS electrostatics at zero bias

Idealized 1D structure:

"metal"(cid:13)
(n+ polySi)

contact

oxide

semiconductor(cid:13)
(p type)

contact

0

x

-tox
• Metal: does not tolerate volume charge ⇒ charge can
only exist at its surface
• Oxide: insulator ⇒ no volume charge (no free carriers,
no dopants)
• Semiconductor: can have volume charge (SCR)

Thermal equilibrium can’t be established through oxide;
need wire to allow transfer of charge between metal and
semiconductor.
MOS structure: sandwich of dissimilar materials ⇒ car-
rier transfer ⇒ space-charge region at zero bias ⇒ built-in
potential

(cid:13)
(cid:13)
6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-5

For most metals on p-Si, equilibrium achieved by elec-
trons diﬀusing from metal to semiconductor and holes
from semiconductor to metal:

log po, no

po

no

-tox

0

xdo

Na

ni2
Na
x

Remember: nopo = n2
i
Fewer holes near Si/SiO2 interface ⇒ ionized acceptors
exposed (volume space charge)

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-6

2 Space charge density

log po, no

po

no

-tox

ρο

QG

0

-tox

0

0

xdo

xdo

Na

ni2
Na
x

x

-qNa
• In semiconductor: space-charge region close to Si/SiO2
interface ⇒ can do depletion approximation
• In metal: sheet of charge at metal/SiO2 interface
• Overall charge neutrality
x ≤ −tox
−tox < x < 0
0 < x < xdo
xdo < x

ρo (x) = QG δ(−tox )
ρo (x) = 0
ρo (x) = −qNa
ρo(x) = 0

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-7

2 Electric field

Integrate Gauss’ equation:

Eo(x2 ) − Eo(x1 ) =

Z x2
x1

1


ρo (x)dx

At interface between oxide and semiconductor:
change in permittivity ⇒ change in electric ﬁeld

oxEox = sEs

Eox
Es

=

s
ox

' 3

Eox

Es

0

x

E

0

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-8

Start integrating from deep inside semiconductor:

ρο

0

-tox

Eο

0

-tox

0

xdo

x

-qNa

Eox

Es

0

xdo

x

xdo < x

Eo(x) = 0

0 < x < xdo

−tox < x < 0
x < −tox

Eo (x) = − qNa
s

(x − xdo)

Eo(x = 0+) =

qNaxdo
ox

Eo (x) =

s
ox

Eo(x) = 0

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-9

2 Electrostatic potential
(with φ = 0 @ no = po = ni)

ln

ln

φ =

φ = − kT
no
po
kT
q
ni
q
ni
In QNR’s, no and po known ⇒ can determine φ:
d ⇒ φg = φn+
in n+ gate: no = N +
in p-QNR: po = Na ⇒ φp = − kT
q ln Na
ni

φο
φn+

φB

0

-tox

0

xdo

x
φp

Built-in potential:

φB = φg − φp = φn+ +

kT
q

ln

Na
ni

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-10

To get φo(x), integrate Eo(x); start from deep inside semi-
conductor bulk:
φo(x2 ) − φo(x1) = − Z x2
x1
Eο

Eo(x)dx

Eox

Es

0

0

0

-tox

φο
φn+

φB

0

-tox

xdo

x

xdo

Vox,o

x
VB,o
φp

xdo < x

φo(x) = φp

0 < x < xd

φo(x) = φp +

−tox < x < 0
x < −tox

φo (x) = φp +

φo(x) = φn+

(x − xdo)2

qNa
2s
qNax2
do
2s

+

qNaxdo
ox

(−x)

(cid:13)
Lecture 7-11
6.012 - Microelectronic Devices and Circuits - Fall 2005
2 Still don’t know xdo ⇒ need one more equation:

Potential diﬀerence across structure has to add up to φB :

φB = VB ,o + Vox,o =

qNax2
do
2s

+

qNaxdotox
ox

xdo =

s
ox

Solve quadratic equation:
vuuuuut1 +
tox [
where Cox is capacitance per unit area of oxide [units:
F /cm2]:

22
oxφB
sqNat2
ox

vuuuuut1 +
[

− 1] =

s
Cox

− 1]

4φB
γ 2

Cox =

ox
tox
and γ is body factor coeﬃcient [units: V −1/2 ]:
r
2sqNa

γ =

1
Cox

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-12

2 Numerical example:
Nd = 1020 cm−3 , Na = 1017 cm−3 , tox = 8 nm

φB = 550 mV + 420 mV = 970 mV
Cox = 4.3 × 10−7 F /cm2
γ = 0.43 V 1/2

xdo = 91 nm

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-13

There are also contact potentials
⇒ total contact-to-contact potential diﬀerence is zero!

"metal"

contact

oxide

semiconductor(cid:13)
(p type)

contact

φο
φn+

φB

0

-tox

0

xdo

x

φp

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-14

3. MOS electrostatics under bias

Apply voltage to gate with respect to semiconductor:

VGB
+ -

"metal" (cid:13)
(n+ polySi)

contact

oxide

semiconductor(cid:13)
(p type)

contact

0
x
-tox
Electrostatics of MOS structure aﬀected ⇒ potential dif-
ference across entire structure now 6= 0.

How is potential diﬀerence accommodated?

Potential can drop in:
• gate contact
• n+-polysilicon gate
• oxide
• semiconductor SCR
• semiconductor QNR
• semiconductor contact

(cid:13)
(cid:13)
6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-15

Potential diﬀerence shows up across oxide and SCR in
semiconductor:

φ

VGB

?

0

0

-tox

φB+VGB

x

φB

xdo

Oxide is insulator ⇒ no current anywhere in structure

In SCR, quasi-equilibrium situation prevails
⇒ new balance between drift and diﬀusion
• electrostatics qualitatively identical to zero bias (but
amount of charge redistribution is diﬀerent)
• np = n2
i

(cid:13)
6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-16

Apply VGB > 0: potential diﬀerence across structure in-
creases ⇒ need larger charge dipole ⇒ SCR expands into
semiconductor substrate:

ρ

0

-tox

E

0

-tox
φ

φB+VGB
φB

0

-tox

log p, n

0

-qNa

Eox

Es

0

0

p

n

-tox

0

xd

x

xd

x

xd

x

Na

ni2
Na
x

xd

VGB=0

VGB>0

Simple way to remember:
with VGB > 0, gate attracts electrons and repels holes.

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-17

Qualitatively, physics unchanged by applying VGB > 0.

Use mathematical formulation of zero bias, but:

φB → φB + VGB

For example,

xd(VGB ) =

vuuuuut1 +
[

s
Cox

4(φB + VGB )
γ 2

− 1]

VGB ↑ → xd ↑

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 7-18

Key conclusions
• Charge redistribution in MOS structure at zero bias:
– SCR in semiconductor
– built-in potential across MOS structure.
• In most cases, can do depletion approximation in semi-
conductor SCR.
• Application of voltage modulates depletion region width
in semiconductor. No current ﬂows.

