
*** Running vivado
    with args -log uart_loopback.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_loopback.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_loopback.tcl -notrace
Command: synth_design -top uart_loopback -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.324 ; gain = 98.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_loopback' [F:/FPGA/Design/uart_loopback/uart_loopback.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [F:/FPGA/Design/uart_loopback/uart_rx.v:1]
	Parameter CLOCK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter COUNTER_MAX bound to: 434 - type: integer 
	Parameter COUNTER_MAX_HALF bound to: 217 - type: integer 
	Parameter UART_BIT bound to: 4'b1001 
	Parameter COUNTER_RST bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [F:/FPGA/Design/uart_loopback/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [F:/FPGA/Design/uart_loopback/uart_tx.v:1]
	Parameter CLOCK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter COUNTER_MAX bound to: 435 - type: integer 
	Parameter UART_BIT bound to: 4'b1001 
	Parameter COUNTER_RST bound to: 0 - type: integer 
	Parameter BYTE_RST bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [F:/FPGA/Design/uart_loopback/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_loopback' (3#1) [F:/FPGA/Design/uart_loopback/uart_loopback.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.074 ; gain = 154.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.074 ; gain = 154.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.074 ; gain = 154.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/FPGA/Design/uart_loopback/uart_loopback.srcs/constrs_1/new/uart_loopback.xdc]
Finished Parsing XDC File [F:/FPGA/Design/uart_loopback/uart_loopback.srcs/constrs_1/new/uart_loopback.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/FPGA/Design/uart_loopback/uart_loopback.srcs/constrs_1/new/uart_loopback.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_loopback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_loopback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.895 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.895 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 812.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 812.895 ; gain = 480.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 812.895 ; gain = 480.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 812.895 ; gain = 480.770
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rx_start_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rx_bit_cnt_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rx_done_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rx_byte" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tx_start_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 812.895 ; gain = 480.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "rx_u/rx_start_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_u/tx_start_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rx_u/rx_bit_cnt_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rx_u/rx_byte" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rx_u/rx_done_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[30]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[31]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[29]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[28]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[27]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[26]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[25]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[24]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[23]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[22]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[21]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[20]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[19]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[18]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[17]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[16]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[15]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[14]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[13]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[12]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[11]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[10]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_u/baudrate_counter_reg[9]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[9]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[10]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[11]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[12]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[13]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[14]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[15]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[16]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[17]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[18]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[19]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[20]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[21]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[22]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[23]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[24]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[25]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[26]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[27]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[28]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[29]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'tx_u/baudrate_counter_reg[30]' (FDC) to 'tx_u/baudrate_counter_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_u/baudrate_counter_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 812.895 ; gain = 480.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 819.203 ; gain = 487.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 819.281 ; gain = 487.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 839.043 ; gain = 506.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 839.043 ; gain = 506.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 839.043 ; gain = 506.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 839.043 ; gain = 506.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 839.043 ; gain = 506.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 839.043 ; gain = 506.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 839.043 ; gain = 506.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     6|
|4     |LUT3 |     6|
|5     |LUT4 |     9|
|6     |LUT5 |    22|
|7     |LUT6 |    17|
|8     |FDCE |    39|
|9     |FDPE |     1|
|10    |IBUF |     3|
|11    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   106|
|2     |  rx_u   |uart_rx |    60|
|3     |  tx_u   |uart_tx |    41|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 839.043 ; gain = 506.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 839.043 ; gain = 181.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 839.043 ; gain = 506.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 843.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 843.609 ; gain = 524.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 843.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/Design/uart_loopback/uart_loopback.runs/synth_1/uart_loopback.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_loopback_utilization_synth.rpt -pb uart_loopback_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 12:31:43 2020...
