# Reading D:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Single_Cycle_RISC_Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:23 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 13:15:23 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/processor_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:23 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/processor_tb.v 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 13:15:23 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:23 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:15:23 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:23 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/extend.v 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 13:15:24 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:24 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 13:15:24 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/control_main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:24 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/control_main_decoder.v 
# -- Compiling module control_main_decoder
# 
# Top level modules:
# 	control_main_decoder
# End time: 13:15:24 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/control_alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:24 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/control_alu_decoder.v 
# -- Compiling module control_alu_decoder
# 
# Top level modules:
# 	control_alu_decoder
# End time: 13:15:24 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:24 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 13:15:24 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:24 on Dec 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:15:24 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:24 on Dec 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:15:25 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/RISC-Processor/Processor-In-DE2-115\ -\ Copy/processor_source_files {D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:25 on Dec 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files" D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:15:25 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.processor_tb
# vsim work.processor_tb 
# Start time: 13:15:49 on Dec 07,2024
# Loading work.processor_tb
# Loading work.control
# Loading work.control_main_decoder
# Loading work.control_alu_decoder
# Loading work.pc
# Loading sv_std.std
# Loading work.adder
# Loading work.imem
# Loading work.register_file
# Loading work.extend
# Loading work.alu
# Loading work.data_memory
# ** Warning: (vsim-3015) D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/processor_tb.v(66): [PCDPC] - Port size (16) does not match connection size (32) for port 'pc_next'. The port definition is at: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/pc.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/pc_inst File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/pc.v
add wave -position end  sim:/processor_tb/BUS_WIDTH
add wave -position end  sim:/processor_tb/DATA_MEMORY_ADDR_BUS_WIDTH
add wave -position end  sim:/processor_tb/DATA_MEMORY_DATA_BUS_WIDTH
add wave -position end  sim:/processor_tb/REG_FILE_ADDR_BUS_WIDTH
add wave -position end  sim:/processor_tb/REG_FILE_DATA_BUS_WIDTH
add wave -position end  sim:/processor_tb/INST_MEMORY_ADDR_BUS_WIDTH
add wave -position end  sim:/processor_tb/INST_MEMORY_DATA_BUS_WIDTH
add wave -position end  sim:/processor_tb/clk
add wave -position end  sim:/processor_tb/pc_out
add wave -position end  sim:/processor_tb/pc_4
add wave -position end  sim:/processor_tb/instr
add wave -position end  sim:/processor_tb/imm_ext
add wave -position end  sim:/processor_tb/alu_result
add wave -position end  sim:/processor_tb/read_data
add wave -position end  sim:/processor_tb/read_data_1
add wave -position end  sim:/processor_tb/read_data_2
add wave -position end  sim:/processor_tb/write_data
add wave -position end  sim:/processor_tb/src_a
add wave -position end  sim:/processor_tb/src_b
add wave -position end  sim:/processor_tb/pc_target
add wave -position end  sim:/processor_tb/pc_next
add wave -position end  sim:/processor_tb/zero
add wave -position end  sim:/processor_tb/pc_src
add wave -position end  sim:/processor_tb/result_src
add wave -position end  sim:/processor_tb/mem_write
add wave -position end  sim:/processor_tb/alu_control
add wave -position end  sim:/processor_tb/alu_src
add wave -position end  sim:/processor_tb/imm_src
add wave -position end  sim:/processor_tb/reg_write
run
run -all
# End time: 13:28:05 on Dec 07,2024, Elapsed time: 0:12:16
# Errors: 0, Warnings: 1
