// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "03/12/2017 01:22:03"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \Mux33~1_combout ;
wire \WideOr32~0_combout ;
wire \Decoder3~0_combout ;
wire \DrPC~0_combout ;
wire \DrPC~1_combout ;
wire \PC~42_combout ;
wire \PC[2]_OTERM11 ;
wire \WideOr30~0_combout ;
wire \imem~44_combout ;
wire \imem~45_combout ;
wire \imem~46_combout ;
wire \Decoder3~1_combout ;
wire \imem~10_combout ;
wire \imem~12_combout ;
wire \imem~13_combout ;
wire \imem~137_combout ;
wire \imem~138_combout ;
wire \imem~14_combout ;
wire \imem~15_combout ;
wire \ShOff~0_combout ;
wire \memin[2]~31_combout ;
wire \memin[2]~221_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \Decoder2~0_combout ;
wire \Decoder2~1_combout ;
wire \Decoder2~3_combout ;
wire \imem~97_combout ;
wire \imem~98_combout ;
wire \imem~129_combout ;
wire \imem~130_combout ;
wire \imem~99_combout ;
wire \imem~100_combout ;
wire \imem~62_combout ;
wire \imem~63_combout ;
wire \imem~64_combout ;
wire \imem~102_combout ;
wire \imem~103_combout ;
wire \imem~101_combout ;
wire \imem~104_combout ;
wire \imem~105_combout ;
wire \imem~106_combout ;
wire \ALUfunc_buffer[3]~1_combout ;
wire \imem~91_combout ;
wire \imem~92_combout ;
wire \imem~93_combout ;
wire \imem~94_combout ;
wire \imem~95_combout ;
wire \imem~96_combout ;
wire \IR[25]~feeder_combout ;
wire \imem~65_combout ;
wire \imem~53_combout ;
wire \imem~133_combout ;
wire \imem~66_combout ;
wire \imem~67_combout ;
wire \ALUfunc_buffer[3]~2_combout ;
wire \imem~84_combout ;
wire \imem~85_combout ;
wire \imem~83_combout ;
wire \imem~82_combout ;
wire \imem~86_combout ;
wire \imem~68_combout ;
wire \imem~69_combout ;
wire \imem~80_combout ;
wire \imem~81_combout ;
wire \imem~73_combout ;
wire \imem~72_combout ;
wire \imem~74_combout ;
wire \imem~75_combout ;
wire \imem~76_combout ;
wire \imem~70_combout ;
wire \imem~71_combout ;
wire \imem~78_combout ;
wire \imem~77_combout ;
wire \imem~79_combout ;
wire \WideOr0~0_combout ;
wire \ALUfunc_buffer[3]~0_combout ;
wire \Selector25~0_combout ;
wire \Selector25~1_combout ;
wire \Selector25~2_combout ;
wire \Selector20~0_combout ;
wire \WideOr29~0_combout ;
wire \WideOr31~0_combout ;
wire \Selector9~0_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector21~1_combout ;
wire \Selector21~2_combout ;
wire \Selector21~0_combout ;
wire \memin[8]~64_combout ;
wire \WideOr5~0_combout ;
wire \Selector9~1_combout ;
wire \Selector18~0_combout ;
wire \memin[7]~348_combout ;
wire \Selector17~0_combout ;
wire \WideOr23~1_combout ;
wire \WideOr23~0_Duplicate_5 ;
wire \WideOr23~2_combout ;
wire \memin[20]~1_combout ;
wire \memin[3]~2_combout ;
wire \WideOr23~3_combout ;
wire \memin[8]~63_combout ;
wire \A[7]~DUPLICATE_q ;
wire \memin[19]~0_combout ;
wire \memin[31]~165_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \LdMAR~0_combout ;
wire \Selector19~0_combout ;
wire \memin[15]~289_combout ;
wire \imem~19_combout ;
wire \imem~17_combout ;
wire \imem~16_combout ;
wire \imem~18_combout ;
wire \imem~20_combout ;
wire \imem~21_combout ;
wire \imem~31_combout ;
wire \imem~136_combout ;
wire \imem~11_combout ;
wire \imem~29_combout ;
wire \imem~28_combout ;
wire \imem~30_combout ;
wire \imem~32_combout ;
wire \imem~33_combout ;
wire \Selector12~2_combout ;
wire \Selector12~1_combout ;
wire \Selector12~3_combout ;
wire \imem~25_combout ;
wire \imem~24_combout ;
wire \imem~22_combout ;
wire \imem~23_combout ;
wire \imem~26_combout ;
wire \imem~27_combout ;
wire \IR[11]~feeder_combout ;
wire \Selector12~0_combout ;
wire \Selector12~4_combout ;
wire \Selector12~5_combout ;
wire \imem~7_combout ;
wire \imem~6_combout ;
wire \imem~5_combout ;
wire \imem~4_combout ;
wire \imem~8_combout ;
wire \imem~9_combout ;
wire \Selector13~1_combout ;
wire \Selector13~3_combout ;
wire \IR[10]~DUPLICATE_q ;
wire \Selector13~0_combout ;
wire \Selector13~2_combout ;
wire \Selector13~4_combout ;
wire \Selector13~5_combout ;
wire \regs~398feeder_combout ;
wire \always2~0_combout ;
wire \imem~48_combout ;
wire \imem~47_combout ;
wire \imem~49_combout ;
wire \imem~135_combout ;
wire \imem~50_combout ;
wire \imem~51_combout ;
wire \imem~59_combout ;
wire \imem~58_combout ;
wire \imem~57_combout ;
wire \imem~56_combout ;
wire \imem~60_combout ;
wire \imem~61_combout ;
wire \Selector14~1_combout ;
wire \Selector14~0_combout ;
wire \Selector14~3_combout ;
wire \Selector14~2_combout ;
wire \Selector14~4_combout ;
wire \regs~635_combout ;
wire \regs~637_combout ;
wire \regs~398_q ;
wire \Selector14~5_combout ;
wire \IR[0]~DUPLICATE_q ;
wire \imem~38_combout ;
wire \imem~40_combout ;
wire \imem~41_combout ;
wire \imem~39_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \Selector15~2_combout ;
wire \Selector15~3_combout ;
wire \Selector15~1_combout ;
wire \IR[8]~_Duplicate_22 ;
wire \Selector15~0_combout ;
wire \Selector15~4_combout ;
wire \regs~681_combout ;
wire \regs~693_combout ;
wire \regs~494_q ;
wire \regs~462feeder_combout ;
wire \regs~687_combout ;
wire \regs~689_combout ;
wire \regs~462_q ;
wire \regs~683_combout ;
wire \regs~430_q ;
wire \regs~580_combout ;
wire \regs~366feeder_combout ;
wire \regs~692_combout ;
wire \regs~366_q ;
wire \regs~270feeder_combout ;
wire \regs~636_combout ;
wire \regs~270_q ;
wire \regs~688_combout ;
wire \regs~334_q ;
wire \regs~682_combout ;
wire \regs~302_q ;
wire \regs~579_combout ;
wire \regs~678_combout ;
wire \regs~690_combout ;
wire \regs~110_q ;
wire \regs~78feeder_combout ;
wire \regs~684_combout ;
wire \regs~685_combout ;
wire \regs~78_q ;
wire \regs~46feeder_combout ;
wire \regs~679_combout ;
wire \regs~46_q ;
wire \regs~632_combout ;
wire \regs~633_combout ;
wire \regs~14_q ;
wire \regs~577_combout ;
wire \Selector13~5_Duplicate_7 ;
wire \regs~686_combout ;
wire \regs~206_q ;
wire \regs~142feeder_combout ;
wire \regs~634_combout ;
wire \regs~142_q ;
wire \regs~238feeder_combout ;
wire \regs~691_combout ;
wire \regs~238_q ;
wire \regs~680_combout ;
wire \regs~174_q ;
wire \regs~578_combout ;
wire \regs~581_combout ;
wire \memin[23]~62_combout ;
wire \regs~350_q ;
wire \regs~318_q ;
wire \regs~286feeder_combout ;
wire \regs~286_q ;
wire \regs~382_q ;
wire \regs~645_combout ;
wire \regs~94_q ;
wire \regs~62_q ;
wire \regs~126_q ;
wire \regs~30_q ;
wire \regs~643_combout ;
wire \regs~254_q ;
wire \regs~190_q ;
wire \regs~222_q ;
wire \regs~158_q ;
wire \regs~644_combout ;
wire \regs~510_q ;
wire \regs~478feeder_combout ;
wire \regs~478_q ;
wire \regs~414_q ;
wire \Selector14~5_Duplicate_9 ;
wire \regs~446_q ;
wire \regs~646_combout ;
wire \regs~647_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \MemVal~7_combout ;
wire \SW[4]~input_o ;
wire \memin[31]~79_combout ;
wire \regs~475_q ;
wire \regs~347feeder_combout ;
wire \regs~347_q ;
wire \regs~91_q ;
wire \regs~219_q ;
wire \Selector13~5_Duplicate_15 ;
wire \regs~655_combout ;
wire \regs~59feeder_combout ;
wire \regs~59_q ;
wire \regs~315feeder_combout ;
wire \regs~315_q ;
wire \regs~443feeder_combout ;
wire \regs~443_q ;
wire \regs~187_q ;
wire \regs~654_combout ;
wire \regs~123_q ;
wire \regs~507_q ;
wire \regs~379_q ;
wire \regs~251_q ;
wire \regs~656_combout ;
wire \regs~411_q ;
wire \regs~27_q ;
wire \regs~283_q ;
wire \regs~155_q ;
wire \regs~653_combout ;
wire \regs~657_combout ;
wire \A[27]~DUPLICATE_q ;
wire \A[7]~_Duplicate_3 ;
wire \imem~123_combout ;
wire \imem~125_combout ;
wire \imem~124_combout ;
wire \imem~126_combout ;
wire \imem~127_combout ;
wire \memin[10]~105_combout ;
wire \regs~490_q ;
wire \regs~394_q ;
wire \regs~458feeder_combout ;
wire \regs~458_q ;
wire \regs~426_q ;
wire \regs~560_combout ;
wire \regs~170feeder_combout ;
wire \regs~170_q ;
wire \regs~234feeder_combout ;
wire \regs~234_q ;
wire \regs~202_q ;
wire \regs~138_q ;
wire \regs~558_combout ;
wire \regs~330_q ;
wire \regs~266_q ;
wire \regs~362_q ;
wire \regs~298_q ;
wire \regs~559_combout ;
wire \regs~42_q ;
wire \regs~10_q ;
wire \regs~106_q ;
wire \regs~74_q ;
wire \regs~557_combout ;
wire \regs~561_combout ;
wire \Selector14~5_Duplicate_7 ;
wire \regs~161_q ;
wire \regs~33_q ;
wire \regs~289_q ;
wire \regs~417_q ;
wire \Selector12~5_Duplicate_7 ;
wire \regs~523_combout ;
wire \regs~97_q ;
wire \regs~353_q ;
wire \regs~481_q ;
wire \regs~225_q ;
wire \regs~525_combout ;
wire \regs~65_q ;
wire \regs~449feeder_combout ;
wire \regs~449_q ;
wire \regs~321_q ;
wire \regs~193_q ;
wire \regs~524_combout ;
wire \regs~129_q ;
wire \regs~1_q ;
wire \regs~257feeder_combout ;
wire \regs~257_q ;
wire \regs~385_q ;
wire \regs~522_combout ;
wire \regs~526_combout ;
wire \B[1]~_Duplicate_12 ;
wire \memin[0]~18_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \MemWE~4_combout ;
wire \memin[31]~13_combout ;
wire \A[17]~_Duplicate_4 ;
wire \B[0]~_Duplicate_14DUPLICATE_q ;
wire \B[1]~_Duplicate_12DUPLICATE_q ;
wire \regs~82_q ;
wire \regs~114_q ;
wire \regs~18_q ;
wire \regs~50_q ;
wire \regs~597_combout ;
wire \regs~466_q ;
wire \regs~434_q ;
wire \regs~498_q ;
wire \regs~402_q ;
wire \regs~600_combout ;
wire \regs~146feeder_combout ;
wire \regs~146_q ;
wire \regs~178_q ;
wire \regs~210_q ;
wire \regs~242_q ;
wire \regs~598_combout ;
wire \regs~306_q ;
wire \regs~274feeder_combout ;
wire \regs~274_q ;
wire \regs~338feeder_combout ;
wire \regs~338_q ;
wire \regs~370_q ;
wire \regs~599_combout ;
wire \regs~601_combout ;
wire \regs~145_q ;
wire \regs~273_q ;
wire \regs~17_q ;
wire \regs~401_q ;
wire \regs~602_combout ;
wire \regs~49feeder_combout ;
wire \regs~49_q ;
wire \regs~177_q ;
wire \regs~305_q ;
wire \regs~433_q ;
wire \regs~603_combout ;
wire \regs~337_q ;
wire \regs~81feeder_combout ;
wire \regs~81_q ;
wire \regs~465_q ;
wire \regs~209_q ;
wire \regs~604_combout ;
wire \regs~113_q ;
wire \regs~369_q ;
wire \regs~497_q ;
wire \regs~241_q ;
wire \regs~605_combout ;
wire \regs~606_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \memin[17]~55_combout ;
wire \ShOff~1_combout ;
wire \memin[15]~49_combout ;
wire \memin[15]~241_combout ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \memin[5]~160_combout ;
wire \memin[5]~162_combout ;
wire \regs~341feeder_combout ;
wire \regs~341_q ;
wire \regs~85feeder_combout ;
wire \regs~85_q ;
wire \regs~469_q ;
wire \regs~213_q ;
wire \regs~624_combout ;
wire \regs~405_q ;
wire \regs~21feeder_combout ;
wire \regs~21_q ;
wire \regs~277feeder_combout ;
wire \regs~277_q ;
wire \regs~149_q ;
wire \regs~622_combout ;
wire \regs~373_q ;
wire \regs~501_q ;
wire \regs~117_q ;
wire \regs~245_q ;
wire \regs~625_combout ;
wire \regs~181_q ;
wire \regs~53feeder_combout ;
wire \regs~53_q ;
wire \regs~437feeder_combout ;
wire \regs~437_q ;
wire \regs~309feeder_combout ;
wire \regs~309_q ;
wire \regs~623_Duplicate_700 ;
wire \regs~626_Duplicate_701 ;
wire \WideOr23~0_combout ;
wire \memin[28]~38_combout ;
wire \B[1]~_Duplicate_16 ;
wire \ShiftLeft0~23_combout ;
wire \A[0]~DUPLICATE_q ;
wire \ShiftLeft0~25_combout ;
wire \ShiftLeft0~55_combout ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~5_sumout ;
wire \memin[16]~262_combout ;
wire \memin[16]~263_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \memin[16]~312_combout ;
wire \dmem~17_q ;
wire \MAR[2]~DUPLICATE_q ;
wire \B[22]~DUPLICATE_q ;
wire \ShiftRight0~4_combout ;
wire \memin[23]~292_combout ;
wire \regs~25_q ;
wire \regs~281feeder_combout ;
wire \regs~281_q ;
wire \regs~409feeder_combout ;
wire \regs~409_q ;
wire \regs~153_q ;
wire \regs~668_combout ;
wire \regs~473feeder_combout ;
wire \regs~473_q ;
wire \regs~345feeder_combout ;
wire \regs~345_q ;
wire \regs~89feeder_combout ;
wire \regs~89_q ;
wire \regs~217_q ;
wire \regs~670_combout ;
wire \regs~441feeder_combout ;
wire \regs~441_q ;
wire \regs~313feeder_combout ;
wire \regs~313_q ;
wire \regs~57feeder_combout ;
wire \regs~57_q ;
wire \regs~185_q ;
wire \regs~669_combout ;
wire \regs~505_q ;
wire \regs~121_q ;
wire \regs~377feeder_combout ;
wire \regs~377_q ;
wire \regs~249_q ;
wire \regs~671_combout ;
wire \regs~672_combout ;
wire \B[1]~_Duplicate_1 ;
wire \B[0]~_Duplicate_2 ;
wire \A[24]~DUPLICATE_q ;
wire \ShiftRight0~20_combout ;
wire \B[29]~DUPLICATE_q ;
wire \memin[29]~80_combout ;
wire \B[28]~DUPLICATE_q ;
wire \memin[28]~157_combout ;
wire \Add1~90 ;
wire \Add1~97_sumout ;
wire \memin[28]~269_combout ;
wire \B[27]~DUPLICATE_q ;
wire \B[24]~DUPLICATE_q ;
wire \A[22]~DUPLICATE_q ;
wire \Add2~87 ;
wire \Add2~119 ;
wire \Add2~126 ;
wire \Add2~127 ;
wire \Add2~110 ;
wire \Add2~111 ;
wire \Add2~30 ;
wire \Add2~31 ;
wire \Add2~74 ;
wire \Add2~75 ;
wire \Add2~83 ;
wire \Add2~114 ;
wire \Add2~115 ;
wire \Add2~122 ;
wire \Add2~123 ;
wire \Add2~90 ;
wire \Add2~91 ;
wire \Add2~97_sumout ;
wire \Mux3~2_combout ;
wire \memin[23]~85_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~2_combout ;
wire \A[11]~DUPLICATE_q ;
wire \Add1~46 ;
wire \Add1~54 ;
wire \Add1~34 ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \memin[11]~112_combout ;
wire \B[0]~DUPLICATE_q ;
wire \Add2~10 ;
wire \Add2~11 ;
wire \Add2~38 ;
wire \Add2~39 ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~2 ;
wire \Add2~3 ;
wire \Add2~94 ;
wire \Add2~95 ;
wire \Add2~102 ;
wire \Add2~103 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~46 ;
wire \Add2~47 ;
wire \Add2~54 ;
wire \Add2~55 ;
wire \Add2~34 ;
wire \Add2~35 ;
wire \Add2~58 ;
wire \Add2~59 ;
wire \Add2~61_sumout ;
wire \memin[11]~113_combout ;
wire \regs~43_q ;
wire \regs~299_q ;
wire \regs~427_q ;
wire \Selector13~5_Duplicate_13 ;
wire \regs~171_q ;
wire \regs~553_combout ;
wire \regs~267feeder_combout ;
wire \regs~267_q ;
wire \regs~11_q ;
wire \regs~395_q ;
wire \regs~139_q ;
wire \Selector12~5_Duplicate_9 ;
wire \regs~552_combout ;
wire \regs~331feeder_combout ;
wire \regs~331_q ;
wire \regs~75_q ;
wire \regs~459_q ;
wire \regs~203_q ;
wire \regs~554_combout ;
wire \regs~363feeder_combout ;
wire \regs~363_q ;
wire \regs~491_q ;
wire \regs~107_q ;
wire \regs~235_q ;
wire \regs~555_combout ;
wire \regs~556_combout ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~3_combout ;
wire \memin[15]~69_combout ;
wire \B[0]~_Duplicate_10 ;
wire \B[1]~_Duplicate_8DUPLICATE_q ;
wire \ShiftRight0~14_combout ;
wire \A[17]~_Duplicate_4DUPLICATE_q ;
wire \A[15]~_Duplicate_5 ;
wire \ShiftRight0~15_combout ;
wire \A[19]~_Duplicate_2 ;
wire \A[21]~_Duplicate_1 ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~57_combout ;
wire \ShiftRight0~3_Duplicate_66 ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~17_combout ;
wire \ShiftLeft0~40_combout ;
wire \Mux20~1_combout ;
wire \ShiftRight0~10_combout ;
wire \memin[11]~114_combout ;
wire \memin[11]~115_combout ;
wire \memin[11]~116_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem~12_q ;
wire \MAR[12]~feeder_combout ;
wire \MAR[13]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem~53_combout ;
wire \memin[11]~215_combout ;
wire \Mux20~2_combout ;
wire \imem~118_combout ;
wire \imem~119_combout ;
wire \memin[11]~110_combout ;
wire \memin[11]~247_combout ;
wire \Add0~22 ;
wire \Add0~14 ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \Mux28~1_combout ;
wire \memin[11]~249_combout ;
wire \memin[11]~248_combout ;
wire \memin[11]~250_combout ;
wire \PC~12_combout ;
wire \memin[11]~111_combout ;
wire \memin[11]~216_combout ;
wire \ShiftRight0~3_Duplicate_64 ;
wire \ShiftRight0~7_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~53_combout ;
wire \ShiftLeft0~46_combout ;
wire \A[14]~DUPLICATE_q ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~47_combout ;
wire \ShiftLeft0~54_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \memin[20]~39_combout ;
wire \memin[28]~257_combout ;
wire \memin[28]~258_combout ;
wire \regs~252feeder_combout ;
wire \regs~252_q ;
wire \regs~220feeder_combout ;
wire \regs~220_q ;
wire \regs~156feeder_combout ;
wire \regs~156_q ;
wire \regs~188_q ;
wire \regs~659_combout ;
wire \regs~124feeder_combout ;
wire \regs~124_q ;
wire \regs~92_q ;
wire \regs~28_q ;
wire \regs~60_q ;
wire \regs~658_combout ;
wire \regs~412feeder_combout ;
wire \regs~412_q ;
wire \regs~444feeder_combout ;
wire \regs~444_q ;
wire \regs~508_q ;
wire \regs~476feeder_combout ;
wire \regs~476_q ;
wire \regs~661_combout ;
wire \regs~316feeder_combout ;
wire \regs~316_q ;
wire \regs~348_q ;
wire \regs~284_q ;
wire \regs~380_q ;
wire \regs~660_combout ;
wire \regs~662_combout ;
wire \PC~33_combout ;
wire \PC~34_combout ;
wire \Add2~89_sumout ;
wire \memin[27]~146_combout ;
wire \memin[27]~144_combout ;
wire \Mux4~3_combout ;
wire \Mux4~4_combout ;
wire \Equal0~20_combout ;
wire \Mux4~2_combout ;
wire \memin[27]~145_combout ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~50_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~51_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem~64_combout ;
wire \dmem~65_combout ;
wire \memin[27]~147_combout ;
wire \Add1~6 ;
wire \Add1~78 ;
wire \Add1~86 ;
wire \Add1~118 ;
wire \Add1~126 ;
wire \Add1~110 ;
wire \Add1~30 ;
wire \Add1~74 ;
wire \Add1~82 ;
wire \Add1~114 ;
wire \Add1~121_sumout ;
wire \Add2~121_sumout ;
wire \memin[26]~190_combout ;
wire \Add1~113_sumout ;
wire \PC~29_combout ;
wire \regs~472feeder_combout ;
wire \regs~472_q ;
wire \regs~408_q ;
wire \regs~504_q ;
wire \regs~440_q ;
wire \regs~651_combout ;
wire \regs~280_q ;
wire \regs~376feeder_combout ;
wire \regs~376_q ;
wire \regs~344feeder_combout ;
wire \regs~344_q ;
wire \regs~312_q ;
wire \regs~650_combout ;
wire \regs~88_q ;
wire \regs~24_q ;
wire \regs~120_q ;
wire \regs~56_q ;
wire \regs~648_combout ;
wire \regs~152_q ;
wire \regs~184_q ;
wire \regs~248_q ;
wire \regs~216_q ;
wire \regs~649_combout ;
wire \regs~652_combout ;
wire \Add1~73_sumout ;
wire \memin[23]~131_combout ;
wire \regs~150_q ;
wire \regs~214_q ;
wire \regs~246_q ;
wire \regs~182feeder_combout ;
wire \regs~182_q ;
wire \regs~618_combout ;
wire \regs~118feeder_combout ;
wire \regs~118_q ;
wire \regs~86_q ;
wire \regs~22_q ;
wire \regs~54_q ;
wire \regs~617_combout ;
wire \regs~278feeder_combout ;
wire \regs~278_q ;
wire \regs~342feeder_combout ;
wire \regs~342_q ;
wire \regs~310_q ;
wire \regs~374_q ;
wire \regs~619_combout ;
wire \regs~406_q ;
wire \regs~470feeder_combout ;
wire \regs~470_q ;
wire \regs~438feeder_combout ;
wire \regs~438_q ;
wire \regs~502_q ;
wire \regs~620_combout ;
wire \regs~621_combout ;
wire \Add2~109_sumout ;
wire \memin[21]~176_combout ;
wire \Add1~109_sumout ;
wire \memin[21]~173_combout ;
wire \PC~37_combout ;
wire \PC[20]~DUPLICATE_q ;
wire \Add0~110 ;
wire \Add0~118 ;
wire \Add0~101_sumout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~22_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem~69_combout ;
wire \dmem~70_combout ;
wire \memin[21]~172_combout ;
wire \PC~24_combout ;
wire \PC[21]~DUPLICATE_q ;
wire \Add0~102 ;
wire \Add0~61_sumout ;
wire \memin[22]~288_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~20_combout ;
wire \B[1]~_Duplicate_8 ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~22_combout ;
wire \memin[22]~349_combout ;
wire \Add2~29_sumout ;
wire \Add1~29_sumout ;
wire \memin[22]~54_combout ;
wire \memin[22]~213_combout ;
wire \PC~15_combout ;
wire \PC[22]~DUPLICATE_q ;
wire \Add0~62 ;
wire \Add0~73_sumout ;
wire \regs~23_q ;
wire \regs~151_q ;
wire \regs~407_q ;
wire \regs~279_q ;
wire \regs~612_combout ;
wire \regs~55_q ;
wire \regs~311_q ;
wire \regs~183_q ;
wire \regs~439_q ;
wire \regs~613_combout ;
wire \regs~87_q ;
wire \regs~215_q ;
wire \regs~471_q ;
wire \regs~343_q ;
wire \regs~614_combout ;
wire \regs~119_q ;
wire \regs~503feeder_combout ;
wire \regs~503_q ;
wire \Selector13~5_Duplicate_11 ;
wire \regs~375_q ;
wire \regs~247_q ;
wire \regs~615_combout ;
wire \regs~616_combout ;
wire \Mux5~0_combout ;
wire \Mux14~0_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~44_combout ;
wire \Mux8~0_combout ;
wire \memin[23]~281_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem~58_combout ;
wire \dmem~59_combout ;
wire \memin[23]~282_combout ;
wire \Add2~73_sumout ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \Equal0~16_combout ;
wire \Mux8~1_combout ;
wire \memin[23]~128_combout ;
wire \memin[23]~129_combout ;
wire \memin[23]~130_combout ;
wire \PC~18_combout ;
wire \Add0~74 ;
wire \Add0~81_sumout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem~61_combout ;
wire \dmem~62_combout ;
wire \ShiftLeft0~48_combout ;
wire \ShiftLeft0~38_combout ;
wire \Mux7~0_combout ;
wire \memin[24]~286_combout ;
wire \memin[24]~287_combout ;
wire \Add2~81_sumout ;
wire \Equal0~18_combout ;
wire \Mux7~1_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \memin[24]~136_combout ;
wire \memin[24]~137_combout ;
wire \memin[24]~138_combout ;
wire \Add1~81_sumout ;
wire \memin[24]~135_combout ;
wire \PC~20_combout ;
wire \Add0~82 ;
wire \Add0~105_sumout ;
wire \PC~30_combout ;
wire \A[31]~DUPLICATE_q ;
wire \ShiftRight0~43_combout ;
wire \ShiftRight0~44_combout ;
wire \Mux6~0_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~27_combout ;
wire \ShiftLeft0~59_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~26_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \memin[25]~180_combout ;
wire \Mux6~3_combout ;
wire \memin[25]~178_combout ;
wire \dmem~26_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~71_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dmem~72_combout ;
wire \memin[25]~179_combout ;
wire \memin[25]~181_combout ;
wire \PC~25_combout ;
wire \Add0~106 ;
wire \Add0~113_sumout ;
wire \regs~26_q ;
wire \regs~122feeder_combout ;
wire \regs~122_q ;
wire \regs~58_q ;
wire \regs~90feeder_combout ;
wire \regs~90_q ;
wire \regs~673_combout ;
wire \regs~474feeder_combout ;
wire \regs~474_q ;
wire \regs~410feeder_combout ;
wire \regs~410_q ;
wire \regs~442feeder_combout ;
wire \regs~442_q ;
wire \regs~506_q ;
wire \regs~676_combout ;
wire \regs~186feeder_combout ;
wire \regs~186_q ;
wire \regs~154feeder_combout ;
wire \regs~154_q ;
wire \regs~250_q ;
wire \regs~218_q ;
wire \regs~674_combout ;
wire \regs~346feeder_combout ;
wire \regs~346_q ;
wire \regs~314_q ;
wire \regs~282_q ;
wire \regs~378_q ;
wire \regs~675_combout ;
wire \regs~677_combout ;
wire \Mux5~3_combout ;
wire \PC~31_combout ;
wire \Mux5~1_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem~75_combout ;
wire \memin[26]~188_combout ;
wire \memin[26]~189_combout ;
wire \PC~27_combout ;
wire \Add0~114 ;
wire \Add0~89_sumout ;
wire \PC~32_combout ;
wire \PC~22_combout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \PC~38_combout ;
wire \memin[28]~155_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem~66_combout ;
wire \memin[28]~156_combout ;
wire \memin[28]~267_combout ;
wire \memin[28]~268_combout ;
wire \memin[28]~158_combout ;
wire \A[28]~DUPLICATE_q ;
wire \Add2~98 ;
wire \Add2~99 ;
wire \Add2~41_sumout ;
wire \memin[29]~81_combout ;
wire \regs~509_q ;
wire \regs~253_q ;
wire \regs~125_q ;
wire \regs~381feeder_combout ;
wire \regs~381_q ;
wire \regs~641_combout ;
wire \regs~285_q ;
wire \regs~29_q ;
wire \regs~157_q ;
wire \regs~413_q ;
wire \regs~638_combout ;
wire \regs~189feeder_combout ;
wire \regs~189_q ;
wire \regs~317_q ;
wire \regs~61_q ;
wire \regs~445_q ;
wire \regs~639_combout ;
wire \regs~93_q ;
wire \regs~349feeder_combout ;
wire \regs~349_q ;
wire \regs~221_q ;
wire \regs~477_q ;
wire \regs~640_combout ;
wire \regs~642_combout ;
wire \Add0~94 ;
wire \Add0~65_sumout ;
wire \Mux2~3_combout ;
wire \memin[29]~86_combout ;
wire \memin[29]~87_combout ;
wire \memin[31]~68_combout ;
wire \Mux2~1_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~28_combout ;
wire \Mux2~0_combout ;
wire \Mux18~0_combout ;
wire \Mux2~2_combout ;
wire \memin[29]~82_combout ;
wire \Add1~98 ;
wire \Add1~41_sumout ;
wire \memin[29]~83_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem~30_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem~47_combout ;
wire \dmem~48_combout ;
wire \memin[29]~88_combout ;
wire \PC~16_combout ;
wire \memin[29]~84_combout ;
wire \memin[29]~234_combout ;
wire \memin[29]~235_combout ;
wire \memin[29]~236_combout ;
wire \A[29]~DUPLICATE_q ;
wire \ShiftRight0~21_combout ;
wire \Mux23~0_combout ;
wire \Mux7~4_combout ;
wire \memin[24]~209_combout ;
wire \Mux7~5_combout ;
wire \memin[24]~293_combout ;
wire \memin[24]~210_combout ;
wire \Add2~82 ;
wire \Add2~113_sumout ;
wire \memin[25]~264_combout ;
wire \memin[25]~182_combout ;
wire \ShiftRight0~9_combout ;
wire \Mux24~0_combout ;
wire \Mux8~4_combout ;
wire \memin[23]~211_combout ;
wire \Mux8~5_combout ;
wire \memin[23]~291_combout ;
wire \memin[23]~212_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~6_combout ;
wire \Mux28~3_combout ;
wire \ShiftRight0~26_combout ;
wire \B[1]~_Duplicate_4 ;
wire \B[0]~_Duplicate_6 ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~55_combout ;
wire \Mux23~1_combout ;
wire \memin[8]~101_combout ;
wire \imem~114_combout ;
wire \imem~113_combout ;
wire \imem~115_combout ;
wire \memin[8]~103_combout ;
wire \Mux23~2_combout ;
wire \Add2~53_sumout ;
wire \Add1~53_sumout ;
wire \memin[8]~102_combout ;
wire \memin[8]~203_combout ;
wire \Equal2~9_combout ;
wire \Equal2~2_combout ;
wire \MAR[0]~feeder_combout ;
wire \Equal2~5_combout ;
wire \Equal2~3_combout ;
wire \MAR[26]~DUPLICATE_q ;
wire \MAR[29]~DUPLICATE_q ;
wire \MAR[27]~DUPLICATE_q ;
wire \MAR[28]~DUPLICATE_q ;
wire \Equal2~4_combout ;
wire \Equal2~6_combout ;
wire \MAR[21]~feeder_combout ;
wire \MAR[23]~feeder_combout ;
wire \MAR[24]~feeder_combout ;
wire \Equal2~0_combout ;
wire \dmem~34_combout ;
wire \Equal2~1_combout ;
wire \Equal2~7_combout ;
wire \memin[5]~23_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \SW[8]~input_o ;
wire \Equal3~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \MemVal~5_combout ;
wire \memin[8]~336_combout ;
wire \regs~136feeder_combout ;
wire \regs~136_q ;
wire \regs~200feeder_combout ;
wire \regs~200_q ;
wire \regs~232feeder_combout ;
wire \regs~232_q ;
wire \regs~168_q ;
wire \regs~568_combout ;
wire \regs~8_q ;
wire \regs~104_q ;
wire \regs~40_q ;
wire \regs~72_q ;
wire \regs~567_combout ;
wire \regs~296feeder_combout ;
wire \regs~296_q ;
wire \regs~328_q ;
wire \regs~264feeder_combout ;
wire \regs~264_q ;
wire \regs~360_q ;
wire \regs~569_combout ;
wire \regs~392feeder_combout ;
wire \regs~392_q ;
wire \regs~456_q ;
wire \regs~424_q ;
wire \regs~488_q ;
wire \regs~570_combout ;
wire \regs~571_combout ;
wire \memin[8]~204_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \memin[16]~274_combout ;
wire \memin[16]~12_combout ;
wire \Add2~62 ;
wire \Add2~63 ;
wire \Add2~66 ;
wire \Add2~67 ;
wire \Add2~70 ;
wire \Add2~71 ;
wire \Add2~23 ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~5_sumout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~17_Duplicate_68 ;
wire \memin[16]~15_combout ;
wire \ShiftLeft0~8_combout ;
wire \memin[16]~14_combout ;
wire \regs~80_q ;
wire \regs~112_q ;
wire \regs~48_q ;
wire \regs~16_q ;
wire \regs~607_combout ;
wire \regs~368_q ;
wire \regs~336_q ;
wire \regs~272_q ;
wire \regs~304_q ;
wire \regs~609_combout ;
wire \regs~464feeder_combout ;
wire \regs~464_q ;
wire \regs~496_q ;
wire \regs~400_q ;
wire \regs~432feeder_combout ;
wire \regs~432_q ;
wire \regs~610_combout ;
wire \regs~208_q ;
wire \regs~144_q ;
wire \regs~240feeder_combout ;
wire \regs~240_q ;
wire \regs~176_q ;
wire \regs~608_combout ;
wire \regs~611_combout ;
wire \memin[16]~275_combout ;
wire \memin[16]~17_combout ;
wire \A[16]~DUPLICATE_q ;
wire \Add2~6 ;
wire \Add2~7 ;
wire \Add2~79 ;
wire \Add2~86 ;
wire \Add2~118 ;
wire \Add2~125_sumout ;
wire \memin[20]~194_combout ;
wire \Add0~117_sumout ;
wire \regs~340_q ;
wire \regs~308feeder_combout ;
wire \regs~308_q ;
wire \regs~276feeder_combout ;
wire \regs~276_q ;
wire \regs~372_q ;
wire \regs~629_combout ;
wire \regs~180feeder_combout ;
wire \regs~180_q ;
wire \regs~212_q ;
wire \regs~244_q ;
wire \regs~148_q ;
wire \regs~628_combout ;
wire \regs~404_q ;
wire \regs~436_q ;
wire \regs~468feeder_combout ;
wire \regs~468_q ;
wire \regs~500_q ;
wire \regs~630_combout ;
wire \regs~116feeder_combout ;
wire \regs~116_q ;
wire \regs~20_q ;
wire \regs~84feeder_combout ;
wire \regs~84_q ;
wire \regs~52_q ;
wire \regs~627_combout ;
wire \regs~631_combout ;
wire \Add1~125_sumout ;
wire \memin[20]~193_combout ;
wire \ShiftRight0~59_combout ;
wire \memin[20]~196_combout ;
wire \ShiftLeft0~52_combout ;
wire \ShiftLeft0~62_combout ;
wire \memin[20]~195_combout ;
wire \memin[20]~316_combout ;
wire \PC~36_combout ;
wire \PC~28_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem~21_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem~76_combout ;
wire \dmem~77_combout ;
wire \memin[20]~192_combout ;
wire \memin[20]~272_combout ;
wire \memin[20]~197_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~58_combout ;
wire \memin[21]~174_combout ;
wire \memin[21]~175_combout ;
wire \memin[21]~320_combout ;
wire \memin[21]~273_combout ;
wire \memin[21]~177_combout ;
wire \ShiftRight0~48_combout ;
wire \ShiftRight0~61_combout ;
wire \ShiftRight0~45_combout ;
wire \ShiftRight0~52_combout ;
wire \ShiftRight0~62_combout ;
wire \memin[5]~324_combout ;
wire \Add2~101_sumout ;
wire \Add1~10 ;
wire \Add1~38 ;
wire \Add1~18 ;
wire \Add1~2 ;
wire \Add1~94 ;
wire \Add1~101_sumout ;
wire \memin[5]~328_combout ;
wire \memin[5]~163_combout ;
wire \memin[5]~161_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \MemVal~9_combout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \MemVal~8_combout ;
wire \SW[5]~input_o ;
wire \memin[5]~159_combout ;
wire \regs~293_q ;
wire \regs~37_q ;
wire \regs~421_q ;
wire \regs~165_q ;
wire \regs~543_combout ;
wire \regs~261_q ;
wire \regs~5feeder_combout ;
wire \regs~5_q ;
wire \regs~389_q ;
wire \regs~133_q ;
wire \regs~542_combout ;
wire \regs~325_q ;
wire \regs~69_q ;
wire \regs~453_q ;
wire \regs~197_q ;
wire \regs~544_combout ;
wire \regs~357_q ;
wire \regs~101_q ;
wire \regs~485_q ;
wire \regs~229_q ;
wire \regs~545_combout ;
wire \regs~546_combout ;
wire \memin[5]~164_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem~23_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem~45_combout ;
wire \memin[22]~56_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dmem~46_combout ;
wire \memin[22]~57_combout ;
wire \memin[22]~214_combout ;
wire \MAR[22]~feeder_combout ;
wire \MemWE~2_combout ;
wire \dmem~33_combout ;
wire \dmem~79_combout ;
wire \dmem~80_combout ;
wire \MemWE~0_combout ;
wire \dmem~81_combout ;
wire \dmem~13_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem~55_combout ;
wire \memin[12]~118_combout ;
wire \memin[12]~119_combout ;
wire \memin[12]~232_combout ;
wire \memin[18]~278_combout ;
wire \Add2~65_sumout ;
wire \memin[12]~121_combout ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \memin[12]~344_combout ;
wire \ShiftRight0~58_combout ;
wire \memin[12]~294_combout ;
wire \memin[12]~295_combout ;
wire \memin[12]~122_combout ;
wire \memin[12]~233_combout ;
wire \regs~236_q ;
wire \regs~140feeder_combout ;
wire \regs~140_q ;
wire \regs~204feeder_combout ;
wire \regs~204_q ;
wire \regs~172_q ;
wire \regs~588_combout ;
wire \regs~332_q ;
wire \regs~268feeder_combout ;
wire \regs~268_q ;
wire \regs~364feeder_combout ;
wire \regs~364_q ;
wire \regs~300_q ;
wire \regs~589_combout ;
wire \regs~12_q ;
wire \regs~108_q ;
wire \regs~76_q ;
wire \regs~44_q ;
wire \regs~587_combout ;
wire \regs~396feeder_combout ;
wire \regs~396_q ;
wire \regs~428feeder_combout ;
wire \regs~428_q ;
wire \regs~460feeder_combout ;
wire \regs~460_q ;
wire \regs~492feeder_combout ;
wire \regs~492_q ;
wire \regs~590_combout ;
wire \regs~591_combout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \memin[12]~120_combout ;
wire \PC~11_combout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \Add2~69_sumout ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \memin[13]~340_combout ;
wire \memin[13]~123_combout ;
wire \Mux18~5_combout ;
wire \Mux18~1_combout ;
wire \Mux18~2_Duplicate_10 ;
wire \memin[13]~124_combout ;
wire \memin[13]~125_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dmem~57_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem~56_combout ;
wire \memin[13]~126_combout ;
wire \memin[13]~127_combout ;
wire \regs~397_q ;
wire \regs~269_q ;
wire \regs~13_q ;
wire \regs~141_q ;
wire \regs~582_combout ;
wire \regs~237feeder_combout ;
wire \regs~237_q ;
wire \regs~365_q ;
wire \regs~109feeder_combout ;
wire \regs~109_q ;
wire \regs~493feeder_combout ;
wire \regs~493_q ;
wire \regs~585_Duplicate_696 ;
wire \regs~77_q ;
wire \regs~333feeder_combout ;
wire \regs~333_q ;
wire \regs~461_q ;
wire \regs~205_q ;
wire \regs~584_combout ;
wire \regs~45feeder_combout ;
wire \regs~45_q ;
wire \regs~429_q ;
wire \regs~301_q ;
wire \regs~173_q ;
wire \regs~583_combout ;
wire \regs~586_Duplicate_697 ;
wire \PC~10_combout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \memin[14]~285_combout ;
wire \Add2~21_sumout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \memin[14]~45_combout ;
wire \memin[14]~44_combout ;
wire \memin[14]~283_combout ;
wire \dmem~15_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem~43_combout ;
wire \memin[14]~284_combout ;
wire \memin[14]~46_combout ;
wire \PC~9_combout ;
wire \Add0~38 ;
wire \Add0~34 ;
wire \Add0~57_sumout ;
wire \memin[16]~16_combout ;
wire \PC~14_combout ;
wire \Add0~58 ;
wire \Add0~77_sumout ;
wire \Mux14~6_combout ;
wire \memin[17]~132_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem~60_combout ;
wire \dmem~78_combout ;
wire \memin[17]~227_combout ;
wire \Add2~77_sumout ;
wire \Add1~77_sumout ;
wire \memin[17]~134_combout ;
wire \memin[17]~228_combout ;
wire \PC~19_combout ;
wire \Add0~78 ;
wire \Add0~85_sumout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem~19_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem~63_combout ;
wire \memin[18]~139_combout ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \Equal0~19_combout ;
wire \Mux13~2_combout ;
wire \memin[18]~140_combout ;
wire \memin[18]~141_combout ;
wire \Add1~85_sumout ;
wire \memin[18]~276_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~38_combout ;
wire \ShiftLeft0~49_Duplicate_64 ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \memin[18]~277_combout ;
wire \memin[18]~143_Duplicate_359 ;
wire \PC~21_combout ;
wire \Add0~86 ;
wire \Add0~109_sumout ;
wire \ShiftRight0~11_combout ;
wire \memin[19]~185_combout ;
wire \Add2~117_sumout ;
wire \Add1~117_sumout ;
wire \memin[19]~260_combout ;
wire \ShiftLeft0~60_combout ;
wire \memin[19]~184_combout ;
wire \memin[19]~261_combout ;
wire \memin[19]~186_combout ;
wire \regs~499_q ;
wire \regs~115_q ;
wire \regs~371_q ;
wire \regs~243_q ;
wire \regs~595_combout ;
wire \regs~307_q ;
wire \regs~179_q ;
wire \regs~435_q ;
wire \regs~51_q ;
wire \regs~593_combout ;
wire \regs~403_q ;
wire \regs~147_q ;
wire \regs~275_q ;
wire \regs~19_q ;
wire \regs~592_combout ;
wire \regs~339_q ;
wire \regs~83_q ;
wire \regs~467feeder_combout ;
wire \regs~467_q ;
wire \regs~211_q ;
wire \regs~594_combout ;
wire \regs~596_combout ;
wire \PC~26_combout ;
wire \PC[19]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem~20_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~73_combout ;
wire \dmem~74_combout ;
wire \memin[19]~183_combout ;
wire \memin[19]~187_combout ;
wire \A[19]~DUPLICATE_q ;
wire \ShiftRight0~47_combout ;
wire \ShiftRight0~50_combout ;
wire \ShiftLeft0~45_combout ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \memin[17]~271_combout ;
wire \memin[17]~229_combout ;
wire \B[17]~DUPLICATE_q ;
wire \Add2~78 ;
wire \Add2~85_sumout ;
wire \memin[18]~142_combout ;
wire \memin[18]~224_combout ;
wire \memin[18]~225_combout ;
wire \memin[18]~226_combout ;
wire \MemWE~3_combout ;
wire \MemWE~combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memin[0]~19_combout ;
wire \SW[0]~input_o ;
wire \KEY[0]~input_o ;
wire \memin[0]~20_combout ;
wire \Decoder2~2_combout ;
wire \memin[0]~304_combout ;
wire \Mux31~0_combout ;
wire \Equal0~9_combout ;
wire \Equal0~13_combout ;
wire \Mux31~6_combout ;
wire \LessThan0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~8_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \Equal0~10_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~7_combout ;
wire \Equal0~11_combout ;
wire \Equal0~12_combout ;
wire \Mux31~3_combout ;
wire \Mux31~4_combout ;
wire \Mux31~5_combout ;
wire \LessThan1~0_combout ;
wire \Equal0~14_combout ;
wire \B[26]~_Duplicate_17 ;
wire \B[25]~_Duplicate_18 ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \Mux31~7_combout ;
wire \LessThan0~14_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan0~22_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~14_combout ;
wire \Equal0~15_combout ;
wire \LessThan1~15_combout ;
wire \Mux31~8_combout ;
wire \Mux31~9_combout ;
wire \Mux31~10_combout ;
wire \Mux31~2_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~21_combout ;
wire \LessThan0~25_combout ;
wire \LessThan0~26_combout ;
wire \LessThan0~27_combout ;
wire \LessThan0~23_combout ;
wire \LessThan0~24_combout ;
wire \LessThan0~28_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~20_combout ;
wire \LessThan0~29_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftLeft0~9_combout ;
wire \Mux31~1_combout ;
wire \Mux31~11_combout ;
wire \memin[0]~21_combout ;
wire \B[0]~_Duplicate_14 ;
wire \A[15]~_Duplicate_5DUPLICATE_q ;
wire \ShiftRight0~46_combout ;
wire \ShiftRight0~51_combout ;
wire \ShiftRight0~53_combout ;
wire \Mux28~6_combout ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \memin[1]~74_combout ;
wire \KEY[1]~input_o ;
wire \SW[1]~input_o ;
wire \memin[1]~75_combout ;
wire \memin[1]~77_combout ;
wire \Mux30~2_combout ;
wire \Add2~37_sumout ;
wire \Add1~37_sumout ;
wire \memin[1]~76_combout ;
wire \memin[1]~78_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem~2_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \memin[1]~72_combout ;
wire \memin[1]~73_combout ;
wire \memin[1]~238_combout ;
wire \memin[1]~239_combout ;
wire \ShiftRight0~30_combout ;
wire \Mux21~0_combout ;
wire \ShiftRight0~35_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~56_combout ;
wire \Mux21~1_combout ;
wire \Mux21~2_combout ;
wire \memin[10]~107_combout ;
wire \Add1~57_sumout ;
wire \Add2~57_sumout ;
wire \memin[10]~218_combout ;
wire \memin[10]~219_combout ;
wire \Add0~53_sumout ;
wire \Mux21~3_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem~11_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem~51_combout ;
wire \memin[10]~217_combout ;
wire \memin[10]~251_combout ;
wire \PC~13_combout ;
wire \memin[10]~106_combout ;
wire \memin[10]~220_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~39_combout ;
wire \ShiftLeft0~36_combout ;
wire \ShiftLeft0~61_combout ;
wire \Mux5~2_combout ;
wire \memin[26]~265_combout ;
wire \memin[26]~191_combout ;
wire \A[26]~DUPLICATE_q ;
wire \Add1~122 ;
wire \Add1~89_sumout ;
wire \memin[27]~266_combout ;
wire \memin[27]~148_combout ;
wire \MemWE~1_combout ;
wire \MemWE~5_combout ;
wire \dmem~82_combout ;
wire \Add2~1_sumout ;
wire \Add1~1_sumout ;
wire \memin[3]~353_combout ;
wire \Mux28~0_combout ;
wire \memin[3]~357_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~16_combout ;
wire \Mux28~1_Duplicate_8 ;
wire \Mux28~2_combout ;
wire \memin[3]~3_combout ;
wire \KEY[3]~input_o ;
wire \SW[3]~input_o ;
wire \memin[3]~6_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \memin[3]~7_combout ;
wire \memin[3]~8_combout ;
wire \memin[3]~10_combout ;
wire \memin[3]~11_Duplicate_360 ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem~5_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \MemVal~6_combout ;
wire \memin[4]~151_combout ;
wire \memin[4]~149_combout ;
wire \imem~108_combout ;
wire \imem~109_combout ;
wire \imem~110_combout ;
wire \imem~107_combout ;
wire \imem~111_combout ;
wire \imem~112_combout ;
wire \memin[4]~150_combout ;
wire \memin[4]~152_combout ;
wire \ShiftRight0~60_combout ;
wire \Mux27~0_combout ;
wire \Add2~93_sumout ;
wire \Add1~93_sumout ;
wire \memin[4]~332_combout ;
wire \memin[4]~153_combout ;
wire \regs~484_q ;
wire \regs~420_q ;
wire \regs~388_q ;
wire \regs~452_q ;
wire \regs~550_combout ;
wire \regs~196_q ;
wire \regs~132_q ;
wire \regs~228feeder_combout ;
wire \regs~228_q ;
wire \regs~164_q ;
wire \regs~548_combout ;
wire \regs~324_q ;
wire \regs~356_q ;
wire \regs~260_q ;
wire \regs~292_q ;
wire \regs~549_combout ;
wire \regs~4_q ;
wire \regs~100_q ;
wire \regs~68_q ;
wire \regs~36_q ;
wire \regs~547_combout ;
wire \regs~551_combout ;
wire \memin[4]~154_combout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~15_combout ;
wire \Mux1~0_combout ;
wire \memin[14]~41_combout ;
wire \memin[30]~94_combout ;
wire \memin[30]~95_combout ;
wire \memin[30]~96_combout ;
wire \memin[30]~259_combout ;
wire \memin[30]~97_combout ;
wire \memin[30]~253_combout ;
wire \memin[30]~252_combout ;
wire \memin[30]~255_combout ;
wire \memin[30]~254_combout ;
wire \memin[30]~256_combout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add1~42 ;
wire \Add1~49_sumout ;
wire \Add2~42 ;
wire \Add2~43 ;
wire \Add2~49_sumout ;
wire \memin[30]~100_combout ;
wire \PC~17_combout ;
wire \memin[30]~98_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem~50_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem~49_combout ;
wire \memin[30]~99_combout ;
wire \memin[30]~237_combout ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~17_combout ;
wire \Mux20~0_combout ;
wire \Mux18~3_combout ;
wire \Mux18~4_combout ;
wire \memin[13]~230_combout ;
wire \regs~586_combout ;
wire \memin[13]~231_combout ;
wire \Add1~70 ;
wire \Add1~21_sumout ;
wire \ShiftRight0~41_combout ;
wire \memin[14]~42_combout ;
wire \memin[14]~40_combout ;
wire \memin[14]~43_combout ;
wire \memin[14]~47_combout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \ShiftRight0~42_combout ;
wire \ShiftLeft0~19_combout ;
wire \memin[15]~308_combout ;
wire \Add1~25_sumout ;
wire \memin[15]~290_combout ;
wire \memin[15]~51_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem~67_combout ;
wire \dmem~68_combout ;
wire \memin[31]~167_combout ;
wire \Add2~50 ;
wire \Add2~51 ;
wire \Add2~105_sumout ;
wire \regs~191_q ;
wire \regs~319feeder_combout ;
wire \regs~319_q ;
wire \regs~447feeder_combout ;
wire \regs~447_q ;
wire \regs~63feeder_combout ;
wire \regs~63_q ;
wire \regs~664_combout ;
wire \regs~95_q ;
wire \regs~351_q ;
wire \regs~223feeder_combout ;
wire \regs~223_q ;
wire \regs~479_q ;
wire \regs~665_combout ;
wire \regs~415_q ;
wire \regs~287feeder_combout ;
wire \regs~287_q ;
wire \regs~159_q ;
wire \regs~31_q ;
wire \regs~663_combout ;
wire \regs~127feeder_combout ;
wire \regs~127_q ;
wire \regs~383_q ;
wire \regs~255_q ;
wire \regs~511_q ;
wire \regs~666_combout ;
wire \regs~667_combout ;
wire \Add1~50 ;
wire \Add1~105_sumout ;
wire \memin[31]~270_combout ;
wire \Add0~70 ;
wire \Add0~97_sumout ;
wire \PC~35_combout ;
wire \PC~23_combout ;
wire \memin[31]~168_combout ;
wire \memin[31]~169_combout ;
wire \ShiftLeft0~56_combout ;
wire \ShiftLeft0~57_combout ;
wire \memin[31]~166_combout ;
wire \memin[31]~170_combout ;
wire \memin[31]~171_combout ;
wire \ShiftRight0~32_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~37_combout ;
wire \memin[6]~296_combout ;
wire \memin[6]~25_combout ;
wire \Add2~13_sumout ;
wire \memin[6]~27_combout ;
wire \memin[6]~26_combout ;
wire \Add1~102 ;
wire \Add1~13_sumout ;
wire \memin[6]~28_combout ;
wire \memin[6]~29_combout ;
wire \regs~134_q ;
wire \regs~198feeder_combout ;
wire \regs~198_q ;
wire \regs~166_q ;
wire \regs~230_q ;
wire \regs~538_combout ;
wire \regs~38_q ;
wire \regs~102feeder_combout ;
wire \regs~102_q ;
wire \regs~6_q ;
wire \regs~70_q ;
wire \regs~537_Duplicate_699 ;
wire \regs~294_q ;
wire \regs~326_q ;
wire \regs~262_q ;
wire \regs~358_q ;
wire \regs~539_combout ;
wire \regs~390_q ;
wire \regs~422_q ;
wire \regs~454feeder_combout ;
wire \regs~454_q ;
wire \regs~486_q ;
wire \regs~540_combout ;
wire \regs~541_combout ;
wire \memin[6]~205_combout ;
wire \memin[6]~22_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \MemVal~1_combout ;
wire \SW[6]~input_o ;
wire \memin[6]~206_combout ;
wire \dmem~7feeder_combout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \MemVal~0_combout ;
wire \memin[6]~207_combout ;
wire \memin[6]~208_combout ;
wire \Add1~14 ;
wire \Add1~45_sumout ;
wire \Add2~45_sumout ;
wire \memin[7]~91_combout ;
wire \ShiftRight0~13_Duplicate_67 ;
wire \ShiftRight0~54_combout ;
wire \Mux24~1_combout ;
wire \Mux24~2_combout ;
wire \memin[7]~92_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \MemVal~4_combout ;
wire \memin[7]~90_combout ;
wire \memin[7]~199_combout ;
wire \SW[7]~input_o ;
wire \memin[7]~198_combout ;
wire \regs~7_q ;
wire \regs~135_q ;
wire \regs~263_q ;
wire \regs~391_q ;
wire \regs~532_combout ;
wire \regs~39feeder_combout ;
wire \regs~39_q ;
wire \regs~167_q ;
wire \regs~295_q ;
wire \regs~423_q ;
wire \regs~533_combout ;
wire \regs~71_q ;
wire \regs~199_q ;
wire \regs~327_q ;
wire \regs~455_q ;
wire \regs~534_combout ;
wire \regs~103_q ;
wire \regs~231feeder_combout ;
wire \regs~231_q ;
wire \regs~359_q ;
wire \regs~487_q ;
wire \regs~535_combout ;
wire \regs~536_combout ;
wire \memin[7]~200_combout ;
wire \MAR[7]~DUPLICATE_q ;
wire \Equal2~8_combout ;
wire \memin[31]~9_combout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \memin[2]~30_combout ;
wire \memin[2]~222_combout ;
wire \memin[2]~34_combout ;
wire \Add2~17_sumout ;
wire \Add1~17_sumout ;
wire \memin[2]~300_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftRight0~40_combout ;
wire \memin[2]~36_combout ;
wire \memin[2]~35_combout ;
wire \memin[2]~37_combout ;
wire \SW[2]~input_o ;
wire \KEY[2]~input_o ;
wire \memin[2]~32_combout ;
wire \memin[2]~223_combout ;
wire \regs~2_q ;
wire \regs~66feeder_combout ;
wire \regs~66_q ;
wire \regs~98feeder_combout ;
wire \regs~98_q ;
wire \regs~34_q ;
wire \regs~517_combout ;
wire \regs~386_q ;
wire \regs~450_q ;
wire \regs~482_q ;
wire \regs~418_q ;
wire \regs~520_combout ;
wire \regs~322_q ;
wire \regs~290_q ;
wire \regs~258_q ;
wire \regs~354_q ;
wire \regs~519_combout ;
wire \regs~226_q ;
wire \regs~130feeder_combout ;
wire \regs~130_q ;
wire \regs~194_q ;
wire \regs~162_q ;
wire \regs~518_Duplicate_698 ;
wire \regs~521_combout ;
wire \PC[2]_OTERM3 ;
wire \PC[2]_OTERM5 ;
wire \PC[2]_OTERM9 ;
wire \Add0~5_sumout ;
wire \PC[2]_OTERM1 ;
wire \memin[2]~280_combout ;
wire \memin[2]~279_combout ;
wire \memin[2]~33_combout ;
wire \PC[2]_OTERM7 ;
wire \PC~1_combout ;
wire \Add0~6 ;
wire \Add0~2 ;
wire \Add0~9_sumout ;
wire \memin[4]~242_combout ;
wire \memin[4]~243_combout ;
wire \PC~2_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \imem~121_combout ;
wire \imem~120_combout ;
wire \imem~122_combout ;
wire \memin[7]~89_combout ;
wire \memin[7]~93_combout ;
wire \Add0~18 ;
wire \Add0~25_sumout ;
wire \PC~6_combout ;
wire \Add0~26 ;
wire \Add0~21_sumout ;
wire \memin[8]~104_combout ;
wire \PC~5_combout ;
wire \PC[8]~DUPLICATE_q ;
wire \imem~36_combout ;
wire \imem~52_combout ;
wire \imem~54_combout ;
wire \imem~134_combout ;
wire \imem~55_combout ;
wire \memin[3]~4_combout ;
wire \memin[3]~5_combout ;
wire \memin[3]~11_combout ;
wire \regs~355_q ;
wire \regs~483_q ;
wire \regs~99feeder_combout ;
wire \regs~99_q ;
wire \regs~227_q ;
wire \regs~515_combout ;
wire \regs~35_q ;
wire \regs~163feeder_combout ;
wire \regs~163_q ;
wire \regs~419_q ;
wire \regs~291_q ;
wire \regs~513_combout ;
wire \regs~67feeder_combout ;
wire \regs~67_q ;
wire \regs~323_q ;
wire \regs~451feeder_combout ;
wire \regs~451_q ;
wire \regs~195_q ;
wire \regs~514_combout ;
wire \regs~131_q ;
wire \regs~3feeder_combout ;
wire \regs~3_q ;
wire \regs~259_q ;
wire \regs~387_q ;
wire \regs~512_Duplicate_695 ;
wire \regs~516_combout ;
wire \Add0~1_sumout ;
wire \memin[3]~71_combout ;
wire \memin[3]~240_combout ;
wire \PC~0_combout ;
wire \imem~34_combout ;
wire \imem~35_combout ;
wire \imem~37_combout ;
wire \Selector15~5_combout ;
wire \regs~9_q ;
wire \regs~137_q ;
wire \regs~265_q ;
wire \regs~393_q ;
wire \regs~562_combout ;
wire \regs~233_q ;
wire \regs~361_q ;
wire \regs~489feeder_combout ;
wire \regs~489_q ;
wire \regs~105_q ;
wire \regs~565_combout ;
wire \regs~201_q ;
wire \regs~329_q ;
wire \regs~457_q ;
wire \regs~73feeder_combout ;
wire \regs~73_q ;
wire \regs~564_combout ;
wire \regs~297_q ;
wire \regs~41_q ;
wire \regs~169_q ;
wire \regs~425_q ;
wire \regs~563_combout ;
wire \regs~566_combout ;
wire \memin[9]~60_combout ;
wire \SW[9]~input_o ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \MemVal~3_combout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \MemVal~2_combout ;
wire \memin[9]~58_combout ;
wire \memin[9]~61_combout ;
wire \Add0~13_sumout ;
wire \memin[9]~65_combout ;
wire \Add1~33_sumout ;
wire \Add2~33_sumout ;
wire \memin[9]~66_combout ;
wire \ShiftRight0~49_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \memin[9]~67_combout ;
wire \PC~3_combout ;
wire \imem~128_combout ;
wire \imem~116_combout ;
wire \imem~117_combout ;
wire \memin[9]~59_combout ;
wire \memin[9]~201_combout ;
wire \memin[9]~202_combout ;
wire \dmem~36_combout ;
wire \dmem~37_combout ;
wire \dmem~38_combout ;
wire \dmem~35_combout ;
wire \dmem_rtl_0_bypass[10]~feeder_combout ;
wire \dmem_rtl_0_bypass[22]~feeder_combout ;
wire \dmem_rtl_0_bypass[20]~feeder_combout ;
wire \dmem~40_combout ;
wire \dmem_rtl_0_bypass[8]~feeder_combout ;
wire \dmem~39_combout ;
wire \dmem~41_combout ;
wire \dmem~42_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem~16_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem~44_combout ;
wire \memin[15]~48_combout ;
wire \memin[15]~50_combout ;
wire \memin[15]~52_combout ;
wire \regs~47_q ;
wire \regs~303_q ;
wire \regs~175_q ;
wire \regs~431_q ;
wire \regs~573_combout ;
wire \regs~79_q ;
wire \regs~335_q ;
wire \regs~207_q ;
wire \regs~463_q ;
wire \regs~574_combout ;
wire \regs~15_q ;
wire \regs~143_q ;
wire \regs~271_q ;
wire \regs~399_q ;
wire \regs~572_combout ;
wire \regs~111_q ;
wire \regs~367_q ;
wire \regs~495_q ;
wire \regs~239_q ;
wire \regs~575_combout ;
wire \regs~576_combout ;
wire \Add0~33_sumout ;
wire \PC~8_combout ;
wire \imem~3_combout ;
wire \imem~87_combout ;
wire \imem~131_combout ;
wire \imem~132_combout ;
wire \imem~88_combout ;
wire \imem~89_combout ;
wire \imem~90_combout ;
wire \WideOr12~0_combout ;
wire \Mux33~6_combout ;
wire \Mux33~4_combout ;
wire \Equal6~10_combout ;
wire \Equal6~21_combout ;
wire \Equal6~22_combout ;
wire \Equal6~5_combout ;
wire \memin[10]~108_combout ;
wire \dmem~52_combout ;
wire \memin[10]~109_combout ;
wire \dmem~54_combout ;
wire \memin[11]~117_combout ;
wire \Equal6~4_combout ;
wire \Equal6~19_combout ;
wire \Equal6~20_combout ;
wire \Equal6~3_combout ;
wire \memin[22]~53_combout ;
wire \Equal6~11_combout ;
wire \Equal6~1_combout ;
wire \Equal6~13_combout ;
wire \Mux28~5_combout ;
wire \Mux28~4_combout ;
wire \memin[3]~70_combout ;
wire \Selector17~2_combout ;
wire \Selector17~1_combout ;
wire \Equal6~23_combout ;
wire \Equal6~12_combout ;
wire \Equal6~24_combout ;
wire \Equal6~2_combout ;
wire \Equal6~14_Duplicate_26 ;
wire \Equal6~6_combout ;
wire \Mux33~3_combout ;
wire \memin[6]~24_combout ;
wire \Equal6~15_combout ;
wire \Equal6~0_combout ;
wire \Mux33~2_combout ;
wire \Mux14~4_combout ;
wire \Mux14~5_combout ;
wire \Equal0~17_combout ;
wire \Mux14~3_combout ;
wire \memin[17]~133_combout ;
wire \Equal6~17_combout ;
wire \Equal6~16_combout ;
wire \Equal6~18_combout ;
wire \Equal6~7_combout ;
wire \Equal6~8_combout ;
wire \Equal6~9_combout ;
wire \Mux33~0_combout ;
wire \Mux36~1_combout ;
wire \Mux36~2_combout ;
wire \Mux36~0_combout ;
wire \Mux36~3_combout ;
wire \Selector8~0_combout ;
wire \Mux34~0_combout ;
wire \Selector8~1_combout ;
wire \Mux37~0_combout ;
wire \Mux37~1_combout ;
wire \WideOr14~1_combout ;
wire \WideOr14~0_combout ;
wire \Mux32~0_combout ;
wire \Mux35~0_combout ;
wire \Mux35~5_combout ;
wire \Mux35~2_combout ;
wire \Mux35~4_combout ;
wire \Mux35~3_combout ;
wire \Mux35~1_combout ;
wire \WideOr13~0_combout ;
wire \Mux34~1_combout ;
wire \Mux34~2_combout ;
wire \Mux32~1_combout ;
wire \Selector5~0_combout ;
wire \Mux32~2_combout ;
wire \Selector5~1_combout ;
wire \Mux32~3_combout ;
wire \LdPC~0_combout ;
wire \Add0~10 ;
wire \Add0~29_sumout ;
wire \memin[5]~245_combout ;
wire \memin[5]~246_combout ;
wire \PC~7_combout ;
wire \Add0~30 ;
wire \Add0~17_sumout ;
wire \memin[6]~244_combout ;
wire \PC~4_combout ;
wire \imem~143_combout ;
wire \imem~1_combout ;
wire \imem~2_combout ;
wire \imem~0_combout ;
wire \imem~139_combout ;
wire \IR[2]~0_combout ;
wire \Selector13~5_Duplicate_9 ;
wire \regs~96feeder_combout ;
wire \regs~96_q ;
wire \regs~0_q ;
wire \regs~64_q ;
wire \regs~32_q ;
wire \regs~527_combout ;
wire \regs~160_q ;
wire \regs~224feeder_combout ;
wire \regs~224_q ;
wire \regs~192_q ;
wire \regs~128feeder_combout ;
wire \regs~128_q ;
wire \regs~528_combout ;
wire \regs~288_q ;
wire \regs~256_q ;
wire \regs~320_q ;
wire \regs~352_q ;
wire \regs~529_combout ;
wire \regs~384_q ;
wire \regs~416_q ;
wire \regs~448_q ;
wire \regs~480_q ;
wire \regs~530_combout ;
wire \regs~531_combout ;
wire \ss0|OUT~0_combout ;
wire \hex_out[3]~0_combout ;
wire \ss0|OUT~0_OTERM109 ;
wire \ss0|OUT~1_RTM0113_combout ;
wire \ss0|OUT~1_OTERM111 ;
wire \ss0|OUT~1_NEW_REG110_RTM0112_combout ;
wire \ss0|OUT~2_RTM0117_combout ;
wire \ss0|OUT~2_OTERM115 ;
wire \ss0|OUT~2_NEW_REG114_RTM0116_combout ;
wire \ss0|OUT~3_RTM0121_combout ;
wire \ss0|OUT~3_OTERM119 ;
wire \ss0|OUT~3_NEW_REG118_RTM0120_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~4_OTERM123 ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~5_OTERM125 ;
wire \ss0|OUT~6_RTM0129_combout ;
wire \ss0|OUT~6_OTERM127 ;
wire \ss0|OUT~6_NEW_REG126_RTM0128_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~0_OTERM89 ;
wire \ss1|OUT~1_RTM093_combout ;
wire \ss1|OUT~1_OTERM91 ;
wire \ss1|OUT~1_NEW_REG90_RTM092_combout ;
wire \ss1|OUT~2_RTM097_combout ;
wire \ss1|OUT~2_OTERM95 ;
wire \ss1|OUT~2_NEW_REG94_RTM096_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~3_OTERM99 ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~4_OTERM101 ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~5_OTERM103 ;
wire \ss1|OUT~6_RTM0107_combout ;
wire \ss1|OUT~6_OTERM105 ;
wire \ss1|OUT~6_NEW_REG104_RTM0106_combout ;
wire \ss2|OUT~0_RTM071_combout ;
wire \ss2|OUT~0_OTERM69 ;
wire \ss2|OUT~0_NEW_REG68_RTM070_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~1_OTERM73 ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~2_OTERM75 ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~3_OTERM77 ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~4_OTERM79 ;
wire \ss2|OUT~5_RTM083_combout ;
wire \ss2|OUT~5_OTERM81 ;
wire \ss2|OUT~5_NEW_REG80_RTM082_combout ;
wire \ss2|OUT~6_RTM087_combout ;
wire \ss2|OUT~6_OTERM85 ;
wire \ss2|OUT~6_NEW_REG84_RTM086_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~0_OTERM51 ;
wire \ss3|OUT~1_RTM055_combout ;
wire \ss3|OUT~1_OTERM53 ;
wire \ss3|OUT~1_NEW_REG52_RTM054_combout ;
wire \ss3|OUT~2_RTM059_combout ;
wire \ss3|OUT~2_OTERM57 ;
wire \ss3|OUT~2_NEW_REG56_RTM058_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~3_OTERM61 ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~4_OTERM63 ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~5_OTERM65 ;
wire \ss3|OUT~6_combout ;
wire \ss3|OUT~6_OTERM67 ;
wire \ss4|OUT~0_RTM033_combout ;
wire \ss4|OUT~0_OTERM31 ;
wire \ss4|OUT~0_NEW_REG30_RTM032_combout ;
wire \ss4|OUT~1_RTM037_combout ;
wire \ss4|OUT~1_OTERM35 ;
wire \ss4|OUT~1_NEW_REG34_RTM036_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~2_OTERM39 ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~3_OTERM41 ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~4_OTERM43 ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~5_OTERM45 ;
wire \ss4|OUT~6_RTM049_combout ;
wire \ss4|OUT~6_OTERM47 ;
wire \ss4|OUT~6_NEW_REG46_RTM048_combout ;
wire \regs~626_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~0_OTERM13 ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~1_OTERM15 ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~2_OTERM17 ;
wire \ss5|OUT~3_RTM021_combout ;
wire \ss5|OUT~3_OTERM19 ;
wire \ss5|OUT~3_NEW_REG18_RTM020_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~4_OTERM23 ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~5_OTERM25 ;
wire \ss5|OUT~6_RTM029_combout ;
wire \ss5|OUT~6_OTERM27 ;
wire \ss5|OUT~6_NEW_REG26_RTM028_combout ;
wire \ledr_out[0]~0_combout ;
wire \ledr_out[8]~feeder_combout ;
wire \ledr_out[9]~5_combout ;
wire [0:92] dmem_rtl_0_bypass;
wire [5:0] state;
wire [9:0] ledr_out;
wire [31:0] PC;
wire [31:0] MAR;
wire [31:0] IR;
wire [31:0] B;
wire [3:0] ALUfunc_buffer;
wire [31:0] A;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_OTERM109 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_NEW_REG110_RTM0112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_NEW_REG114_RTM0116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_NEW_REG118_RTM0120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_OTERM123 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_OTERM125 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_NEW_REG126_RTM0128_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_OTERM89 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_NEW_REG90_RTM092_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_NEW_REG94_RTM096_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_OTERM99 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_OTERM101 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_OTERM103 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_NEW_REG104_RTM0106_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_NEW_REG68_RTM070_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_OTERM73 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_OTERM75 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_OTERM77 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_OTERM79 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_NEW_REG80_RTM082_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_NEW_REG84_RTM086_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_OTERM51 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_NEW_REG52_RTM054_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_NEW_REG56_RTM058_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_OTERM61 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_OTERM63 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_OTERM65 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_OTERM67 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_NEW_REG30_RTM032_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_NEW_REG34_RTM036_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_OTERM39 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_OTERM41 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_OTERM43 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_OTERM45 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_NEW_REG46_RTM048_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_OTERM13 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_OTERM15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_OTERM17 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_NEW_REG18_RTM020_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_OTERM23 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_OTERM25 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_NEW_REG26_RTM028_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(ledr_out[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(!ledr_out[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(ledr_out[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(!ledr_out[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(ledr_out[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(!ledr_out[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(ledr_out[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(!ledr_out[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(ledr_out[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(!ledr_out[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N30
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( state[4] & ( (!state[0] & (!state[1] $ (((state[3]) # (state[2]))))) # (state[0] & (state[1] & (!state[2] $ (state[3])))) ) ) # ( !state[4] & ( (!state[2] & state[1]) ) )

	.dataa(!state[0]),
	.datab(!state[2]),
	.datac(!state[1]),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h0C0C0C0C860B860B;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N54
cyclonev_lcell_comb \WideOr32~0 (
// Equation(s):
// \WideOr32~0_combout  = ( state[1] & ( state[0] & ( (!state[5] & (((!state[2] & !state[4])) # (state[3]))) ) ) ) # ( !state[1] & ( state[0] & ( (!state[5] & ((!state[3] & (!state[2] $ (!state[4]))) # (state[3] & (!state[2] & !state[4])))) ) ) ) # ( 
// state[1] & ( !state[0] & ( (!state[5] & (!state[3] $ (state[2]))) ) ) ) # ( !state[1] & ( !state[0] & ( (state[3] & (!state[5] & ((!state[2]) # (!state[4])))) ) ) )

	.dataa(!state[3]),
	.datab(!state[5]),
	.datac(!state[2]),
	.datad(!state[4]),
	.datae(!state[1]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr32~0 .extended_lut = "off";
defparam \WideOr32~0 .lut_mask = 64'h444084844880C444;
defparam \WideOr32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N27
cyclonev_lcell_comb \Decoder3~0 (
// Equation(s):
// \Decoder3~0_combout  = ( !state[5] & ( state[4] ) )

	.dataa(!state[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~0 .extended_lut = "off";
defparam \Decoder3~0 .lut_mask = 64'h5555555500000000;
defparam \Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N24
cyclonev_lcell_comb \DrPC~0 (
// Equation(s):
// \DrPC~0_combout  = ( state[0] & ( (state[2] & (state[1] & !state[3])) ) ) # ( !state[0] & ( (state[2] & (!state[1] & !state[3])) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!state[1]),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DrPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DrPC~0 .extended_lut = "off";
defparam \DrPC~0 .lut_mask = 64'h5000500005000500;
defparam \DrPC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N45
cyclonev_lcell_comb \DrPC~1 (
// Equation(s):
// \DrPC~1_combout  = ( \DrPC~0_combout  & ( \Decoder3~0_combout  ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DrPC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DrPC~1 .extended_lut = "off";
defparam \DrPC~1 .lut_mask = 64'h0000000055555555;
defparam \DrPC~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N0
cyclonev_lcell_comb \PC~42 (
// Equation(s):
// \PC~42_combout  = ( !state[3] & ( state[2] & ( (!state[0] & (state[4] & !state[5])) ) ) ) # ( state[3] & ( !state[2] & ( (!state[0] & (state[4] & (state[1] & !state[5]))) ) ) ) # ( !state[3] & ( !state[2] & ( (!state[0] & (!state[4] & (!state[1] & 
// !state[5]))) ) ) )

	.dataa(!state[0]),
	.datab(!state[4]),
	.datac(!state[1]),
	.datad(!state[5]),
	.datae(!state[3]),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~42 .extended_lut = "off";
defparam \PC~42 .lut_mask = 64'h8000020022000000;
defparam \PC~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N35
dffeas \PC[2]_NEW_REG10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\LdPC~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]_NEW_REG10 .is_wysiwyg = "true";
defparam \PC[2]_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N6
cyclonev_lcell_comb \WideOr30~0 (
// Equation(s):
// \WideOr30~0_combout  = ( !state[1] & ( state[4] & ( (!state[0] & (!state[5] & (state[3] & state[2]))) ) ) ) # ( state[1] & ( !state[4] & ( (!state[0] & (!state[5] & (!state[3] & state[2]))) ) ) ) # ( !state[1] & ( !state[4] & ( (!state[0] & (state[5] & 
// (!state[3] & !state[2]))) ) ) )

	.dataa(!state[0]),
	.datab(!state[5]),
	.datac(!state[3]),
	.datad(!state[2]),
	.datae(!state[1]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr30~0 .extended_lut = "off";
defparam \WideOr30~0 .lut_mask = 64'h2000008000080000;
defparam \WideOr30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N0
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( \PC~1_combout  & ( (!PC[3] & (!PC[6] & (!PC[5] $ (!\PC[4]~DUPLICATE_q )))) # (PC[3] & (!PC[5] & (PC[6] & \PC[4]~DUPLICATE_q ))) ) ) # ( !\PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & (!PC[3] $ (((PC[6]))))) # (\PC[4]~DUPLICATE_q  & 
// (!PC[3] & (PC[5] & PC[6]))) ) )

	.dataa(!PC[3]),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'hA502A50220842084;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N12
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( PC[3] & ( \PC~1_combout  & ( (!PC[7] & (PC[6] & !PC[5])) # (PC[7] & (!PC[6] $ (PC[5]))) ) ) ) # ( !PC[3] & ( \PC~1_combout  & ( (PC[5] & ((!PC[7] & ((!\PC[4]~DUPLICATE_q ) # (PC[6]))) # (PC[7] & (!\PC[4]~DUPLICATE_q  & PC[6])))) ) ) 
// ) # ( PC[3] & ( !\PC~1_combout  & ( (!PC[5] & (!\PC[4]~DUPLICATE_q  $ (((!PC[7] & !PC[6]))))) ) ) ) # ( !PC[3] & ( !\PC~1_combout  & ( (PC[5] & ((!\PC[4]~DUPLICATE_q  & ((PC[6]))) # (\PC[4]~DUPLICATE_q  & (!PC[7] & !PC[6])))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h002C6C00008E5A05;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N36
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~45_combout  & ( (\imem~36_combout  & ((!PC[9]) # ((!PC[7] & \imem~44_combout )))) ) ) # ( !\imem~45_combout  & ( (PC[9] & (\imem~36_combout  & (!PC[7] & \imem~44_combout ))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~36_combout ),
	.datac(!PC[7]),
	.datad(!\imem~44_combout ),
	.datae(gnd),
	.dataf(!\imem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h0010001022322232;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N54
cyclonev_lcell_comb \Decoder3~1 (
// Equation(s):
// \Decoder3~1_combout  = ( !state[4] & ( !state[0] & ( (!state[3] & (!state[1] & (!state[2] & !state[5]))) ) ) )

	.dataa(!state[3]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!state[5]),
	.datae(!state[4]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~1 .extended_lut = "off";
defparam \Decoder3~1 .lut_mask = 64'h8000000000000000;
defparam \Decoder3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y27_N38
dffeas \IR[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8] .is_wysiwyg = "true";
defparam \IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N6
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( PC[9] & ( PC[3] & ( (\PC[8]~DUPLICATE_q  & (!\PC~1_combout  $ (((!\PC[4]~DUPLICATE_q ) # (!PC[5]))))) ) ) ) # ( !PC[9] & ( PC[3] & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((PC[5]))) # (\PC[4]~DUPLICATE_q  & (!\PC~1_combout 
//  & !PC[5])))) ) ) ) # ( PC[9] & ( !PC[3] & ( (\PC[8]~DUPLICATE_q  & (((!\PC[4]~DUPLICATE_q  & !PC[5])) # (\PC~1_combout ))) ) ) ) # ( !PC[9] & ( !PC[3] & ( (!\PC[8]~DUPLICATE_q  & ((!PC[5] & (\PC~1_combout )) # (PC[5] & ((\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC~1_combout ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[9]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h50300D0520C00506;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N45
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( !\PC[8]~DUPLICATE_q  & ( !PC[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'hF0F0F0F000000000;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N15
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \PC[4]~DUPLICATE_q  & ( (\imem~12_combout  & (!PC[5] & (!\PC~1_combout  & !PC[3]))) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (\imem~12_combout  & ((!PC[5] & (!\PC~1_combout  & PC[3])) # (PC[5] & ((!\PC~1_combout ) # (PC[3]))))) ) )

	.dataa(!\imem~12_combout ),
	.datab(!PC[5]),
	.datac(!\PC~1_combout ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h1051105140004000;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N54
cyclonev_lcell_comb \imem~137 (
// Equation(s):
// \imem~137_combout  = ( PC[9] & ( PC[3] & ( (\PC[8]~DUPLICATE_q  & ((!\PC~1_combout  & ((!PC[5]))) # (\PC~1_combout  & (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( PC[3] & ( (\PC~1_combout  & (!\PC[4]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  & !PC[5]))) ) ) 
// ) # ( PC[9] & ( !PC[3] & ( (!\PC~1_combout  & (\PC[4]~DUPLICATE_q  & \PC[8]~DUPLICATE_q )) ) ) ) # ( !PC[9] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  & PC[5])) ) ) )

	.dataa(!\PC~1_combout ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[9]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~137 .extended_lut = "off";
defparam \imem~137 .lut_mask = 64'h00C0020240000E04;
defparam \imem~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N30
cyclonev_lcell_comb \imem~138 (
// Equation(s):
// \imem~138_combout  = ( PC[3] & ( PC[9] & ( (!\PC[4]~DUPLICATE_q  & (!PC[5] & \PC[8]~DUPLICATE_q )) ) ) ) # ( !PC[3] & ( PC[9] & ( (\PC[4]~DUPLICATE_q  & (!PC[5] & (\PC[8]~DUPLICATE_q  & !\PC~1_combout ))) ) ) ) # ( PC[3] & ( !PC[9] & ( 
// (!\PC[8]~DUPLICATE_q  & (!\PC~1_combout  & (!\PC[4]~DUPLICATE_q  $ (PC[5])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC~1_combout ),
	.datae(!PC[3]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~138 .extended_lut = "off";
defparam \imem~138 .lut_mask = 64'h0000900004000808;
defparam \imem~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N42
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem~137_combout  & ( \imem~138_combout  & ( (!PC[7] & (((PC[6])) # (\imem~10_combout ))) # (PC[7] & (((!PC[6]) # (\imem~13_combout )))) ) ) ) # ( !\imem~137_combout  & ( \imem~138_combout  & ( (!PC[7] & (\imem~10_combout  & 
// (!PC[6]))) # (PC[7] & (((!PC[6]) # (\imem~13_combout )))) ) ) ) # ( \imem~137_combout  & ( !\imem~138_combout  & ( (!PC[7] & (((PC[6])) # (\imem~10_combout ))) # (PC[7] & (((PC[6] & \imem~13_combout )))) ) ) ) # ( !\imem~137_combout  & ( 
// !\imem~138_combout  & ( (!PC[7] & (\imem~10_combout  & (!PC[6]))) # (PC[7] & (((PC[6] & \imem~13_combout )))) ) ) )

	.dataa(!\imem~10_combout ),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!\imem~13_combout ),
	.datae(!\imem~137_combout ),
	.dataf(!\imem~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h40434C4F70737C7F;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N6
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \imem~14_combout  & ( !\imem~3_combout  ) ) # ( !\imem~14_combout  )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \IR[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10] .is_wysiwyg = "true";
defparam \IR[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N54
cyclonev_lcell_comb \ShOff~0 (
// Equation(s):
// \ShOff~0_combout  = ( state[3] & ( state[0] & ( (!state[2] & !state[1]) ) ) ) # ( !state[3] & ( state[0] & ( (state[2] & !state[1]) ) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!state[1]),
	.datad(gnd),
	.datae(!state[3]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShOff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShOff~0 .extended_lut = "off";
defparam \ShOff~0 .lut_mask = 64'h000000005050A0A0;
defparam \ShOff~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N33
cyclonev_lcell_comb \memin[2]~31 (
// Equation(s):
// \memin[2]~31_combout  = ( \Decoder3~0_combout  & ( \ShOff~0_combout  & ( (!\WideOr30~0_combout  & (IR[8])) # (\WideOr30~0_combout  & ((!IR[10]))) ) ) ) # ( !\Decoder3~0_combout  & ( \ShOff~0_combout  & ( (\WideOr30~0_combout  & !IR[10]) ) ) ) # ( 
// \Decoder3~0_combout  & ( !\ShOff~0_combout  & ( (\WideOr30~0_combout  & !IR[10]) ) ) ) # ( !\Decoder3~0_combout  & ( !\ShOff~0_combout  & ( (\WideOr30~0_combout  & !IR[10]) ) ) )

	.dataa(!\WideOr30~0_combout ),
	.datab(!IR[8]),
	.datac(gnd),
	.datad(!IR[10]),
	.datae(!\Decoder3~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~31 .extended_lut = "off";
defparam \memin[2]~31 .lut_mask = 64'h5500550055007722;
defparam \memin[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N45
cyclonev_lcell_comb \memin[2]~221 (
// Equation(s):
// \memin[2]~221_combout  = ( !\memin[2]~31_combout  & ( (!\PC~1_combout ) # (!\DrPC~1_combout ) ) )

	.dataa(!\PC~1_combout ),
	.datab(gnd),
	.datac(!\DrPC~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~221 .extended_lut = "off";
defparam \memin[2]~221 .lut_mask = 64'hFAFAFAFA00000000;
defparam \memin[2]~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N47
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N51
cyclonev_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = ( !state[0] & ( state[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~0 .extended_lut = "off";
defparam \Decoder2~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N24
cyclonev_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = ( \Decoder2~0_combout  & ( state[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!\Decoder2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~1 .extended_lut = "off";
defparam \Decoder2~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N27
cyclonev_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = ( !state[3] & ( !state[4] & ( !state[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!state[2]),
	.datae(!state[3]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~3 .extended_lut = "off";
defparam \Decoder2~3 .lut_mask = 64'hFF00000000000000;
defparam \Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N18
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( PC[6] & ( !PC[5] & ( (PC[3] & ((!\PC[8]~DUPLICATE_q  & ((!PC[9]))) # (\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & PC[9])))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (PC[3] & PC[9]))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'h00010A0100000000;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N54
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( (!PC[5] & (!PC[6] & (\PC[8]~DUPLICATE_q  & PC[9]))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[3] & ( (!PC[5] & (!PC[6] & (\PC[8]~DUPLICATE_q  & PC[9]))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[6]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h0000000800080000;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N54
cyclonev_lcell_comb \imem~129 (
// Equation(s):
// \imem~129_combout  = ( PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (!PC[3] & !PC[9])) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (PC[3] & !PC[9]))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (\PC[4]~DUPLICATE_q  & 
// ((!\PC[8]~DUPLICATE_q  & (!PC[3] & !PC[9])) # (\PC[8]~DUPLICATE_q  & (PC[3] & PC[9])))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~129 .extended_lut = "off";
defparam \imem~129 .lut_mask = 64'h200100000200A000;
defparam \imem~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N12
cyclonev_lcell_comb \imem~130 (
// Equation(s):
// \imem~130_combout  = ( PC[6] & ( PC[5] & ( (!\PC[4]~DUPLICATE_q  & (!PC[3] & (!\PC[8]~DUPLICATE_q  $ (PC[9])))) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (!PC[3] & !PC[9]))) # (\PC[8]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q 
//  & (PC[3] & PC[9]))) ) ) ) # ( PC[6] & ( !PC[5] & ( (!\PC[8]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (PC[3] & !PC[9]))) # (\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (!PC[3] & PC[9]))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~130 .extended_lut = "off";
defparam \imem~130 .lut_mask = 64'h0000081020048040;
defparam \imem~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N36
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( \imem~129_combout  & ( \imem~130_combout  & ( (!\PC~1_combout ) # ((!PC[7] & (\imem~97_combout )) # (PC[7] & ((\imem~98_combout )))) ) ) ) # ( !\imem~129_combout  & ( \imem~130_combout  & ( (!PC[7] & ((!\PC~1_combout ) # 
// ((\imem~97_combout )))) # (PC[7] & (\PC~1_combout  & ((\imem~98_combout )))) ) ) ) # ( \imem~129_combout  & ( !\imem~130_combout  & ( (!PC[7] & (\PC~1_combout  & (\imem~97_combout ))) # (PC[7] & ((!\PC~1_combout ) # ((\imem~98_combout )))) ) ) ) # ( 
// !\imem~129_combout  & ( !\imem~130_combout  & ( (\PC~1_combout  & ((!PC[7] & (\imem~97_combout )) # (PC[7] & ((\imem~98_combout ))))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC~1_combout ),
	.datac(!\imem~97_combout ),
	.datad(!\imem~98_combout ),
	.datae(!\imem~129_combout ),
	.dataf(!\imem~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h021346578A9BCEDF;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N48
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( \imem~99_combout  & ( !\imem~3_combout  ) ) # ( !\imem~99_combout  )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N50
dffeas \IR[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~100_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[28]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[28] .is_wysiwyg = "true";
defparam \IR[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N45
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( PC[3] & ( (!\PC[8]~DUPLICATE_q  & (!PC[9] & (PC[7] & PC[6]))) ) ) # ( !PC[3] & ( (\PC[8]~DUPLICATE_q  & (PC[9] & (!PC[7] & !PC[6]))) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!PC[7]),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h1000100000080008;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N0
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( \imem~12_combout  & ( \PC~1_combout  & ( (!PC[6] & (!PC[7] & (!\PC[4]~DUPLICATE_q  & PC[3]))) ) ) ) # ( \imem~12_combout  & ( !\PC~1_combout  & ( (PC[6] & (!PC[7] & (\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[7]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\imem~12_combout ),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h0000040000000080;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N54
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \PC~1_combout  & ( \imem~63_combout  & ( (!PC[5]) # (!\imem~3_combout ) ) ) ) # ( !\PC~1_combout  & ( \imem~63_combout  & ( (!PC[5]) # (!\imem~3_combout ) ) ) ) # ( \PC~1_combout  & ( !\imem~63_combout  & ( (!PC[5]) # 
// (((!\imem~62_combout ) # (!\imem~3_combout )) # (\PC[4]~DUPLICATE_q )) ) ) ) # ( !\PC~1_combout  & ( !\imem~63_combout  ) )

	.dataa(!PC[5]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\imem~62_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\PC~1_combout ),
	.dataf(!\imem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'hFFFFFFFBFFAAFFAA;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N56
dffeas \IR[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~64_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[26]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[26] .is_wysiwyg = "true";
defparam \IR[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N6
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( \PC~1_combout  & ( PC[5] & ( (!\PC[4]~DUPLICATE_q  & (PC[3] & !PC[9])) ) ) ) # ( !\PC~1_combout  & ( PC[5] & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (!PC[3] $ (PC[6]))) # (\PC[4]~DUPLICATE_q  & ((PC[6]) # (PC[3]))))) ) ) ) # ( 
// \PC~1_combout  & ( !PC[5] & ( (!PC[3] & (!PC[9] & (!\PC[4]~DUPLICATE_q  $ (PC[6])))) ) ) ) # ( !\PC~1_combout  & ( !PC[5] & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (!PC[3] $ (!PC[6]))) # (\PC[4]~DUPLICATE_q  & (!PC[3] & !PC[6])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[9]),
	.datae(!\PC~1_combout ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'h6800840097002200;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N42
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( !PC[5] & ( (!PC[3] & (PC[9] & (!\PC[4]~DUPLICATE_q  & !PC[6]))) ) )

	.dataa(!PC[3]),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h2000200000000000;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N42
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (PC[9] & ((!PC[3] & (PC[6])) # (PC[3] & ((PC[5]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[3] & (PC[9] & (!PC[6] $ (!PC[5])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( 
// !\PC~1_combout  & ( (PC[9] & (!PC[6] $ (((PC[3] & PC[5]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (PC[9] & (!PC[5] & (!PC[6] $ (!PC[3])))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[9]),
	.datad(!PC[5]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h06000A0904080407;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N24
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( \PC~1_combout  & ( PC[5] & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (PC[3])) # (\PC[4]~DUPLICATE_q  & (!PC[3] & !PC[6])))) ) ) ) # ( !\PC~1_combout  & ( PC[5] & ( (PC[3] & (!PC[9] & (!\PC[4]~DUPLICATE_q  $ (PC[6])))) ) ) ) # ( 
// \PC~1_combout  & ( !PC[5] & ( (PC[6] & (!PC[9] & ((PC[3]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC~1_combout  & ( !PC[5] & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (!PC[3])) # (\PC[4]~DUPLICATE_q  & (PC[3] & !PC[6])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[9]),
	.datae(!\PC~1_combout ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'h9800070021006200;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N30
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( \imem~101_combout  & ( \imem~104_combout  & ( (!PC[7] & (((\PC[8]~DUPLICATE_q )) # (\imem~102_combout ))) # (PC[7] & (((!\PC[8]~DUPLICATE_q ) # (\imem~103_combout )))) ) ) ) # ( !\imem~101_combout  & ( \imem~104_combout  & ( (!PC[7] 
// & (\imem~102_combout  & (!\PC[8]~DUPLICATE_q ))) # (PC[7] & (((!\PC[8]~DUPLICATE_q ) # (\imem~103_combout )))) ) ) ) # ( \imem~101_combout  & ( !\imem~104_combout  & ( (!PC[7] & (((\PC[8]~DUPLICATE_q )) # (\imem~102_combout ))) # (PC[7] & 
// (((\PC[8]~DUPLICATE_q  & \imem~103_combout )))) ) ) ) # ( !\imem~101_combout  & ( !\imem~104_combout  & ( (!PC[7] & (\imem~102_combout  & (!\PC[8]~DUPLICATE_q ))) # (PC[7] & (((\PC[8]~DUPLICATE_q  & \imem~103_combout )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\imem~102_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\imem~103_combout ),
	.datae(!\imem~101_combout ),
	.dataf(!\imem~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h20252A2F70757A7F;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N9
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( \imem~3_combout  & ( !\imem~105_combout  ) ) # ( !\imem~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~105_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N8
dffeas \IR[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~106_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[27]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[27] .is_wysiwyg = "true";
defparam \IR[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N24
cyclonev_lcell_comb \ALUfunc_buffer[3]~1 (
// Equation(s):
// \ALUfunc_buffer[3]~1_combout  = ( state[0] & ( IR[27] & ( (!state[1] & (!state[5] & ((!IR[28]) # (IR[26])))) ) ) ) # ( state[0] & ( !IR[27] & ( (!IR[28] & (!state[1] & (IR[26] & !state[5]))) ) ) )

	.dataa(!IR[28]),
	.datab(!state[1]),
	.datac(!IR[26]),
	.datad(!state[5]),
	.datae(!state[0]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUfunc_buffer[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc_buffer[3]~1 .extended_lut = "off";
defparam \ALUfunc_buffer[3]~1 .lut_mask = 64'h0000080000008C00;
defparam \ALUfunc_buffer[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N12
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( \PC~1_combout  & ( PC[3] & ( (!PC[5] & (!PC[6] & (!\PC[4]~DUPLICATE_q  $ (PC[7])))) # (PC[5] & (\PC[4]~DUPLICATE_q  & ((!PC[6]) # (!PC[7])))) ) ) ) # ( !\PC~1_combout  & ( PC[3] & ( (!PC[5] & (!PC[7] $ (((!\PC[4]~DUPLICATE_q ) # 
// (PC[6]))))) # (PC[5] & (!\PC[4]~DUPLICATE_q  & (!PC[6] $ (PC[7])))) ) ) ) # ( \PC~1_combout  & ( !PC[3] & ( !PC[5] $ (((!PC[7]) # (PC[6]))) ) ) ) # ( !\PC~1_combout  & ( !PC[3] & ( (\PC[4]~DUPLICATE_q  & ((!PC[5] & (PC[6] & !PC[7])) # (PC[5] & (!PC[6] & 
// PC[7])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[7]),
	.datae(!\PC~1_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h021055A5608E9130;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( !PC[5] & ( (!\PC~1_combout  & (!PC[3] $ (!\PC[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC~1_combout ),
	.datae(!PC[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h3C0000003C000000;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC~1_combout ) # (!PC[5]))) # (\PC[4]~DUPLICATE_q  & (\PC~1_combout )) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC~1_combout ),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'hBB99BB9900000000;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N33
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( PC[3] & ( (!\PC[4]~DUPLICATE_q  & (\PC~1_combout )) # (\PC[4]~DUPLICATE_q  & (!\PC~1_combout  & !PC[5])) ) ) # ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (\PC~1_combout  & PC[5])) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC~1_combout ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'h000A000A5A0A5A0A;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N48
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( PC[6] & ( \imem~94_combout  & ( (PC[7] & PC[9]) ) ) ) # ( !PC[6] & ( \imem~94_combout  & ( (PC[9] & ((!PC[7] & ((!\imem~93_combout ))) # (PC[7] & (!\imem~92_combout )))) ) ) ) # ( PC[6] & ( !\imem~94_combout  & ( PC[9] ) ) ) # ( 
// !PC[6] & ( !\imem~94_combout  & ( (PC[9] & ((!PC[7] & ((!\imem~93_combout ))) # (PC[7] & (!\imem~92_combout )))) ) ) )

	.dataa(!\imem~92_combout ),
	.datab(!PC[7]),
	.datac(!PC[9]),
	.datad(!\imem~93_combout ),
	.datae(!PC[6]),
	.dataf(!\imem~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h0E020F0F0E020303;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N3
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( \imem~95_combout  ) # ( !\imem~95_combout  & ( (!\imem~36_combout ) # ((!PC[9] & !\imem~91_combout )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~91_combout ),
	.datad(!\imem~36_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'hFFA0FFA0FFFFFFFF;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N5
dffeas \IR[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~96_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[31]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[31] .is_wysiwyg = "true";
defparam \IR[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N21
cyclonev_lcell_comb \IR[25]~feeder (
// Equation(s):
// \IR[25]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[25]~feeder .extended_lut = "off";
defparam \IR[25]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \IR[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N23
dffeas \IR[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[25]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[25] .is_wysiwyg = "true";
defparam \IR[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N21
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( !PC[5] & ( (!PC[3] & (!PC[6] & (PC[7] & !\PC[4]~DUPLICATE_q ))) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!PC[7]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h0800080000000000;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N48
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( !PC[7] & ( PC[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h0F0F0F0F00000000;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N30
cyclonev_lcell_comb \imem~133 (
// Equation(s):
// \imem~133_combout  = ( PC[6] & ( \imem~53_combout  & ( (!PC[5] & (\PC~1_combout  & (!PC[3]))) # (PC[5] & (\PC[4]~DUPLICATE_q  & (!\PC~1_combout  $ (!PC[3])))) ) ) ) # ( !PC[6] & ( \imem~53_combout  & ( (!\PC~1_combout  & ((!PC[3] & ((\PC[4]~DUPLICATE_q 
// ))) # (PC[3] & (!PC[5])))) # (\PC~1_combout  & (PC[5] & (PC[3] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC~1_combout ),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\imem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~133 .extended_lut = "off";
defparam \imem~133 .lut_mask = 64'h0000000008A94052;
defparam \imem~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N51
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \PC~1_combout  & ( PC[3] & ( (!PC[5] & (((PC[7] & PC[6])))) # (PC[5] & (!\PC[4]~DUPLICATE_q  & (!PC[7] $ (!PC[6])))) ) ) ) # ( !\PC~1_combout  & ( PC[3] & ( (!PC[6] & (!PC[5] $ (!\PC[4]~DUPLICATE_q  $ (!PC[7])))) # (PC[6] & (PC[5] & 
// ((!PC[7]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC~1_combout  & ( !PC[3] & ( (!PC[7] & (!PC[5] & (!\PC[4]~DUPLICATE_q  $ (PC[6])))) # (PC[7] & (\PC[4]~DUPLICATE_q  & (!PC[5] $ (!PC[6])))) ) ) ) # ( !\PC~1_combout  & ( !PC[3] & ( (!PC[5] & 
// (!\PC[4]~DUPLICATE_q  $ (((!PC[7] & !PC[6]))))) # (PC[5] & (!\PC[4]~DUPLICATE_q  & (!PC[7] & !PC[6]))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!PC[6]),
	.datae(!\PC~1_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h688881229651044A;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N30
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \imem~66_combout  & ( (!\imem~36_combout ) # ((!\imem~65_combout  & (PC[9] & !\imem~133_combout ))) ) ) # ( !\imem~66_combout  & ( (!\imem~36_combout ) # ((!PC[9]) # ((!\imem~65_combout  & !\imem~133_combout ))) ) )

	.dataa(!\imem~36_combout ),
	.datab(!\imem~65_combout ),
	.datac(!PC[9]),
	.datad(!\imem~133_combout ),
	.datae(gnd),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'hFEFAFEFAAEAAAEAA;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N32
dffeas \IR[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~67_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[30]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[30] .is_wysiwyg = "true";
defparam \IR[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N36
cyclonev_lcell_comb \ALUfunc_buffer[3]~2 (
// Equation(s):
// \ALUfunc_buffer[3]~2_combout  = ( IR[30] & ( (!IR[31]) # ((IR[28] & IR[25])) ) )

	.dataa(!IR[31]),
	.datab(gnd),
	.datac(!IR[28]),
	.datad(!IR[25]),
	.datae(gnd),
	.dataf(!IR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUfunc_buffer[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc_buffer[3]~2 .extended_lut = "off";
defparam \ALUfunc_buffer[3]~2 .lut_mask = 64'h00000000AAAFAAAF;
defparam \ALUfunc_buffer[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N36
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( \PC~1_combout  & ( (PC[5] & (!PC[6] $ (PC[7]))) ) ) # ( !\PC~1_combout  & ( (!PC[5] & (!PC[6] & PC[7])) ) )

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!PC[7]),
	.datae(!\PC~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h00C0300300C03003;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N51
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( \imem~84_combout  & ( (PC[3] & (\imem~12_combout  & !\PC[4]~DUPLICATE_q )) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!\imem~12_combout ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'h0000000005000500;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N54
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( !PC[6] & ( PC[9] & ( (\PC[8]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & \PC~1_combout )) ) ) ) # ( PC[6] & ( !PC[9] & ( (!\PC[8]~DUPLICATE_q  & (PC[5] & (!\PC[4]~DUPLICATE_q  $ (!\PC~1_combout )))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC~1_combout ),
	.datae(!PC[6]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h0000020800440000;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N39
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( !PC[7] & ( !PC[3] ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'hCCCCCCCC00000000;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N0
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( \imem~83_combout  & ( \imem~82_combout  & ( !\imem~3_combout  ) ) ) # ( !\imem~83_combout  & ( \imem~82_combout  & ( (!\imem~3_combout ) # (!\imem~85_combout ) ) ) ) # ( \imem~83_combout  & ( !\imem~82_combout  & ( (!\imem~3_combout 
// ) # (!\imem~85_combout ) ) ) ) # ( !\imem~83_combout  & ( !\imem~82_combout  & ( (!\imem~3_combout ) # (!\imem~85_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(!\imem~85_combout ),
	.datad(gnd),
	.datae(!\imem~83_combout ),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'hFCFCFCFCFCFCCCCC;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N2
dffeas \IR[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~86_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[18] .is_wysiwyg = "true";
defparam \IR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( \PC~1_combout  & ( (!PC[3] & !\PC[4]~DUPLICATE_q ) ) ) # ( !\PC~1_combout  & ( (!PC[5] & \PC[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h00F000F0CC00CC00;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N9
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( \imem~68_combout  & ( (!PC[6] & (!PC[7] & PC[9])) ) )

	.dataa(!PC[6]),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h0000000000A000A0;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N18
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( \PC~1_combout  & ( PC[3] & ( (!PC[5] & (PC[7] & (PC[6] & \PC[4]~DUPLICATE_q ))) # (PC[5] & (((!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC~1_combout  & ( PC[3] & ( (!PC[5] & (((!PC[6] & !\PC[4]~DUPLICATE_q )))) # (PC[5] & (!PC[7] & 
// ((\PC[4]~DUPLICATE_q ) # (PC[6])))) ) ) ) # ( \PC~1_combout  & ( !PC[3] & ( (!PC[7] & (PC[5] & (PC[6] & !\PC[4]~DUPLICATE_q ))) # (PC[7] & (\PC[4]~DUPLICATE_q  & (!PC[5] $ (!PC[6])))) ) ) ) # ( !\PC~1_combout  & ( !PC[3] & ( (!PC[5] & (PC[7] & (!PC[6] & 
// !\PC[4]~DUPLICATE_q ))) # (PC[5] & (!PC[7] & (PC[6] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC~1_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h20040412A4445502;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N42
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( \imem~80_combout  & ( (!\imem~36_combout ) # ((PC[9] & !\imem~69_combout )) ) ) # ( !\imem~80_combout  & ( (!\imem~36_combout ) # (!\imem~69_combout ) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~36_combout ),
	.datad(!\imem~69_combout ),
	.datae(gnd),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'hFFF0FFF0F3F0F3F0;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N44
dffeas \IR[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[21]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[21] .is_wysiwyg = "true";
defparam \IR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N18
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( \imem~53_combout  & ( (!PC[3] & (!PC[6] & (\PC~1_combout  & !\PC[4]~DUPLICATE_q ))) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC~1_combout ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h0000000008000800;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[5] & (PC[3] & (!PC[6] & !PC[7]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[5] & (!PC[3] & (!PC[6] & PC[7]))) # (PC[5] & ((!PC[3] & (PC[6] & !PC[7])) # (PC[3] & (!PC[6] 
// $ (PC[7]))))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (PC[5] & (!PC[3] & (PC[6] & !PC[7]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (!PC[5] & (!PC[6] & (!PC[3] $ (PC[7])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h8020040014812000;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N48
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \imem~72_combout  & ( (!\imem~36_combout ) # ((!\imem~73_combout  & PC[9])) ) ) # ( !\imem~72_combout  & ( (!\imem~73_combout ) # (!\imem~36_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~73_combout ),
	.datac(!PC[9]),
	.datad(!\imem~36_combout ),
	.datae(gnd),
	.dataf(!\imem~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'hFFCCFFCCFF0CFF0C;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N50
dffeas \IR[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~74_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[19] .is_wysiwyg = "true";
defparam \IR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[3] & (((PC[7])))) # (PC[3] & (!PC[6] $ (((!PC[5] & PC[7]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[7] & ((!PC[6] & ((PC[3]))) # (PC[6] & (PC[5])))) # (PC[7] & 
// (PC[5] & (PC[3]))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (!PC[7] & ((!PC[3] & ((PC[6]))) # (PC[3] & (PC[5])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (!PC[5] & (((!PC[6])))) # (PC[5] & (PC[3] & (PC[6] & !PC[7]))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'hA1A01D00351130DE;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N9
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( PC[9] & ( (\imem~69_combout  & \imem~36_combout ) ) ) # ( !PC[9] & ( (\imem~36_combout  & ((\imem~75_combout ) # (\imem~69_combout ))) ) )

	.dataa(!\imem~69_combout ),
	.datab(!\imem~75_combout ),
	.datac(gnd),
	.datad(!\imem~36_combout ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h0077007700550055;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N11
dffeas \IR[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~76_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[20]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[20] .is_wysiwyg = "true";
defparam \IR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N6
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( \PC~1_combout  & ( PC[3] & ( (!PC[5] & (\PC[4]~DUPLICATE_q  & (PC[6] & PC[7]))) # (PC[5] & (!\PC[4]~DUPLICATE_q )) ) ) ) # ( !\PC~1_combout  & ( PC[3] & ( (!PC[5] & (!\PC[4]~DUPLICATE_q  & (!PC[6]))) # (PC[5] & (!PC[7] & ((PC[6]) # 
// (\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC~1_combout  & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (PC[5] & (PC[6] & !PC[7]))) # (\PC[4]~DUPLICATE_q  & (PC[7] & (!PC[5] $ (!PC[6])))) ) ) ) # ( !\PC~1_combout  & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (((!PC[6] & 
// PC[7])))) # (\PC[4]~DUPLICATE_q  & (PC[5] & (PC[6] & !PC[7]))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[7]),
	.datae(!\PC~1_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h01C0041295804446;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N27
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( PC[9] & ( (\imem~69_combout  & \imem~36_combout ) ) ) # ( !PC[9] & ( (\imem~36_combout  & ((\imem~70_combout ) # (\imem~69_combout ))) ) )

	.dataa(!\imem~69_combout ),
	.datab(gnd),
	.datac(!\imem~70_combout ),
	.datad(!\imem~36_combout ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h005F005F00550055;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \IR[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~71_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[22]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[22] .is_wysiwyg = "true";
defparam \IR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N12
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( PC[6] & ( PC[3] & ( (!PC[5] & (!\PC[4]~DUPLICATE_q  & (\imem~53_combout  & !\PC~1_combout ))) ) ) ) # ( !PC[6] & ( PC[3] & ( (!PC[5] & (\PC[4]~DUPLICATE_q  & (\imem~53_combout  & !\PC~1_combout ))) ) ) ) # ( !PC[6] & ( !PC[3] & ( 
// (\imem~53_combout  & ((!\PC[4]~DUPLICATE_q  & ((\PC~1_combout ))) # (\PC[4]~DUPLICATE_q  & (!PC[5] & !\PC~1_combout )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\imem~53_combout ),
	.datad(!\PC~1_combout ),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h020C000002000800;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[5] & ((!PC[6] $ (PC[7])))) # (PC[5] & (PC[7] & (!PC[3] $ (PC[6])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[3] & (!PC[6] $ (((!PC[5]) # (!PC[7]))))) # (PC[3] & 
// (PC[5])) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (!PC[7] & ((!PC[5] & (PC[3] & PC[6])) # (PC[5] & ((PC[6]) # (PC[3]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (!PC[5] & (((!PC[6])))) # (PC[5] & ((!PC[3] & (!PC[6] & PC[7])) # 
// (PC[3] & (PC[6] & !PC[7])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'hA1E017001D59A04B;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N33
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( \imem~77_combout  & ( (!\imem~36_combout ) # ((PC[9] & !\imem~78_combout )) ) ) # ( !\imem~77_combout  & ( (!\imem~36_combout ) # (!\imem~78_combout ) ) )

	.dataa(!\imem~36_combout ),
	.datab(!PC[9]),
	.datac(!\imem~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'hFAFAFAFABABABABA;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N35
dffeas \IR[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~79_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[23]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[23] .is_wysiwyg = "true";
defparam \IR[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N36
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( !IR[22] & ( IR[23] & ( (!IR[21] & !IR[20]) ) ) ) # ( IR[22] & ( !IR[23] & ( (IR[21] & (IR[19] & !IR[20])) ) ) ) # ( !IR[22] & ( !IR[23] & ( (!IR[18] & (IR[19] & IR[20])) # (IR[18] & ((IR[20]) # (IR[19]))) ) ) )

	.dataa(!IR[18]),
	.datab(!IR[21]),
	.datac(!IR[19]),
	.datad(!IR[20]),
	.datae(!IR[22]),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h055F0300CC000000;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N12
cyclonev_lcell_comb \ALUfunc_buffer[3]~0 (
// Equation(s):
// \ALUfunc_buffer[3]~0_combout  = ( IR[31] & ( \WideOr0~0_combout  & ( (\Decoder2~3_combout  & (!IR[29] & (\ALUfunc_buffer[3]~1_combout  & \ALUfunc_buffer[3]~2_combout ))) ) ) ) # ( !IR[31] & ( \WideOr0~0_combout  & ( (\Decoder2~3_combout  & (!IR[29] & 
// (\ALUfunc_buffer[3]~1_combout  & \ALUfunc_buffer[3]~2_combout ))) ) ) ) # ( !IR[31] & ( !\WideOr0~0_combout  & ( (\Decoder2~3_combout  & (!IR[29] & (\ALUfunc_buffer[3]~1_combout  & \ALUfunc_buffer[3]~2_combout ))) ) ) )

	.dataa(!\Decoder2~3_combout ),
	.datab(!IR[29]),
	.datac(!\ALUfunc_buffer[3]~1_combout ),
	.datad(!\ALUfunc_buffer[3]~2_combout ),
	.datae(!IR[31]),
	.dataf(!\WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUfunc_buffer[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc_buffer[3]~0 .extended_lut = "off";
defparam \ALUfunc_buffer[3]~0 .lut_mask = 64'h0004000000040004;
defparam \ALUfunc_buffer[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N48
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( IR[18] & ( IR[21] & ( (IR[19] & (!IR[20] & !IR[23])) ) ) ) # ( !IR[18] & ( IR[21] & ( (!IR[22] & (IR[19] & (IR[20] & !IR[23]))) ) ) ) # ( IR[18] & ( !IR[21] & ( (!IR[22] & (!IR[20] & ((IR[23]) # (IR[19])))) ) ) ) # ( !IR[18] & ( 
// !IR[21] & ( (!IR[22] & (IR[19] & (IR[20] & !IR[23]))) ) ) )

	.dataa(!IR[22]),
	.datab(!IR[19]),
	.datac(!IR[20]),
	.datad(!IR[23]),
	.datae(!IR[18]),
	.dataf(!IR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h020020A002003000;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N24
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( IR[31] & ( IR[27] & ( (IR[30] & IR[28]) ) ) ) # ( !IR[31] & ( IR[27] & ( (IR[30] & !IR[28]) ) ) ) # ( !IR[31] & ( !IR[27] & ( (IR[30] & !IR[28]) ) ) )

	.dataa(!IR[30]),
	.datab(gnd),
	.datac(!IR[28]),
	.datad(gnd),
	.datae(!IR[31]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h5050000050500505;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N36
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( IR[25] & ( \Selector25~1_combout  & ( (!IR[29] & (IR[26] & ((!\Selector25~0_combout ) # (!IR[28])))) ) ) ) # ( !IR[25] & ( \Selector25~1_combout  & ( (!IR[29] & IR[26]) ) ) )

	.dataa(!IR[29]),
	.datab(!IR[26]),
	.datac(!\Selector25~0_combout ),
	.datad(!IR[28]),
	.datae(!IR[25]),
	.dataf(!\Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h0000000022222220;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N33
cyclonev_lcell_comb \ALUfunc_buffer[0] (
// Equation(s):
// ALUfunc_buffer[0] = ( ALUfunc_buffer[0] & ( (!\ALUfunc_buffer[3]~0_combout ) # (\Selector25~2_combout ) ) ) # ( !ALUfunc_buffer[0] & ( (\ALUfunc_buffer[3]~0_combout  & \Selector25~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUfunc_buffer[3]~0_combout ),
	.datad(!\Selector25~2_combout ),
	.datae(gnd),
	.dataf(!ALUfunc_buffer[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALUfunc_buffer[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc_buffer[0] .extended_lut = "off";
defparam \ALUfunc_buffer[0] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALUfunc_buffer[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N30
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( state[4] & ( (!state[0] & (!state[1] & !state[2])) ) ) # ( !state[4] & ( (state[2] & ((!state[0] & (!state[1] & ALUfunc_buffer[0])) # (state[0] & ((!state[1]) # (ALUfunc_buffer[0]))))) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(!ALUfunc_buffer[0]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h004D004D88008800;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N57
cyclonev_lcell_comb \WideOr29~0 (
// Equation(s):
// \WideOr29~0_combout  = ( state[3] & ( state[0] & ( (!state[5] & ((!state[2] & (!state[1])) # (state[2] & (state[1] & !state[4])))) ) ) ) # ( !state[3] & ( state[0] & ( (!state[5] & ((!state[2] & (state[1] & !state[4])) # (state[2] & (!state[1] & 
// state[4])))) ) ) ) # ( state[3] & ( !state[0] & ( (!state[5] & (state[2] & !state[1])) ) ) ) # ( !state[3] & ( !state[0] & ( (!state[5] & (state[1] & (!state[2] $ (!state[4])))) # (state[5] & (!state[2] & (!state[1] & !state[4]))) ) ) )

	.dataa(!state[5]),
	.datab(!state[2]),
	.datac(!state[1]),
	.datad(!state[4]),
	.datae(!state[3]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr29~0 .extended_lut = "off";
defparam \WideOr29~0 .lut_mask = 64'h4208202008208280;
defparam \WideOr29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \B[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \B[7] .is_wysiwyg = "true";
defparam \B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \WideOr31~0 (
// Equation(s):
// \WideOr31~0_combout  = ( state[2] & ( state[3] & ( (!state[5] & (state[1] & (!state[0] $ (state[4])))) ) ) ) # ( !state[2] & ( state[3] & ( (!state[5] & (!state[0] $ (state[1]))) ) ) ) # ( state[2] & ( !state[3] & ( (!state[5] & (!state[1] & (!state[0] $ 
// (!state[4])))) ) ) ) # ( !state[2] & ( !state[3] & ( (!state[5] & ((!state[0] & (state[1] & !state[4])) # (state[0] & (!state[1] & state[4])))) ) ) )

	.dataa(!state[5]),
	.datab(!state[0]),
	.datac(!state[1]),
	.datad(!state[4]),
	.datae(!state[2]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr31~0 .extended_lut = "off";
defparam \WideOr31~0 .lut_mask = 64'h0820208082820802;
defparam \WideOr31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A[7] .is_wysiwyg = "true";
defparam \A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N12
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( IR[26] & ( IR[27] & ( (!IR[29] & (IR[31] & (IR[30] & IR[28]))) ) ) )

	.dataa(!IR[29]),
	.datab(!IR[31]),
	.datac(!IR[30]),
	.datad(!IR[28]),
	.datae(!IR[26]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0000000000000002;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N15
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( IR[19] & ( (!IR[23] & ((IR[20]) # (IR[18]))) ) ) # ( !IR[19] & ( (IR[18] & (!IR[23] & IR[20])) ) )

	.dataa(!IR[18]),
	.datab(gnd),
	.datac(!IR[23]),
	.datad(!IR[20]),
	.datae(gnd),
	.dataf(!IR[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0050005050F050F0;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N12
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \Selector3~0_combout  & ( (\Selector9~0_combout  & ((!IR[25]) # (IR[22]))) ) ) # ( !\Selector3~0_combout  & ( \Selector9~0_combout  ) )

	.dataa(gnd),
	.datab(!IR[25]),
	.datac(!IR[22]),
	.datad(!\Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h00FF00FF00CF00CF;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N18
cyclonev_lcell_comb \ALUfunc_buffer[3] (
// Equation(s):
// ALUfunc_buffer[3] = ( ALUfunc_buffer[3] & ( (!\ALUfunc_buffer[3]~0_combout ) # (\Selector3~1_combout ) ) ) # ( !ALUfunc_buffer[3] & ( (\ALUfunc_buffer[3]~0_combout  & \Selector3~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ALUfunc_buffer[3]~0_combout ),
	.datac(!\Selector3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALUfunc_buffer[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALUfunc_buffer[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc_buffer[3] .extended_lut = "off";
defparam \ALUfunc_buffer[3] .lut_mask = 64'h03030303CFCFCFCF;
defparam \ALUfunc_buffer[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N0
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( IR[18] & ( IR[27] & ( (!IR[20] & (IR[19] & (!IR[21] & IR[23]))) # (IR[20] & (!IR[19] & ((!IR[23])))) ) ) ) # ( !IR[18] & ( IR[27] & ( (IR[19] & ((!IR[20] & (!IR[21] & IR[23])) # (IR[20] & ((!IR[23]))))) ) ) )

	.dataa(!IR[20]),
	.datab(!IR[19]),
	.datac(!IR[21]),
	.datad(!IR[23]),
	.datae(!IR[18]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h0000000011204420;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N42
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( IR[31] & ( IR[30] & ( (!IR[29] & IR[26]) ) ) ) # ( !IR[31] & ( IR[30] & ( (!IR[29] & (!IR[26] $ (!IR[27]))) ) ) )

	.dataa(!IR[29]),
	.datab(!IR[26]),
	.datac(gnd),
	.datad(!IR[27]),
	.datae(!IR[31]),
	.dataf(!IR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h0000000022882222;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N30
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( IR[31] & ( \Selector21~2_combout  & ( (!IR[22] & (IR[28] & (\Selector21~1_combout  & IR[25]))) ) ) ) # ( !IR[31] & ( \Selector21~2_combout  & ( !IR[28] ) ) )

	.dataa(!IR[22]),
	.datab(!IR[28]),
	.datac(!\Selector21~1_combout ),
	.datad(!IR[25]),
	.datae(!IR[31]),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h00000000CCCC0002;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N51
cyclonev_lcell_comb \ALUfunc_buffer[1] (
// Equation(s):
// ALUfunc_buffer[1] = ( ALUfunc_buffer[1] & ( (!\ALUfunc_buffer[3]~0_combout ) # (\Selector21~0_combout ) ) ) # ( !ALUfunc_buffer[1] & ( (\Selector21~0_combout  & \ALUfunc_buffer[3]~0_combout ) ) )

	.dataa(!\Selector21~0_combout ),
	.datab(gnd),
	.datac(!\ALUfunc_buffer[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALUfunc_buffer[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALUfunc_buffer[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc_buffer[1] .extended_lut = "off";
defparam \ALUfunc_buffer[1] .lut_mask = 64'h05050505F5F5F5F5;
defparam \ALUfunc_buffer[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N6
cyclonev_lcell_comb \memin[8]~64 (
// Equation(s):
// \memin[8]~64_combout  = ( state[1] & ( state[0] & ( (ALUfunc_buffer[1] & (!state[4] & ((!state[2]) # (!ALUfunc_buffer[3])))) ) ) ) # ( state[1] & ( !state[0] & ( (state[2] & !state[4]) ) ) ) # ( !state[1] & ( !state[0] & ( (!state[4] & (ALUfunc_buffer[1] 
// & ((!state[2]) # (!ALUfunc_buffer[3])))) # (state[4] & (state[2])) ) ) )

	.dataa(!state[2]),
	.datab(!ALUfunc_buffer[3]),
	.datac(!ALUfunc_buffer[1]),
	.datad(!state[4]),
	.datae(!state[1]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~64 .extended_lut = "off";
defparam \memin[8]~64 .lut_mask = 64'h0E55550000000E00;
defparam \memin[8]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N54
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (!IR[20] & ((!IR[23] & (IR[18] & IR[19])) # (IR[23] & ((!IR[19]))))) # (IR[20] & (!IR[23] & ((IR[19]) # (IR[18]))))

	.dataa(!IR[20]),
	.datab(!IR[23]),
	.datac(!IR[18]),
	.datad(!IR[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'h264C264C264C264C;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N6
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( !IR[22] & ( (\WideOr5~0_combout  & (IR[25] & (!IR[21] & \Selector9~0_combout ))) ) )

	.dataa(!\WideOr5~0_combout ),
	.datab(!IR[25]),
	.datac(!IR[21]),
	.datad(!\Selector9~0_combout ),
	.datae(gnd),
	.dataf(!IR[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h0010001000000000;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N39
cyclonev_lcell_comb \ALUfunc_buffer[2] (
// Equation(s):
// ALUfunc_buffer[2] = ( ALUfunc_buffer[2] & ( (!\ALUfunc_buffer[3]~0_combout ) # (\Selector9~1_combout ) ) ) # ( !ALUfunc_buffer[2] & ( (\Selector9~1_combout  & \ALUfunc_buffer[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector9~1_combout ),
	.datac(!\ALUfunc_buffer[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ALUfunc_buffer[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALUfunc_buffer[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc_buffer[2] .extended_lut = "off";
defparam \ALUfunc_buffer[2] .lut_mask = 64'h03030303F3F3F3F3;
defparam \ALUfunc_buffer[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N57
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( state[2] & ( (!state[4] & ((!state[0] & (ALUfunc_buffer[2] & !state[1])) # (state[0] & ((!state[1]) # (ALUfunc_buffer[2]))))) ) ) # ( !state[2] & ( (state[4] & (state[0] & state[1])) ) )

	.dataa(!state[4]),
	.datab(!state[0]),
	.datac(!ALUfunc_buffer[2]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h001100112A022A02;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N3
cyclonev_lcell_comb \memin[7]~348 (
// Equation(s):
// \memin[7]~348_combout  = ( \memin[8]~64_combout  & ( \Selector18~0_combout  & ( (!B[7] & ((!A[7]))) # (B[7] & (\Selector20~0_combout  & A[7])) ) ) ) # ( \memin[8]~64_combout  & ( !\Selector18~0_combout  & ( (!B[7] & ((A[7]))) # (B[7] & 
// ((!\Selector20~0_combout ) # (!A[7]))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(gnd),
	.datac(!B[7]),
	.datad(!A[7]),
	.datae(!\memin[8]~64_combout ),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~348 .extended_lut = "off";
defparam \memin[7]~348 .lut_mask = 64'h00000FFA0000F005;
defparam \memin[7]~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N3
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( state[4] & ( (!state[2] & (!state[0] $ (state[1]))) ) ) # ( !state[4] & ( (!state[0] & ((!state[1] & (ALUfunc_buffer[3] & state[2])) # (state[1] & ((!state[2]))))) # (state[0] & (state[2] & ((!state[1]) # (ALUfunc_buffer[3])))) 
// ) )

	.dataa(!state[0]),
	.datab(!ALUfunc_buffer[3]),
	.datac(!state[1]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0A710A71A500A500;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N48
cyclonev_lcell_comb \WideOr23~1 (
// Equation(s):
// \WideOr23~1_combout  = ( state[2] & ( state[3] & ( state[5] ) ) ) # ( !state[2] & ( state[3] & ( state[5] ) ) ) # ( state[2] & ( !state[3] & ( state[5] ) ) ) # ( !state[2] & ( !state[3] & ( (state[5] & ((!state[0]) # ((state[1]) # (state[4])))) ) ) )

	.dataa(!state[0]),
	.datab(!state[4]),
	.datac(!state[5]),
	.datad(!state[1]),
	.datae(!state[2]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~1 .extended_lut = "off";
defparam \WideOr23~1 .lut_mask = 64'h0B0F0F0F0F0F0F0F;
defparam \WideOr23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N6
cyclonev_lcell_comb \WideOr23~0_Duplicate (
// Equation(s):
// \WideOr23~0_Duplicate_5  = ( state[1] & ( state[4] & ( !state[2] $ (!state[0]) ) ) ) # ( !state[1] & ( state[4] & ( (!state[2] & !state[0]) ) ) ) # ( state[1] & ( !state[4] & ( (state[2] & state[0]) ) ) ) # ( !state[1] & ( !state[4] & ( (state[2] & 
// !state[0]) ) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!state[0]),
	.datad(gnd),
	.datae(!state[1]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~0_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~0_Duplicate .extended_lut = "off";
defparam \WideOr23~0_Duplicate .lut_mask = 64'h50500505A0A05A5A;
defparam \WideOr23~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N33
cyclonev_lcell_comb \WideOr23~2 (
// Equation(s):
// \WideOr23~2_combout  = ( state[3] & ( (!state[5] & ((!state[0] & ((!state[1]) # (state[2]))) # (state[0] & ((!state[2]) # (state[1]))))) ) ) # ( !state[3] & ( !state[5] ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(!state[5]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~2 .extended_lut = "off";
defparam \WideOr23~2 .lut_mask = 64'hF0F0F0F0D0B0D0B0;
defparam \WideOr23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N21
cyclonev_lcell_comb \memin[20]~1 (
// Equation(s):
// \memin[20]~1_combout  = ( ALUfunc_buffer[1] & ( ALUfunc_buffer[2] & ( (!state[0] & (state[1] & (state[4]))) # (state[0] & ((!state[2] & (!state[1])) # (state[2] & ((state[4]))))) ) ) ) # ( !ALUfunc_buffer[1] & ( ALUfunc_buffer[2] & ( (!state[1] & 
// ((!state[4] & ((!state[2]))) # (state[4] & (state[0])))) # (state[1] & (!state[4] $ (((!state[0]) # (state[2]))))) ) ) ) # ( ALUfunc_buffer[1] & ( !ALUfunc_buffer[2] & ( (!state[0] & (state[1] & (state[4]))) # (state[0] & ((!state[2] & (!state[1])) # 
// (state[2] & ((state[4]))))) ) ) ) # ( !ALUfunc_buffer[1] & ( !ALUfunc_buffer[2] & ( (!state[0] & (!state[1] $ ((state[4])))) # (state[0] & ((!state[1] & ((!state[2]) # (state[4]))) # (state[1] & ((!state[4]) # (state[2]))))) ) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(!state[4]),
	.datad(!state[2]),
	.datae(!ALUfunc_buffer[1]),
	.dataf(!ALUfunc_buffer[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~1 .extended_lut = "off";
defparam \memin[20]~1 .lut_mask = 64'hD6974607D6074607;
defparam \memin[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N54
cyclonev_lcell_comb \memin[3]~2 (
// Equation(s):
// \memin[3]~2_combout  = ( \WideOr23~2_combout  & ( \memin[20]~1_combout  & ( (\Selector17~0_combout  & (!\WideOr23~1_combout  & (!state[3] & \WideOr23~0_Duplicate_5 ))) ) ) ) # ( !\WideOr23~2_combout  & ( \memin[20]~1_combout  & ( (\Selector17~0_combout  & 
// !\WideOr23~1_combout ) ) ) )

	.dataa(!\Selector17~0_combout ),
	.datab(!\WideOr23~1_combout ),
	.datac(!state[3]),
	.datad(!\WideOr23~0_Duplicate_5 ),
	.datae(!\WideOr23~2_combout ),
	.dataf(!\memin[20]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~2 .extended_lut = "off";
defparam \memin[3]~2 .lut_mask = 64'h0000000044440040;
defparam \memin[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N24
cyclonev_lcell_comb \WideOr23~3 (
// Equation(s):
// \WideOr23~3_combout  = ( \WideOr23~2_combout  & ( \WideOr23~0_Duplicate_5  & ( (!\WideOr23~1_combout  & !state[3]) ) ) ) # ( !\WideOr23~2_combout  & ( \WideOr23~0_Duplicate_5  & ( !\WideOr23~1_combout  ) ) ) # ( !\WideOr23~2_combout  & ( 
// !\WideOr23~0_Duplicate_5  & ( !\WideOr23~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\WideOr23~1_combout ),
	.datac(gnd),
	.datad(!state[3]),
	.datae(!\WideOr23~2_combout ),
	.dataf(!\WideOr23~0_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~3 .extended_lut = "off";
defparam \WideOr23~3 .lut_mask = 64'hCCCC0000CCCCCC00;
defparam \WideOr23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N18
cyclonev_lcell_comb \memin[8]~63 (
// Equation(s):
// \memin[8]~63_combout  = ( ALUfunc_buffer[1] & ( ALUfunc_buffer[3] & ( (!state[0] & (state[1] & ((state[4])))) # (state[0] & ((!state[2] & (!state[1])) # (state[2] & ((state[4]))))) ) ) ) # ( !ALUfunc_buffer[1] & ( ALUfunc_buffer[3] & ( (!state[1] & 
// ((!state[4] & ((!state[2]))) # (state[4] & (state[0])))) # (state[1] & (!state[4] $ (((!state[0]) # (state[2]))))) ) ) ) # ( ALUfunc_buffer[1] & ( !ALUfunc_buffer[3] & ( (!state[0] & (state[1] & ((state[4])))) # (state[0] & ((!state[2] & (!state[1])) # 
// (state[2] & ((state[4]))))) ) ) ) # ( !ALUfunc_buffer[1] & ( !ALUfunc_buffer[3] & ( (!state[0] & (!state[1] $ (((state[4]))))) # (state[0] & ((!state[1] & ((!state[2]) # (state[4]))) # (state[1] & ((!state[4]) # (state[2]))))) ) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!state[4]),
	.datae(!ALUfunc_buffer[1]),
	.dataf(!ALUfunc_buffer[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~63 .extended_lut = "off";
defparam \memin[8]~63 .lut_mask = 64'hD9674067D0674067;
defparam \memin[8]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N2
dffeas \A[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[7]~DUPLICATE .is_wysiwyg = "true";
defparam \A[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N0
cyclonev_lcell_comb \memin[19]~0 (
// Equation(s):
// \memin[19]~0_combout  = ( \WideOr23~0_Duplicate_5  & ( (!\Selector17~0_combout  & (!\WideOr23~1_combout  & ((!state[3]) # (!\WideOr23~2_combout )))) ) ) # ( !\WideOr23~0_Duplicate_5  & ( (!\Selector17~0_combout  & (!\WideOr23~1_combout  & 
// !\WideOr23~2_combout )) ) )

	.dataa(!\Selector17~0_combout ),
	.datab(!\WideOr23~1_combout ),
	.datac(!state[3]),
	.datad(!\WideOr23~2_combout ),
	.datae(gnd),
	.dataf(!\WideOr23~0_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~0 .extended_lut = "off";
defparam \memin[19]~0 .lut_mask = 64'h8800880088808880;
defparam \memin[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N56
dffeas \B[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[31]),
	.prn(vcc));
// synopsys translate_off
defparam \B[31] .is_wysiwyg = "true";
defparam \B[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N36
cyclonev_lcell_comb \memin[31]~165 (
// Equation(s):
// \memin[31]~165_combout  = ( A[31] & ( \Selector18~0_combout  & ( (\memin[8]~64_combout  & (\Selector20~0_combout  & (B[31] & \WideOr23~3_combout ))) ) ) ) # ( !A[31] & ( \Selector18~0_combout  & ( (\memin[8]~64_combout  & (!B[31] & \WideOr23~3_combout )) 
// ) ) ) # ( A[31] & ( !\Selector18~0_combout  & ( (\memin[8]~64_combout  & (\WideOr23~3_combout  & ((!\Selector20~0_combout ) # (!B[31])))) ) ) ) # ( !A[31] & ( !\Selector18~0_combout  & ( (\memin[8]~64_combout  & (B[31] & \WideOr23~3_combout )) ) ) )

	.dataa(!\memin[8]~64_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!B[31]),
	.datad(!\WideOr23~3_combout ),
	.datae(!A[31]),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~165 .extended_lut = "off";
defparam \memin[31]~165 .lut_mask = 64'h0005005400500001;
defparam \memin[31]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N46
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[31]~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N2
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N3
cyclonev_lcell_comb \LdMAR~0 (
// Equation(s):
// \LdMAR~0_combout  = ( !state[5] & ( state[4] & ( (state[3] & (!state[1] & (state[2] & state[0]))) ) ) ) # ( state[5] & ( !state[4] & ( (!state[3] & (!state[1] & (!state[2] & state[0]))) ) ) )

	.dataa(!state[3]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!state[0]),
	.datae(!state[5]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdMAR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdMAR~0 .extended_lut = "off";
defparam \LdMAR~0 .lut_mask = 64'h0000008000040000;
defparam \LdMAR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[15]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N14
dffeas \B[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \B[15] .is_wysiwyg = "true";
defparam \B[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N54
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( state[4] & ( (!state[0] & !state[1]) ) ) # ( !state[4] & ( (!state[0] & ((state[1]) # (ALUfunc_buffer[1]))) # (state[0] & (ALUfunc_buffer[1] & state[1])) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!ALUfunc_buffer[1]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0CCF0CCFCC00CC00;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N26
dffeas \A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A[15] .is_wysiwyg = "true";
defparam \A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N33
cyclonev_lcell_comb \memin[15]~289 (
// Equation(s):
// \memin[15]~289_combout  = ( A[15] & ( (!\Selector20~0_combout  & (!\Selector18~0_combout  & ((\Selector19~0_combout )))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ (!B[15] $ (\Selector19~0_combout )))) ) ) # ( !A[15] & ( 
// (!\Selector19~0_combout  & (\Selector18~0_combout  & (\Selector20~0_combout ))) # (\Selector19~0_combout  & (!\Selector18~0_combout  $ (((!B[15]))))) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!B[15]),
	.datad(!\Selector19~0_combout ),
	.datae(gnd),
	.dataf(!A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~289 .extended_lut = "off";
defparam \memin[15]~289 .lut_mask = 64'h115A115A12A912A9;
defparam \memin[15]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N24
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( PC[6] & ( !\PC~1_combout  & ( (PC[5] & (!PC[3] & !PC[9])) ) ) ) # ( !PC[6] & ( !\PC~1_combout  & ( (\PC[4]~DUPLICATE_q  & (!PC[9] & (!PC[5] $ (PC[3])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0900440000000000;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( PC[6] & ( \PC~1_combout  & ( (!PC[9] & ((!PC[5] & (PC[3])) # (PC[5] & ((!PC[3]) # (!\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !PC[6] & ( \PC~1_combout  & ( (!PC[3] & (!PC[9] & ((!\PC[4]~DUPLICATE_q ) # (PC[5])))) ) ) ) # ( PC[6] & ( 
// !\PC~1_combout  & ( (!PC[9] & ((!PC[5] & (PC[3] & !\PC[4]~DUPLICATE_q )) # (PC[5] & ((!\PC[4]~DUPLICATE_q ) # (PC[3]))))) ) ) ) # ( !PC[6] & ( !\PC~1_combout  & ( (!PC[9] & ((!PC[3] & (PC[5])) # (PC[3] & ((\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h47007100C4007600;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N36
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( \PC~1_combout  & ( PC[6] & ( (PC[3] & (PC[9] & (!PC[5] & \PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC~1_combout  & ( PC[6] & ( (!PC[3] & (PC[9] & (!PC[5] $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC~1_combout  & ( !PC[6] & ( (PC[3] & (PC[9] & 
// (!PC[5] & \PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC~1_combout  & ( !PC[6] & ( (PC[3] & (PC[9] & (PC[5] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[9]),
	.datac(!PC[5]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC~1_combout ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h0100001002200010;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N18
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( !PC[6] & ( \PC~1_combout  & ( (!PC[5] & (PC[9] & (!PC[3] $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( !\PC~1_combout  & ( (!PC[5] & (PC[3] & (\PC[4]~DUPLICATE_q  & PC[9]))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0002000000280000;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \imem~16_combout  & ( \imem~18_combout  & ( ((!PC[7] & ((\imem~17_combout ))) # (PC[7] & (\imem~19_combout ))) # (\PC[8]~DUPLICATE_q ) ) ) ) # ( !\imem~16_combout  & ( \imem~18_combout  & ( (!\PC[8]~DUPLICATE_q  & ((!PC[7] & 
// ((\imem~17_combout ))) # (PC[7] & (\imem~19_combout )))) # (\PC[8]~DUPLICATE_q  & (PC[7])) ) ) ) # ( \imem~16_combout  & ( !\imem~18_combout  & ( (!\PC[8]~DUPLICATE_q  & ((!PC[7] & ((\imem~17_combout ))) # (PC[7] & (\imem~19_combout )))) # 
// (\PC[8]~DUPLICATE_q  & (!PC[7])) ) ) ) # ( !\imem~16_combout  & ( !\imem~18_combout  & ( (!\PC[8]~DUPLICATE_q  & ((!PC[7] & ((\imem~17_combout ))) # (PC[7] & (\imem~19_combout )))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\imem~19_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h028A46CE139B57DF;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N0
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = (!\imem~20_combout ) # (!\imem~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~20_combout ),
	.datad(!\imem~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N2
dffeas \IR[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3] .is_wysiwyg = "true";
defparam \IR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N33
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( !PC[6] & ( (\imem~12_combout  & (\PC~1_combout  & (\PC[4]~DUPLICATE_q  & PC[3]))) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\PC~1_combout ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h0001000100000000;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N18
cyclonev_lcell_comb \imem~136 (
// Equation(s):
// \imem~136_combout  = ( \PC~1_combout  & ( PC[6] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC~1_combout  & ( PC[6] & ( (PC[9] & (\PC[8]~DUPLICATE_q  & (!PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( \PC~1_combout  & ( 
// !PC[6] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC~1_combout  & ( !PC[6] & ( (PC[9] & (\PC[8]~DUPLICATE_q  & (PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC~1_combout ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~136 .extended_lut = "off";
defparam \imem~136 .lut_mask = 64'h0100800010008000;
defparam \imem~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N18
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \PC[4]~DUPLICATE_q  & ( !\PC~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h0000FFFF00000000;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N6
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( \imem~11_combout  & ( (PC[6] & (\imem~12_combout  & !PC[3])) ) )

	.dataa(gnd),
	.datab(!PC[6]),
	.datac(!\imem~12_combout ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h0000000003000300;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N9
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \PC[8]~DUPLICATE_q  & ( (!PC[6] & PC[9]) ) )

	.dataa(gnd),
	.datab(!PC[6]),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h0000000000CC00CC;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N51
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \imem~11_combout  & ( (\imem~28_combout  & PC[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~28_combout ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h00000000000F000F;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N0
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( \imem~29_combout  & ( \imem~30_combout  & ( (!\imem~31_combout  & (!PC[5] & !PC[7])) ) ) ) # ( !\imem~29_combout  & ( \imem~30_combout  & ( (!PC[5] & (!\imem~31_combout  & ((!PC[7])))) # (PC[5] & (((!\imem~136_combout ) # (PC[7])))) 
// ) ) ) # ( \imem~29_combout  & ( !\imem~30_combout  & ( (!PC[5] & ((!\imem~31_combout ) # (PC[7]))) ) ) ) # ( !\imem~29_combout  & ( !\imem~30_combout  & ( ((!PC[5] & (!\imem~31_combout )) # (PC[5] & ((!\imem~136_combout )))) # (PC[7]) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\imem~136_combout ),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!\imem~29_combout ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'hACFFA0F0AC0FA000;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N45
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \imem~32_combout  ) # ( !\imem~32_combout  & ( !\imem~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N23
dffeas \IR[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[7] .is_wysiwyg = "true";
defparam \IR[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N12
cyclonev_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = ( IR[7] & ( state[3] & ( (state[0] & (!IR[3] & state[2])) ) ) ) # ( !IR[7] & ( state[3] & ( (!state[0] & ((state[2]))) # (state[0] & ((!IR[3]) # (!state[2]))) ) ) ) # ( IR[7] & ( !state[3] & ( (state[0] & !IR[3]) ) ) ) # ( !IR[7] 
// & ( !state[3] & ( (!state[0] & ((!state[2]))) # (state[0] & (!IR[3])) ) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!IR[3]),
	.datad(!state[2]),
	.datae(!IR[7]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~2 .extended_lut = "off";
defparam \Selector12~2 .lut_mask = 64'hFA50505055FA0050;
defparam \Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N33
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( state[3] & ( (!state[0] & (!state[2] & !IR[7])) ) ) # ( !state[3] & ( (state[0] & (!state[2] & !IR[7])) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!state[2]),
	.datad(!IR[7]),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h50005000A000A000;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N54
cyclonev_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = ( state[3] & ( (!state[0] & (!IR[3] & (state[2]))) # (state[0] & (((!IR[7])))) ) ) # ( !state[3] & ( (!IR[3] & (!state[2] $ (state[0]))) ) )

	.dataa(!IR[3]),
	.datab(!state[2]),
	.datac(!state[0]),
	.datad(!IR[7]),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~3 .extended_lut = "off";
defparam \Selector12~3 .lut_mask = 64'h828282822F202F20;
defparam \Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( PC[6] & ( \PC~1_combout  & ( (PC[5] & (!PC[3] & (!\PC[4]~DUPLICATE_q  & !PC[9]))) ) ) ) # ( PC[6] & ( !\PC~1_combout  & ( (!PC[5] & (PC[3] & (!\PC[4]~DUPLICATE_q  & !PC[9]))) ) ) ) # ( !PC[6] & ( !\PC~1_combout  & ( (!PC[9] & 
// ((!PC[5] & (PC[3] & !\PC[4]~DUPLICATE_q )) # (PC[5] & ((\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h2500200000004000;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N48
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( !PC[6] & ( \PC~1_combout  & ( (!PC[5] & (PC[9] & (!PC[3] $ (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h0000000000280000;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N0
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC[6] & ( \PC~1_combout  & ( (!PC[5] & (PC[3] & (\PC[4]~DUPLICATE_q  & PC[9]))) ) ) ) # ( !PC[6] & ( \PC~1_combout  & ( (PC[9] & ((!PC[5] & (!PC[3])) # (PC[5] & (PC[3] & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[6] & ( !\PC~1_combout  & 
// ( (PC[9] & ((!PC[5] & (!PC[3] & \PC[4]~DUPLICATE_q )) # (PC[5] & (PC[3] & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( !\PC~1_combout  & ( (!PC[3] & (!\PC[4]~DUPLICATE_q  & PC[9])) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h00C0001800980002;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( PC[6] & ( \PC~1_combout  & ( (!PC[9] & (!PC[3] $ (((!PC[5]) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !PC[6] & ( \PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & (!PC[9] & ((!PC[3]) # (PC[5])))) ) ) ) # ( PC[6] & ( !\PC~1_combout  & ( 
// (!\PC[4]~DUPLICATE_q  & (!PC[9] & (!PC[5] $ (!PC[3])))) ) ) ) # ( !PC[6] & ( !\PC~1_combout  & ( (\PC[4]~DUPLICATE_q  & (!PC[9] & (!PC[5] $ (!PC[3])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h06006000D0006300;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N36
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \imem~22_combout  & ( \imem~23_combout  & ( (!PC[7]) # ((!\PC[8]~DUPLICATE_q  & (\imem~25_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~24_combout )))) ) ) ) # ( !\imem~22_combout  & ( \imem~23_combout  & ( (!\PC[8]~DUPLICATE_q  & 
// (((!PC[7])) # (\imem~25_combout ))) # (\PC[8]~DUPLICATE_q  & (((\imem~24_combout  & PC[7])))) ) ) ) # ( \imem~22_combout  & ( !\imem~23_combout  & ( (!\PC[8]~DUPLICATE_q  & (\imem~25_combout  & ((PC[7])))) # (\PC[8]~DUPLICATE_q  & (((!PC[7]) # 
// (\imem~24_combout )))) ) ) ) # ( !\imem~22_combout  & ( !\imem~23_combout  & ( (PC[7] & ((!\PC[8]~DUPLICATE_q  & (\imem~25_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~24_combout ))))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\imem~25_combout ),
	.datac(!\imem~24_combout ),
	.datad(!PC[7]),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h00275527AA27FF27;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N21
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( \imem~3_combout  & ( !\imem~26_combout  ) ) # ( !\imem~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N30
cyclonev_lcell_comb \IR[11]~feeder (
// Equation(s):
// \IR[11]~feeder_combout  = ( \imem~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[11]~feeder .extended_lut = "off";
defparam \IR[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IR[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \IR[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11] .is_wysiwyg = "true";
defparam \IR[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N24
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( IR[7] & ( IR[11] & ( (!IR[3] & (state[3] & (!state[0] $ (!state[2])))) ) ) ) # ( !IR[7] & ( IR[11] & ( (!state[3] & (((state[0] & state[2])))) # (state[3] & ((!IR[3] & ((!state[0]) # (!state[2]))) # (IR[3] & (!state[0] & 
// !state[2])))) ) ) ) # ( IR[7] & ( !IR[11] & ( (!state[3] & (((!state[0] & state[2])))) # (state[3] & (!IR[3] & (!state[0] $ (!state[2])))) ) ) ) # ( !IR[7] & ( !IR[11] & ( (!state[3] & (((state[2])))) # (state[3] & ((!IR[3] & ((!state[0]) # (!state[2]))) 
// # (IR[3] & (!state[0] & !state[2])))) ) ) )

	.dataa(!IR[3]),
	.datab(!state[3]),
	.datac(!state[0]),
	.datad(!state[2]),
	.datae(!IR[7]),
	.dataf(!IR[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h32EC02E0322C0220;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N45
cyclonev_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = ( \Selector12~3_combout  & ( \Selector12~0_combout  & ( (!state[4] & (((!state[1])) # (\Selector12~2_combout ))) # (state[4] & (((\Selector12~1_combout ) # (state[1])))) ) ) ) # ( !\Selector12~3_combout  & ( \Selector12~0_combout  
// & ( (!state[4] & (((!state[1])) # (\Selector12~2_combout ))) # (state[4] & (((!state[1] & \Selector12~1_combout )))) ) ) ) # ( \Selector12~3_combout  & ( !\Selector12~0_combout  & ( (!state[4] & (\Selector12~2_combout  & (state[1]))) # (state[4] & 
// (((\Selector12~1_combout ) # (state[1])))) ) ) ) # ( !\Selector12~3_combout  & ( !\Selector12~0_combout  & ( (!state[4] & (\Selector12~2_combout  & (state[1]))) # (state[4] & (((!state[1] & \Selector12~1_combout )))) ) ) )

	.dataa(!state[4]),
	.datab(!\Selector12~2_combout ),
	.datac(!state[1]),
	.datad(!\Selector12~1_combout ),
	.datae(!\Selector12~3_combout ),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~4 .extended_lut = "off";
defparam \Selector12~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N18
cyclonev_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = ( IR[3] & ( \Selector12~4_combout  & ( !state[5] ) ) ) # ( !IR[3] & ( \Selector12~4_combout  ) ) # ( !IR[3] & ( !\Selector12~4_combout  & ( state[5] ) ) )

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!IR[3]),
	.dataf(!\Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~5 .extended_lut = "off";
defparam \Selector12~5 .lut_mask = 64'h33330000FFFFCCCC;
defparam \Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N30
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!PC[6] & (!PC[3] & (!PC[5] & !PC[7]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!PC[6] & (PC[3] & (!PC[5] $ (!PC[7])))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0220800000000000;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N0
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[9] & ( (PC[6] & (PC[5] & !PC[7])) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[9] & ( (!PC[6] & (!PC[3] & (!PC[5] & PC[7]))) # (PC[6] & (PC[3] & (PC[5] & !PC[7]))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0000000001800500;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N54
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \PC[4]~DUPLICATE_q  & ( !PC[9] & ( (PC[6] & (!PC[3] & PC[7])) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!PC[6] & ((!PC[5] & (PC[3] & PC[7])) # (PC[5] & ((!PC[7]))))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h0A20004400000000;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N12
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[9] & ( (!PC[6] & (!PC[5] & PC[7])) # (PC[6] & (PC[5] & !PC[7])) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[9] & ( (!PC[6] & ((!PC[5] & ((PC[7]))) # (PC[5] & (PC[3] & !PC[7])))) # (PC[6] & (((!PC[7])))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0000000057A005A0;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N36
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \imem~5_combout  & ( \imem~4_combout  & ( (!\PC~1_combout ) # ((!\PC[8]~DUPLICATE_q  & (\imem~7_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~6_combout )))) ) ) ) # ( !\imem~5_combout  & ( \imem~4_combout  & ( (!\PC~1_combout  & 
// (((\PC[8]~DUPLICATE_q )))) # (\PC~1_combout  & ((!\PC[8]~DUPLICATE_q  & (\imem~7_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~6_combout ))))) ) ) ) # ( \imem~5_combout  & ( !\imem~4_combout  & ( (!\PC~1_combout  & (((!\PC[8]~DUPLICATE_q )))) # 
// (\PC~1_combout  & ((!\PC[8]~DUPLICATE_q  & (\imem~7_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~6_combout ))))) ) ) ) # ( !\imem~5_combout  & ( !\imem~4_combout  & ( (\PC~1_combout  & ((!\PC[8]~DUPLICATE_q  & (\imem~7_combout )) # (\PC[8]~DUPLICATE_q  & 
// ((\imem~6_combout ))))) ) ) )

	.dataa(!\imem~7_combout ),
	.datab(!\PC~1_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N9
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \imem~8_combout  & ( \imem~3_combout  ) )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0000000033333333;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \IR[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[6] .is_wysiwyg = "true";
defparam \IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N51
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( state[0] & ( (!state[2] & (!state[3] & IR[6])) ) ) # ( !state[0] & ( (!state[2] & (state[3] & IR[6])) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!state[3]),
	.datad(!IR[6]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h000A000A00A000A0;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N39
cyclonev_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = ( state[0] & ( (!state[3] & (((!IR[2] & state[2])))) # (state[3] & (IR[6])) ) ) # ( !state[0] & ( (!IR[2] & (!state[3] $ (state[2]))) ) )

	.dataa(!IR[6]),
	.datab(!IR[2]),
	.datac(!state[3]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~3 .extended_lut = "off";
defparam \Selector13~3 .lut_mask = 64'hC00CC00C05C505C5;
defparam \Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N8
dffeas \IR[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N0
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( state[2] & ( IR[2] & ( (!state[3] & ((!state[0] & (!\IR[10]~DUPLICATE_q )) # (state[0] & ((IR[6]))))) ) ) ) # ( !state[2] & ( IR[2] & ( (state[3] & (!state[0] & IR[6])) ) ) ) # ( state[2] & ( !IR[2] & ( (!state[3] & ((!state[0] 
// & (!\IR[10]~DUPLICATE_q )) # (state[0] & ((IR[6]))))) # (state[3] & (((!state[0])))) ) ) ) # ( !state[2] & ( !IR[2] & ( (state[3] & ((IR[6]) # (state[0]))) ) ) )

	.dataa(!state[3]),
	.datab(!\IR[10]~DUPLICATE_q ),
	.datac(!state[0]),
	.datad(!IR[6]),
	.datae(!state[2]),
	.dataf(!IR[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0555D0DA0050808A;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N18
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( state[0] & ( (!state[3] & (((!IR[2])))) # (state[3] & ((!state[2] & (IR[6])) # (state[2] & ((!IR[2]))))) ) ) # ( !state[0] & ( (IR[6] & (!state[3] $ (state[2]))) ) )

	.dataa(!IR[6]),
	.datab(!IR[2]),
	.datac(!state[3]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h50055005C5CCC5CC;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N6
cyclonev_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = ( \Selector13~0_combout  & ( \Selector13~2_combout  & ( (!state[4]) # ((!state[1] & (\Selector13~1_combout )) # (state[1] & ((\Selector13~3_combout )))) ) ) ) # ( !\Selector13~0_combout  & ( \Selector13~2_combout  & ( (!state[4] & 
// (((state[1])))) # (state[4] & ((!state[1] & (\Selector13~1_combout )) # (state[1] & ((\Selector13~3_combout ))))) ) ) ) # ( \Selector13~0_combout  & ( !\Selector13~2_combout  & ( (!state[4] & (((!state[1])))) # (state[4] & ((!state[1] & 
// (\Selector13~1_combout )) # (state[1] & ((\Selector13~3_combout ))))) ) ) ) # ( !\Selector13~0_combout  & ( !\Selector13~2_combout  & ( (state[4] & ((!state[1] & (\Selector13~1_combout )) # (state[1] & ((\Selector13~3_combout ))))) ) ) )

	.dataa(!\Selector13~1_combout ),
	.datab(!\Selector13~3_combout ),
	.datac(!state[4]),
	.datad(!state[1]),
	.datae(!\Selector13~0_combout ),
	.dataf(!\Selector13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~4 .extended_lut = "off";
defparam \Selector13~4 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N9
cyclonev_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = ( \Selector13~4_combout  & ( (!state[5]) # (!IR[2]) ) ) # ( !\Selector13~4_combout  & ( (state[5] & !IR[2]) ) )

	.dataa(gnd),
	.datab(!state[5]),
	.datac(!IR[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5 .extended_lut = "off";
defparam \Selector13~5 .lut_mask = 64'h30303030FCFCFCFC;
defparam \Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N51
cyclonev_lcell_comb \regs~398feeder (
// Equation(s):
// \regs~398feeder_combout  = ( \memin[14]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~398feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~398feeder .extended_lut = "off";
defparam \regs~398feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~398feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N24
cyclonev_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( state[1] & ( (!state[5] & (((state[0] & state[2])))) # (state[5] & (!state[4] & (!state[0] & !state[2]))) ) ) # ( !state[1] & ( (!state[4] & (!state[5] & (!state[0] & state[2]))) ) )

	.dataa(!state[4]),
	.datab(!state[5]),
	.datac(!state[0]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'h00800080200C200C;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N24
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( \PC~1_combout  & ( PC[6] & ( (PC[9] & (\PC[8]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q ) # (PC[3])))) ) ) ) # ( !\PC~1_combout  & ( PC[6] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[3] & !\PC[4]~DUPLICATE_q ))) # (PC[9] & 
// (\PC[8]~DUPLICATE_q  & ((!PC[3]) # (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC~1_combout  & ( !PC[6] & ( (!\PC[4]~DUPLICATE_q  & (PC[3] & (!PC[9] $ (\PC[8]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (PC[9] & (\PC[8]~DUPLICATE_q ))) ) ) ) # ( !\PC~1_combout  & 
// ( !PC[6] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[3] & \PC[4]~DUPLICATE_q ))) # (PC[9] & (\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[3])))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC~1_combout ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h1181091191100111;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N54
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC[3] & ( PC[6] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & ((!\PC~1_combout ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( PC[6] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & !\PC~1_combout )) ) ) ) # ( PC[3] & ( !PC[6] & ( (!PC[9] & 
// (!\PC[8]~DUPLICATE_q  & (!\PC~1_combout ))) # (PC[9] & (\PC[8]~DUPLICATE_q  & ((!\PC~1_combout ) # (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !PC[6] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!\PC~1_combout  $ (!\PC[4]~DUPLICATE_q )))) # (PC[9] & 
// (\PC[8]~DUPLICATE_q  & (!\PC~1_combout  $ (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC~1_combout ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h1881919080808088;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N30
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( PC[6] & ( (\imem~12_combout  & ((!PC[3]) # (\PC~1_combout ))) ) ) # ( !PC[6] & ( (\imem~12_combout  & (\PC[4]~DUPLICATE_q  & ((!\PC~1_combout ) # (!PC[3])))) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\PC~1_combout ),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h0054005451515151;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N12
cyclonev_lcell_comb \imem~135 (
// Equation(s):
// \imem~135_combout  = ( PC[3] & ( PC[6] & ( (!\PC~1_combout  & (!\PC[4]~DUPLICATE_q  & (!PC[9] $ (\PC[8]~DUPLICATE_q )))) # (\PC~1_combout  & (!PC[9] $ ((\PC[8]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( PC[6] & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & 
// (!\PC~1_combout  $ (\PC[4]~DUPLICATE_q )))) # (PC[9] & (\PC[8]~DUPLICATE_q  & (!\PC~1_combout ))) ) ) ) # ( PC[3] & ( !PC[6] & ( (PC[9] & (\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC~1_combout )))) ) ) ) # ( !PC[3] & ( !PC[6] & ( (!PC[9] & 
// (!\PC[8]~DUPLICATE_q  & (!\PC~1_combout  $ (!\PC[4]~DUPLICATE_q )))) # (PC[9] & (\PC[8]~DUPLICATE_q  & (!\PC~1_combout ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC~1_combout ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~135 .extended_lut = "off";
defparam \imem~135 .lut_mask = 64'h1890110190189909;
defparam \imem~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y27_N42
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( PC[5] & ( \imem~135_combout  & ( (!PC[7] & (\imem~48_combout )) # (PC[7] & ((\imem~49_combout ))) ) ) ) # ( !PC[5] & ( \imem~135_combout  & ( (!PC[7]) # (\imem~47_combout ) ) ) ) # ( PC[5] & ( !\imem~135_combout  & ( (!PC[7] & 
// (\imem~48_combout )) # (PC[7] & ((\imem~49_combout ))) ) ) ) # ( !PC[5] & ( !\imem~135_combout  & ( (\imem~47_combout  & PC[7]) ) ) )

	.dataa(!\imem~48_combout ),
	.datab(!\imem~47_combout ),
	.datac(!PC[7]),
	.datad(!\imem~49_combout ),
	.datae(!PC[5]),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h0303505FF3F3505F;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N36
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \imem~50_combout  & ( \imem~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N23
dffeas \IR[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1] .is_wysiwyg = "true";
defparam \IR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N6
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( PC[5] & ( !PC[9] & ( (!PC[3] & (PC[7] & (PC[6] & !\PC~1_combout ))) ) ) ) # ( !PC[5] & ( !PC[9] & ( (!PC[7] & ((!PC[3] & (!PC[6] & \PC~1_combout )) # (PC[3] & (PC[6] & !\PC~1_combout )))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!\PC~1_combout ),
	.datae(!PC[5]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h0480020000000000;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N48
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( PC[5] & ( PC[9] & ( (!PC[7] & ((!PC[6] & (PC[3])) # (PC[6] & ((!\PC~1_combout ))))) ) ) ) # ( !PC[5] & ( PC[9] & ( (PC[3] & (PC[7] & (!PC[6] & !\PC~1_combout ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!\PC~1_combout ),
	.datae(!PC[5]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h0000000010004C40;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N18
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \PC~1_combout  & ( PC[3] & ( (!PC[9] & (PC[7] & (!PC[6] & !PC[5]))) ) ) ) # ( !\PC~1_combout  & ( PC[3] & ( (!PC[9] & (PC[7] & !PC[6])) ) ) ) # ( \PC~1_combout  & ( !PC[3] & ( (!PC[9] & ((!PC[5] & ((PC[6]))) # (PC[5] & (PC[7])))) ) ) 
// ) # ( !\PC~1_combout  & ( !PC[3] & ( (!PC[9] & (PC[7] & (!PC[6] & PC[5]))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!\PC~1_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h00200A2220202000;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N18
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( PC[5] & ( PC[9] & ( (!PC[7] & ((!PC[3] & ((!PC[6]) # (!\PC~1_combout ))) # (PC[3] & (!PC[6] & !\PC~1_combout )))) ) ) ) # ( !PC[5] & ( PC[9] & ( (!PC[7] & ((!PC[3] & (PC[6] & \PC~1_combout )) # (PC[3] & ((\PC~1_combout ) # 
// (PC[6]))))) # (PC[7] & (((!PC[6] & !\PC~1_combout )))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!\PC~1_combout ),
	.datae(!PC[5]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h00000000344CC880;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y26_N24
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( \imem~57_combout  & ( \imem~56_combout  & ( (!\PC[4]~DUPLICATE_q ) # ((!\PC[8]~DUPLICATE_q  & (\imem~59_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~58_combout )))) ) ) ) # ( !\imem~57_combout  & ( \imem~56_combout  & ( 
// (!\PC[4]~DUPLICATE_q  & (((\PC[8]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q  & (\imem~59_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~58_combout ))))) ) ) ) # ( \imem~57_combout  & ( !\imem~56_combout  & ( (!\PC[4]~DUPLICATE_q  & 
// (((!\PC[8]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q  & (\imem~59_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~58_combout ))))) ) ) ) # ( !\imem~57_combout  & ( !\imem~56_combout  & ( (\PC[4]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q  & 
// (\imem~59_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~58_combout ))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\imem~59_combout ),
	.datac(!\imem~58_combout ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\imem~57_combout ),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N9
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \imem~60_combout  & ( !\imem~3_combout  ) ) # ( !\imem~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N11
dffeas \IR[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[5] .is_wysiwyg = "true";
defparam \IR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N3
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( !state[2] & ( (!IR[5] & (!state[3] $ (!state[0]))) ) )

	.dataa(gnd),
	.datab(!IR[5]),
	.datac(!state[3]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h0CC00CC000000000;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N36
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( state[0] & ( state[2] & ( (!state[3] & !IR[5]) ) ) ) # ( !state[0] & ( state[2] & ( (!state[3] & ((!IR[9]))) # (state[3] & (IR[1])) ) ) ) # ( state[0] & ( !state[2] & ( (IR[1] & state[3]) ) ) ) # ( !state[0] & ( !state[2] & ( 
// (state[3] & !IR[5]) ) ) )

	.dataa(!IR[1]),
	.datab(!IR[9]),
	.datac(!state[3]),
	.datad(!IR[5]),
	.datae(!state[0]),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0F000505C5C5F000;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N27
cyclonev_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = ( state[2] & ( (!state[3] & (IR[1] & ((state[0])))) # (state[3] & ((!state[0] & (IR[1])) # (state[0] & ((!IR[5]))))) ) ) # ( !state[2] & ( (!state[3] & (IR[1] & ((!state[0])))) # (state[3] & (((!IR[5] & state[0])))) ) )

	.dataa(!IR[1]),
	.datab(!IR[5]),
	.datac(!state[3]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~3 .extended_lut = "off";
defparam \Selector14~3 .lut_mask = 64'h500C500C055C055C;
defparam \Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N42
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( state[2] & ( (!state[0] & (((!IR[5] & state[3])))) # (state[0] & (IR[1])) ) ) # ( !state[2] & ( (!state[3] & ((!state[0] & ((!IR[5]))) # (state[0] & (IR[1])))) # (state[3] & (((!IR[5] & state[0])))) ) )

	.dataa(!IR[1]),
	.datab(!IR[5]),
	.datac(!state[3]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'hC05CC05C0C550C55;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N48
cyclonev_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = ( \Selector14~3_combout  & ( \Selector14~2_combout  & ( ((!state[4] & ((\Selector14~0_combout ))) # (state[4] & (\Selector14~1_combout ))) # (state[1]) ) ) ) # ( !\Selector14~3_combout  & ( \Selector14~2_combout  & ( (!state[1] & 
// ((!state[4] & ((\Selector14~0_combout ))) # (state[4] & (\Selector14~1_combout )))) # (state[1] & (((!state[4])))) ) ) ) # ( \Selector14~3_combout  & ( !\Selector14~2_combout  & ( (!state[1] & ((!state[4] & ((\Selector14~0_combout ))) # (state[4] & 
// (\Selector14~1_combout )))) # (state[1] & (((state[4])))) ) ) ) # ( !\Selector14~3_combout  & ( !\Selector14~2_combout  & ( (!state[1] & ((!state[4] & ((\Selector14~0_combout ))) # (state[4] & (\Selector14~1_combout )))) ) ) )

	.dataa(!\Selector14~1_combout ),
	.datab(!state[1]),
	.datac(!\Selector14~0_combout ),
	.datad(!state[4]),
	.datae(!\Selector14~3_combout ),
	.dataf(!\Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~4 .extended_lut = "off";
defparam \Selector14~4 .lut_mask = 64'h0C440C773F443F77;
defparam \Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N42
cyclonev_lcell_comb \regs~635 (
// Equation(s):
// \regs~635_combout  = ( \Selector12~4_combout  & ( (!state[5] & (((!\Selector14~4_combout )))) # (state[5] & (!IR[3] & (!IR[1]))) ) ) # ( !\Selector12~4_combout  & ( (state[5] & (!IR[3] & !IR[1])) ) )

	.dataa(!state[5]),
	.datab(!IR[3]),
	.datac(!IR[1]),
	.datad(!\Selector14~4_combout ),
	.datae(gnd),
	.dataf(!\Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~635 .extended_lut = "off";
defparam \regs~635 .lut_mask = 64'h40404040EA40EA40;
defparam \regs~635 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \regs~637 (
// Equation(s):
// \regs~637_combout  = ( \always2~0_combout  & ( \regs~635_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector15~5_combout  & (\Selector13~5_combout  & !state[3]))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector15~5_combout ),
	.datac(!\Selector13~5_combout ),
	.datad(!state[3]),
	.datae(!\always2~0_combout ),
	.dataf(!\regs~635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~637 .extended_lut = "off";
defparam \regs~637 .lut_mask = 64'h0000000000000400;
defparam \regs~637 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N53
dffeas \regs~398 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~398 .is_wysiwyg = "true";
defparam \regs~398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N51
cyclonev_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = ( \Selector14~4_combout  & ( (!state[5]) # (IR[1]) ) ) # ( !\Selector14~4_combout  & ( (IR[1] & state[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[1]),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!\Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~5 .extended_lut = "off";
defparam \Selector14~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y23_N4
dffeas \IR[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N54
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( PC[3] & ( \PC~1_combout  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q ) # ((!PC[6] & PC[5])))) ) ) ) # ( !PC[3] & ( \PC~1_combout  & ( (!PC[6] & ((!\PC[4]~DUPLICATE_q  & ((!PC[5]))) # (\PC[4]~DUPLICATE_q  & (!PC[7] & PC[5])))) # (PC[6] & 
// (((!PC[7])))) ) ) ) # ( PC[3] & ( !\PC~1_combout  & ( (!PC[6] & (!PC[7] $ (((\PC[4]~DUPLICATE_q  & !PC[5]))))) # (PC[6] & (!PC[7] & (!\PC[4]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !PC[3] & ( !\PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & (!PC[7] & ((PC[5]) # 
// (PC[6])))) # (\PC[4]~DUPLICATE_q  & (!PC[6] & (!PC[7] $ (!PC[5])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h18C894C8AC4C88C8;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N27
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = (!PC[6] & (PC[5] & ((!\PC~1_combout ) # (PC[3]))))

	.dataa(!PC[6]),
	.datab(!PC[5]),
	.datac(!\PC~1_combout ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h2022202220222022;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N24
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \PC~1_combout  & ( (!PC[5] & ((PC[3]))) # (PC[5] & (PC[6])) ) ) # ( !\PC~1_combout  & ( (PC[3] & (!PC[5] $ (PC[6]))) ) )

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h00C300C303CF03CF;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N30
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \PC~1_combout  & ( (PC[5] & (PC[6] & PC[3])) ) ) # ( !\PC~1_combout  & ( (PC[6] & !PC[3]) ) )

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h0F000F0000030003;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N6
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[7] & ( (!PC[9] & !\imem~39_combout ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[7] & ( (!PC[9] & !\imem~41_combout ) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[7] & ( !PC[9] ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[7] 
// & ( (!\imem~40_combout  & !PC[9]) ) ) )

	.dataa(!\imem~40_combout ),
	.datab(!PC[9]),
	.datac(!\imem~41_combout ),
	.datad(!\imem~39_combout ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h8888CCCCC0C0CC00;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N33
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( !\imem~42_combout  & ( (\imem~36_combout  & ((!PC[9]) # (\imem~38_combout ))) ) )

	.dataa(!\imem~36_combout ),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~38_combout ),
	.datae(gnd),
	.dataf(!\imem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h5055505500000000;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y23_N35
dffeas \IR[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[4] .is_wysiwyg = "true";
defparam \IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N15
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( state[2] & ( (!state[0] & (IR[4] & ((state[3])))) # (state[0] & (((!IR[0])))) ) ) # ( !state[2] & ( (!state[3] & ((!state[0] & (IR[4])) # (state[0] & ((!IR[0]))))) # (state[3] & (IR[4] & ((state[0])))) ) )

	.dataa(!IR[4]),
	.datab(!IR[0]),
	.datac(!state[3]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h50C550C505CC05CC;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = ( state[2] & ( (!state[3] & (((!\IR[0]~DUPLICATE_q  & state[0])))) # (state[3] & ((!state[0] & ((!\IR[0]~DUPLICATE_q ))) # (state[0] & (IR[4])))) ) ) # ( !state[2] & ( (!state[3] & (((!\IR[0]~DUPLICATE_q  & !state[0])))) # 
// (state[3] & (IR[4] & ((state[0])))) ) )

	.dataa(!IR[4]),
	.datab(!state[3]),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~3 .extended_lut = "off";
defparam \Selector15~3 .lut_mask = 64'hC011C01130D130D1;
defparam \Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N21
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( !state[2] & ( (IR[4] & (!state[3] $ (!state[0]))) ) )

	.dataa(!IR[4]),
	.datab(!state[3]),
	.datac(gnd),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h1144114400000000;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y27_N58
dffeas \IR[8]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[8]~_Duplicate_22 ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8]~_Duplicate .is_wysiwyg = "true";
defparam \IR[8]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( state[0] & ( \IR[8]~_Duplicate_22  & ( (!state[3] & (IR[4] & ((state[2])))) # (state[3] & (((!\IR[0]~DUPLICATE_q  & !state[2])))) ) ) ) # ( !state[0] & ( \IR[8]~_Duplicate_22  & ( (!state[3] & (((state[2])))) # (state[3] & 
// ((!state[2] & (IR[4])) # (state[2] & ((!\IR[0]~DUPLICATE_q ))))) ) ) ) # ( state[0] & ( !\IR[8]~_Duplicate_22  & ( (!state[3] & (IR[4] & ((state[2])))) # (state[3] & (((!\IR[0]~DUPLICATE_q  & !state[2])))) ) ) ) # ( !state[0] & ( !\IR[8]~_Duplicate_22  & 
// ( (state[3] & ((!state[2] & (IR[4])) # (state[2] & ((!\IR[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!IR[4]),
	.datab(!state[3]),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!state[2]),
	.datae(!state[0]),
	.dataf(!\IR[8]~_Duplicate_22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h1130304411FC3044;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N51
cyclonev_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = ( \Selector15~1_combout  & ( \Selector15~0_combout  & ( (!state[1]) # ((!state[4] & (\Selector15~2_combout )) # (state[4] & ((\Selector15~3_combout )))) ) ) ) # ( !\Selector15~1_combout  & ( \Selector15~0_combout  & ( (!state[1] & 
// (!state[4])) # (state[1] & ((!state[4] & (\Selector15~2_combout )) # (state[4] & ((\Selector15~3_combout ))))) ) ) ) # ( \Selector15~1_combout  & ( !\Selector15~0_combout  & ( (!state[1] & (state[4])) # (state[1] & ((!state[4] & (\Selector15~2_combout )) 
// # (state[4] & ((\Selector15~3_combout ))))) ) ) ) # ( !\Selector15~1_combout  & ( !\Selector15~0_combout  & ( (state[1] & ((!state[4] & (\Selector15~2_combout )) # (state[4] & ((\Selector15~3_combout ))))) ) ) )

	.dataa(!state[1]),
	.datab(!state[4]),
	.datac(!\Selector15~2_combout ),
	.datad(!\Selector15~3_combout ),
	.datae(!\Selector15~1_combout ),
	.dataf(!\Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~4 .extended_lut = "off";
defparam \Selector15~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N30
cyclonev_lcell_comb \regs~681 (
// Equation(s):
// \regs~681_combout  = ( \Selector15~4_combout  & ( \Selector12~4_combout  & ( (!state[5]) # ((!\IR[0]~DUPLICATE_q  & !IR[3])) ) ) ) # ( !\Selector15~4_combout  & ( \Selector12~4_combout  & ( (!\IR[0]~DUPLICATE_q  & (state[5] & !IR[3])) ) ) ) # ( 
// \Selector15~4_combout  & ( !\Selector12~4_combout  & ( (!\IR[0]~DUPLICATE_q  & (state[5] & !IR[3])) ) ) ) # ( !\Selector15~4_combout  & ( !\Selector12~4_combout  & ( (!\IR[0]~DUPLICATE_q  & (state[5] & !IR[3])) ) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!state[5]),
	.datac(!IR[3]),
	.datad(gnd),
	.datae(!\Selector15~4_combout ),
	.dataf(!\Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~681 .extended_lut = "off";
defparam \regs~681 .lut_mask = 64'h202020202020ECEC;
defparam \regs~681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N39
cyclonev_lcell_comb \regs~693 (
// Equation(s):
// \regs~693_combout  = ( \Selector13~5_combout  & ( \regs~681_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\always2~0_combout  & (\Selector14~5_combout  & !state[3]))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\always2~0_combout ),
	.datac(!\Selector14~5_combout ),
	.datad(!state[3]),
	.datae(!\Selector13~5_combout ),
	.dataf(!\regs~681_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~693 .extended_lut = "off";
defparam \regs~693 .lut_mask = 64'h0000000000000100;
defparam \regs~693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N59
dffeas \regs~494 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~494 .is_wysiwyg = "true";
defparam \regs~494 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N39
cyclonev_lcell_comb \regs~462feeder (
// Equation(s):
// \regs~462feeder_combout  = ( \memin[14]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~462feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~462feeder .extended_lut = "off";
defparam \regs~462feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~462feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N12
cyclonev_lcell_comb \regs~687 (
// Equation(s):
// \regs~687_combout  = ( \Selector14~4_combout  & ( \Selector12~4_combout  & ( (!state[5]) # ((!IR[3] & IR[1])) ) ) ) # ( !\Selector14~4_combout  & ( \Selector12~4_combout  & ( (state[5] & (!IR[3] & IR[1])) ) ) ) # ( \Selector14~4_combout  & ( 
// !\Selector12~4_combout  & ( (state[5] & (!IR[3] & IR[1])) ) ) ) # ( !\Selector14~4_combout  & ( !\Selector12~4_combout  & ( (state[5] & (!IR[3] & IR[1])) ) ) )

	.dataa(!state[5]),
	.datab(!IR[3]),
	.datac(!IR[1]),
	.datad(gnd),
	.datae(!\Selector14~4_combout ),
	.dataf(!\Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~687 .extended_lut = "off";
defparam \regs~687 .lut_mask = 64'h040404040404AEAE;
defparam \regs~687 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N3
cyclonev_lcell_comb \regs~689 (
// Equation(s):
// \regs~689_combout  = ( \always2~0_combout  & ( \regs~687_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector15~5_combout  & (!state[3] & \Selector13~5_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector15~5_combout ),
	.datac(!state[3]),
	.datad(!\Selector13~5_combout ),
	.datae(!\always2~0_combout ),
	.dataf(!\regs~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~689 .extended_lut = "off";
defparam \regs~689 .lut_mask = 64'h0000000000000040;
defparam \regs~689 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N40
dffeas \regs~462 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~462 .is_wysiwyg = "true";
defparam \regs~462 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \regs~683 (
// Equation(s):
// \regs~683_combout  = ( \always2~0_combout  & ( \regs~681_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\Selector14~5_combout  & (\Selector13~5_combout  & !state[3]))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector14~5_combout ),
	.datac(!\Selector13~5_combout ),
	.datad(!state[3]),
	.datae(!\always2~0_combout ),
	.dataf(!\regs~681_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~683 .extended_lut = "off";
defparam \regs~683 .lut_mask = 64'h0000000000000400;
defparam \regs~683 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N14
dffeas \regs~430 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~430 .is_wysiwyg = "true";
defparam \regs~430 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \regs~580 (
// Equation(s):
// \regs~580_combout  = ( \regs~430_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~462_q ))) # (\Selector15~5_combout  & (\regs~494_q )) ) ) ) # ( !\regs~430_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~462_q ))) 
// # (\Selector15~5_combout  & (\regs~494_q )) ) ) ) # ( \regs~430_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~398_q ) ) ) ) # ( !\regs~430_q  & ( !\Selector14~5_combout  & ( (\regs~398_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~398_q ),
	.datab(!\regs~494_q ),
	.datac(!\regs~462_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~430_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~580 .extended_lut = "off";
defparam \regs~580 .lut_mask = 64'h550055FF0F330F33;
defparam \regs~580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \regs~366feeder (
// Equation(s):
// \regs~366feeder_combout  = ( \memin[14]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~366feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~366feeder .extended_lut = "off";
defparam \regs~366feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~366feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N21
cyclonev_lcell_comb \regs~692 (
// Equation(s):
// \regs~692_combout  = ( \Selector14~5_combout  & ( \regs~681_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\always2~0_combout  & (!state[3] & !\Selector13~5_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\always2~0_combout ),
	.datac(!state[3]),
	.datad(!\Selector13~5_combout ),
	.datae(!\Selector14~5_combout ),
	.dataf(!\regs~681_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~692 .extended_lut = "off";
defparam \regs~692 .lut_mask = 64'h0000000000001000;
defparam \regs~692 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N26
dffeas \regs~366 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~366 .is_wysiwyg = "true";
defparam \regs~366 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \regs~270feeder (
// Equation(s):
// \regs~270feeder_combout  = ( \memin[14]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~270feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~270feeder .extended_lut = "off";
defparam \regs~270feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~270feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N57
cyclonev_lcell_comb \regs~636 (
// Equation(s):
// \regs~636_combout  = ( !\Selector15~5_combout  & ( \regs~635_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\always2~0_combout  & (!state[3] & !\Selector13~5_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\always2~0_combout ),
	.datac(!state[3]),
	.datad(!\Selector13~5_combout ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\regs~635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~636 .extended_lut = "off";
defparam \regs~636 .lut_mask = 64'h0000000010000000;
defparam \regs~636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N50
dffeas \regs~270 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~270 .is_wysiwyg = "true";
defparam \regs~270 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \regs~688 (
// Equation(s):
// \regs~688_combout  = ( !\Selector15~5_combout  & ( \regs~687_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!state[3] & (!\Selector13~5_combout  & \always2~0_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!state[3]),
	.datac(!\Selector13~5_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\regs~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~688 .extended_lut = "off";
defparam \regs~688 .lut_mask = 64'h0000000000400000;
defparam \regs~688 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N22
dffeas \regs~334 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~334 .is_wysiwyg = "true";
defparam \regs~334 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \regs~682 (
// Equation(s):
// \regs~682_combout  = ( !\Selector14~5_combout  & ( \regs~681_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\always2~0_combout  & (!\Selector13~5_combout  & !state[3]))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\always2~0_combout ),
	.datac(!\Selector13~5_combout ),
	.datad(!state[3]),
	.datae(!\Selector14~5_combout ),
	.dataf(!\regs~681_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~682 .extended_lut = "off";
defparam \regs~682 .lut_mask = 64'h0000000010000000;
defparam \regs~682 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N38
dffeas \regs~302 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~302 .is_wysiwyg = "true";
defparam \regs~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N9
cyclonev_lcell_comb \regs~579 (
// Equation(s):
// \regs~579_combout  = ( \regs~302_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~334_q ))) # (\Selector15~5_combout  & (\regs~366_q )) ) ) ) # ( !\regs~302_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~334_q ))) 
// # (\Selector15~5_combout  & (\regs~366_q )) ) ) ) # ( \regs~302_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~270_q ) ) ) ) # ( !\regs~302_q  & ( !\Selector14~5_combout  & ( (\regs~270_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~366_q ),
	.datab(!\regs~270_q ),
	.datac(!\regs~334_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~302_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~579 .extended_lut = "off";
defparam \regs~579 .lut_mask = 64'h330033FF0F550F55;
defparam \regs~579 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N6
cyclonev_lcell_comb \regs~678 (
// Equation(s):
// \regs~678_combout  = ( \Selector12~4_combout  & ( (!\IR[0]~DUPLICATE_q  & (state[5] & IR[3])) ) ) # ( !\Selector12~4_combout  & ( (!state[5] & (((\Selector15~4_combout )))) # (state[5] & (!\IR[0]~DUPLICATE_q  & ((IR[3])))) ) )

	.dataa(!\IR[0]~DUPLICATE_q ),
	.datab(!state[5]),
	.datac(!\Selector15~4_combout ),
	.datad(!IR[3]),
	.datae(gnd),
	.dataf(!\Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~678 .extended_lut = "off";
defparam \regs~678 .lut_mask = 64'h0C2E0C2E00220022;
defparam \regs~678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \regs~690 (
// Equation(s):
// \regs~690_combout  = ( \Selector14~5_combout  & ( \regs~678_combout  & ( (!\Selector13~5_combout  & (!state[3] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \always2~0_combout ))) ) ) )

	.dataa(!\Selector13~5_combout ),
	.datab(!state[3]),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\always2~0_combout ),
	.datae(!\Selector14~5_combout ),
	.dataf(!\regs~678_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~690 .extended_lut = "off";
defparam \regs~690 .lut_mask = 64'h0000000000000008;
defparam \regs~690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \regs~110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~110 .is_wysiwyg = "true";
defparam \regs~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \regs~78feeder (
// Equation(s):
// \regs~78feeder_combout  = ( \memin[14]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~78feeder .extended_lut = "off";
defparam \regs~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N54
cyclonev_lcell_comb \regs~684 (
// Equation(s):
// \regs~684_combout  = ( \Selector14~4_combout  & ( (!state[5] & (!\Selector12~4_combout )) # (state[5] & (((IR[1] & IR[3])))) ) ) # ( !\Selector14~4_combout  & ( (state[5] & (IR[1] & IR[3])) ) )

	.dataa(!state[5]),
	.datab(!\Selector12~4_combout ),
	.datac(!IR[1]),
	.datad(!IR[3]),
	.datae(!\Selector14~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~684 .extended_lut = "off";
defparam \regs~684 .lut_mask = 64'h0005888D0005888D;
defparam \regs~684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N36
cyclonev_lcell_comb \regs~685 (
// Equation(s):
// \regs~685_combout  = ( \regs~684_combout  & ( !\Selector13~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!state[3] & (\always2~0_combout  & !\Selector15~5_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!state[3]),
	.datac(!\always2~0_combout ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~684_combout ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~685 .extended_lut = "off";
defparam \regs~685 .lut_mask = 64'h0000040000000000;
defparam \regs~685 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N7
dffeas \regs~78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~78 .is_wysiwyg = "true";
defparam \regs~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \regs~46feeder (
// Equation(s):
// \regs~46feeder_combout  = ( \memin[14]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~46feeder .extended_lut = "off";
defparam \regs~46feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N33
cyclonev_lcell_comb \regs~679 (
// Equation(s):
// \regs~679_combout  = ( !\Selector14~5_combout  & ( \regs~678_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!state[3] & (\always2~0_combout  & !\Selector13~5_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!state[3]),
	.datac(!\always2~0_combout ),
	.datad(!\Selector13~5_combout ),
	.datae(!\Selector14~5_combout ),
	.dataf(!\regs~678_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~679 .extended_lut = "off";
defparam \regs~679 .lut_mask = 64'h0000000004000000;
defparam \regs~679 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N38
dffeas \regs~46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~46 .is_wysiwyg = "true";
defparam \regs~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N48
cyclonev_lcell_comb \regs~632 (
// Equation(s):
// \regs~632_combout  = ( \Selector12~4_combout  & ( (!IR[1] & (IR[3] & state[5])) ) ) # ( !\Selector12~4_combout  & ( (!state[5] & (!\Selector14~4_combout )) # (state[5] & (((!IR[1] & IR[3])))) ) )

	.dataa(!\Selector14~4_combout ),
	.datab(!IR[1]),
	.datac(!IR[3]),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!\Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~632 .extended_lut = "off";
defparam \regs~632 .lut_mask = 64'hAA0CAA0C000C000C;
defparam \regs~632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \regs~633 (
// Equation(s):
// \regs~633_combout  = ( !\Selector13~5_combout  & ( !\Selector15~5_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!state[3] & (\regs~632_combout  & \always2~0_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!state[3]),
	.datac(!\regs~632_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector13~5_combout ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~633 .extended_lut = "off";
defparam \regs~633 .lut_mask = 64'h0004000000000000;
defparam \regs~633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \regs~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~14 .is_wysiwyg = "true";
defparam \regs~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \regs~577 (
// Equation(s):
// \regs~577_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~110_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~78_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~46_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~14_q  ) ) )

	.dataa(!\regs~110_q ),
	.datab(!\regs~78_q ),
	.datac(!\regs~46_q ),
	.datad(!\regs~14_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~577 .extended_lut = "off";
defparam \regs~577 .lut_mask = 64'h00FF0F0F33335555;
defparam \regs~577 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N42
cyclonev_lcell_comb \Selector13~5_Duplicate (
// Equation(s):
// \Selector13~5_Duplicate_7  = ( \Selector13~4_combout  & ( (!IR[2]) # (!state[5]) ) ) # ( !\Selector13~4_combout  & ( (!IR[2] & state[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[2]),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5_Duplicate .extended_lut = "off";
defparam \Selector13~5_Duplicate .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \Selector13~5_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N54
cyclonev_lcell_comb \regs~686 (
// Equation(s):
// \regs~686_combout  = ( \regs~684_combout  & ( !state[3] & ( (\always2~0_combout  & (\Selector13~5_Duplicate_7  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\Selector15~5_combout ))) ) ) )

	.dataa(!\always2~0_combout ),
	.datab(!\Selector13~5_Duplicate_7 ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~684_combout ),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~686 .extended_lut = "off";
defparam \regs~686 .lut_mask = 64'h0000010000000000;
defparam \regs~686 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N37
dffeas \regs~206 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~206 .is_wysiwyg = "true";
defparam \regs~206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \regs~142feeder (
// Equation(s):
// \regs~142feeder_combout  = ( \memin[14]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~142feeder .extended_lut = "off";
defparam \regs~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N27
cyclonev_lcell_comb \regs~634 (
// Equation(s):
// \regs~634_combout  = ( !\Selector15~5_combout  & ( \regs~632_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!state[3] & (\always2~0_combout  & \Selector13~5_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!state[3]),
	.datac(!\always2~0_combout ),
	.datad(!\Selector13~5_combout ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\regs~632_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~634 .extended_lut = "off";
defparam \regs~634 .lut_mask = 64'h0000000000040000;
defparam \regs~634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N25
dffeas \regs~142 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~142 .is_wysiwyg = "true";
defparam \regs~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \regs~238feeder (
// Equation(s):
// \regs~238feeder_combout  = ( \memin[14]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~238feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~238feeder .extended_lut = "off";
defparam \regs~238feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~238feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
cyclonev_lcell_comb \regs~691 (
// Equation(s):
// \regs~691_combout  = ( \Selector13~5_combout  & ( \regs~678_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Selector14~5_combout  & (!state[3] & \always2~0_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Selector14~5_combout ),
	.datac(!state[3]),
	.datad(!\always2~0_combout ),
	.datae(!\Selector13~5_combout ),
	.dataf(!\regs~678_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~691 .extended_lut = "off";
defparam \regs~691 .lut_mask = 64'h0000000000000010;
defparam \regs~691 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N49
dffeas \regs~238 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~238 .is_wysiwyg = "true";
defparam \regs~238 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \regs~680 (
// Equation(s):
// \regs~680_combout  = ( !\Selector14~5_combout  & ( \regs~678_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!state[3] & (\Selector13~5_combout  & \always2~0_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!state[3]),
	.datac(!\Selector13~5_combout ),
	.datad(!\always2~0_combout ),
	.datae(!\Selector14~5_combout ),
	.dataf(!\regs~678_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~680 .extended_lut = "off";
defparam \regs~680 .lut_mask = 64'h0000000000040000;
defparam \regs~680 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N56
dffeas \regs~174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~174 .is_wysiwyg = "true";
defparam \regs~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \regs~578 (
// Equation(s):
// \regs~578_combout  = ( \regs~174_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~238_q ) ) ) ) # ( !\regs~174_q  & ( \Selector15~5_combout  & ( (\regs~238_q  & \Selector14~5_combout ) ) ) ) # ( \regs~174_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~142_q ))) # (\Selector14~5_combout  & (\regs~206_q )) ) ) ) # ( !\regs~174_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~142_q ))) # (\Selector14~5_combout  & (\regs~206_q )) ) ) )

	.dataa(!\regs~206_q ),
	.datab(!\regs~142_q ),
	.datac(!\regs~238_q ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~174_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~578 .extended_lut = "off";
defparam \regs~578 .lut_mask = 64'h33553355000FFF0F;
defparam \regs~578 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \regs~581 (
// Equation(s):
// \regs~581_combout  = ( \regs~577_combout  & ( \regs~578_combout  & ( (\Selector12~5_combout  & ((!\Selector13~5_combout  & ((!\regs~579_combout ))) # (\Selector13~5_combout  & (!\regs~580_combout )))) ) ) ) # ( !\regs~577_combout  & ( \regs~578_combout  & 
// ( (!\Selector12~5_combout  & (!\Selector13~5_combout )) # (\Selector12~5_combout  & ((!\Selector13~5_combout  & ((!\regs~579_combout ))) # (\Selector13~5_combout  & (!\regs~580_combout )))) ) ) ) # ( \regs~577_combout  & ( !\regs~578_combout  & ( 
// (!\Selector12~5_combout  & (\Selector13~5_combout )) # (\Selector12~5_combout  & ((!\Selector13~5_combout  & ((!\regs~579_combout ))) # (\Selector13~5_combout  & (!\regs~580_combout )))) ) ) ) # ( !\regs~577_combout  & ( !\regs~578_combout  & ( 
// (!\Selector12~5_combout ) # ((!\Selector13~5_combout  & ((!\regs~579_combout ))) # (\Selector13~5_combout  & (!\regs~580_combout ))) ) ) )

	.dataa(!\Selector12~5_combout ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~580_combout ),
	.datad(!\regs~579_combout ),
	.datae(!\regs~577_combout ),
	.dataf(!\regs~578_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~581 .extended_lut = "off";
defparam \regs~581 .lut_mask = 64'hFEBA7632DC985410;
defparam \regs~581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N20
dffeas \A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A[14] .is_wysiwyg = "true";
defparam \A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N0
cyclonev_lcell_comb \memin[23]~62 (
// Equation(s):
// \memin[23]~62_combout  = (\Selector17~0_combout  & \memin[20]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector17~0_combout ),
	.datad(!\memin[20]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~62 .extended_lut = "off";
defparam \memin[23]~62 .lut_mask = 64'h000F000F000F000F;
defparam \memin[23]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N58
dffeas \regs~350 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~350 .is_wysiwyg = "true";
defparam \regs~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \regs~318 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~318 .is_wysiwyg = "true";
defparam \regs~318 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N54
cyclonev_lcell_comb \regs~286feeder (
// Equation(s):
// \regs~286feeder_combout  = ( \memin[30]~237_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~286feeder .extended_lut = "off";
defparam \regs~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N56
dffeas \regs~286 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~286 .is_wysiwyg = "true";
defparam \regs~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N8
dffeas \regs~382 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~382 .is_wysiwyg = "true";
defparam \regs~382 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N6
cyclonev_lcell_comb \regs~645 (
// Equation(s):
// \regs~645_combout  = ( \regs~382_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout ) # (\regs~318_q ) ) ) ) # ( !\regs~382_q  & ( \Selector15~5_combout  & ( (\regs~318_q  & !\Selector14~5_combout ) ) ) ) # ( \regs~382_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~286_q ))) # (\Selector14~5_combout  & (\regs~350_q )) ) ) ) # ( !\regs~382_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~286_q ))) # (\Selector14~5_combout  & (\regs~350_q )) ) ) )

	.dataa(!\regs~350_q ),
	.datab(!\regs~318_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~286_q ),
	.datae(!\regs~382_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~645 .extended_lut = "off";
defparam \regs~645 .lut_mask = 64'h05F505F530303F3F;
defparam \regs~645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \regs~94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~94 .is_wysiwyg = "true";
defparam \regs~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N10
dffeas \regs~62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~62 .is_wysiwyg = "true";
defparam \regs~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N35
dffeas \regs~126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~126 .is_wysiwyg = "true";
defparam \regs~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N52
dffeas \regs~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~30 .is_wysiwyg = "true";
defparam \regs~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N0
cyclonev_lcell_comb \regs~643 (
// Equation(s):
// \regs~643_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~126_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~94_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~62_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~30_q  ) ) )

	.dataa(!\regs~94_q ),
	.datab(!\regs~62_q ),
	.datac(!\regs~126_q ),
	.datad(!\regs~30_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~643 .extended_lut = "off";
defparam \regs~643 .lut_mask = 64'h00FF333355550F0F;
defparam \regs~643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N52
dffeas \regs~254 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~254 .is_wysiwyg = "true";
defparam \regs~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N8
dffeas \regs~190 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~190 .is_wysiwyg = "true";
defparam \regs~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N38
dffeas \regs~222 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~222 .is_wysiwyg = "true";
defparam \regs~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N44
dffeas \regs~158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~158 .is_wysiwyg = "true";
defparam \regs~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N12
cyclonev_lcell_comb \regs~644 (
// Equation(s):
// \regs~644_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~254_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~222_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~190_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~158_q  ) ) )

	.dataa(!\regs~254_q ),
	.datab(!\regs~190_q ),
	.datac(!\regs~222_q ),
	.datad(!\regs~158_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~644 .extended_lut = "off";
defparam \regs~644 .lut_mask = 64'h00FF33330F0F5555;
defparam \regs~644 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N22
dffeas \regs~510 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~510 .is_wysiwyg = "true";
defparam \regs~510 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N51
cyclonev_lcell_comb \regs~478feeder (
// Equation(s):
// \regs~478feeder_combout  = ( \memin[30]~237_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~478feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~478feeder .extended_lut = "off";
defparam \regs~478feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~478feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N52
dffeas \regs~478 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~478 .is_wysiwyg = "true";
defparam \regs~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N16
dffeas \regs~414 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~414 .is_wysiwyg = "true";
defparam \regs~414 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \Selector14~5_Duplicate_8 (
// Equation(s):
// \Selector14~5_Duplicate_9  = ( state[5] & ( \Selector14~4_combout  & ( IR[1] ) ) ) # ( !state[5] & ( \Selector14~4_combout  ) ) # ( state[5] & ( !\Selector14~4_combout  & ( IR[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[1]),
	.datad(gnd),
	.datae(!state[5]),
	.dataf(!\Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~5_Duplicate_9 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~5_Duplicate_8 .extended_lut = "off";
defparam \Selector14~5_Duplicate_8 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Selector14~5_Duplicate_8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N56
dffeas \regs~446 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~446 .is_wysiwyg = "true";
defparam \regs~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N54
cyclonev_lcell_comb \regs~646 (
// Equation(s):
// \regs~646_combout  = ( \regs~446_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_Duplicate_9 ) # (\regs~510_q ) ) ) ) # ( !\regs~446_q  & ( \Selector15~5_combout  & ( (\regs~510_q  & \Selector14~5_Duplicate_9 ) ) ) ) # ( \regs~446_q  & ( 
// !\Selector15~5_combout  & ( (!\Selector14~5_Duplicate_9  & ((\regs~414_q ))) # (\Selector14~5_Duplicate_9  & (\regs~478_q )) ) ) ) # ( !\regs~446_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_Duplicate_9  & ((\regs~414_q ))) # 
// (\Selector14~5_Duplicate_9  & (\regs~478_q )) ) ) )

	.dataa(!\regs~510_q ),
	.datab(!\regs~478_q ),
	.datac(!\regs~414_q ),
	.datad(!\Selector14~5_Duplicate_9 ),
	.datae(!\regs~446_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~646 .extended_lut = "off";
defparam \regs~646 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N6
cyclonev_lcell_comb \regs~647 (
// Equation(s):
// \regs~647_combout  = ( \regs~644_combout  & ( \regs~646_combout  & ( ((!\Selector12~5_combout  & ((\regs~643_combout ))) # (\Selector12~5_combout  & (\regs~645_combout ))) # (\Selector13~5_combout ) ) ) ) # ( !\regs~644_combout  & ( \regs~646_combout  & ( 
// (!\Selector13~5_combout  & ((!\Selector12~5_combout  & ((\regs~643_combout ))) # (\Selector12~5_combout  & (\regs~645_combout )))) # (\Selector13~5_combout  & (\Selector12~5_combout )) ) ) ) # ( \regs~644_combout  & ( !\regs~646_combout  & ( 
// (!\Selector13~5_combout  & ((!\Selector12~5_combout  & ((\regs~643_combout ))) # (\Selector12~5_combout  & (\regs~645_combout )))) # (\Selector13~5_combout  & (!\Selector12~5_combout )) ) ) ) # ( !\regs~644_combout  & ( !\regs~646_combout  & ( 
// (!\Selector13~5_combout  & ((!\Selector12~5_combout  & ((\regs~643_combout ))) # (\Selector12~5_combout  & (\regs~645_combout )))) ) ) )

	.dataa(!\Selector13~5_combout ),
	.datab(!\Selector12~5_combout ),
	.datac(!\regs~645_combout ),
	.datad(!\regs~643_combout ),
	.datae(!\regs~644_combout ),
	.dataf(!\regs~646_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~647 .extended_lut = "off";
defparam \regs~647 .lut_mask = 64'h028A46CE139B57DF;
defparam \regs~647 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N26
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \MemVal~7 (
// Equation(s):
// \MemVal~7_combout  = ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[38] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~7 .extended_lut = "off";
defparam \MemVal~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \MemVal~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N32
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[4]~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y23_N2
dffeas \MAR[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[31]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[31] .is_wysiwyg = "true";
defparam \MAR[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N42
cyclonev_lcell_comb \memin[31]~79 (
// Equation(s):
// \memin[31]~79_combout  = ( \memin[8]~63_combout  & ( \WideOr23~0_Duplicate_5  & ( (!\WideOr23~1_combout  & ((!state[3]) # (!\WideOr23~2_combout ))) ) ) ) # ( \memin[8]~63_combout  & ( !\WideOr23~0_Duplicate_5  & ( (!\WideOr23~1_combout  & 
// !\WideOr23~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\WideOr23~1_combout ),
	.datac(!state[3]),
	.datad(!\WideOr23~2_combout ),
	.datae(!\memin[8]~63_combout ),
	.dataf(!\WideOr23~0_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~79 .extended_lut = "off";
defparam \memin[31]~79 .lut_mask = 64'h0000CC000000CCC0;
defparam \memin[31]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N40
dffeas \regs~475 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~475 .is_wysiwyg = "true";
defparam \regs~475 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \regs~347feeder (
// Equation(s):
// \regs~347feeder_combout  = ( \memin[27]~148_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~347feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~347feeder .extended_lut = "off";
defparam \regs~347feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~347feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N43
dffeas \regs~347 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~347 .is_wysiwyg = "true";
defparam \regs~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N40
dffeas \regs~91 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~91 .is_wysiwyg = "true";
defparam \regs~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N20
dffeas \regs~219 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~219 .is_wysiwyg = "true";
defparam \regs~219 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N27
cyclonev_lcell_comb \Selector13~5_Duplicate_14 (
// Equation(s):
// \Selector13~5_Duplicate_15  = ( \Selector13~4_combout  & ( (!state[5]) # (!IR[2]) ) ) # ( !\Selector13~4_combout  & ( (state[5] & !IR[2]) ) )

	.dataa(gnd),
	.datab(!state[5]),
	.datac(!IR[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_Duplicate_15 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5_Duplicate_14 .extended_lut = "off";
defparam \Selector13~5_Duplicate_14 .lut_mask = 64'h30303030FCFCFCFC;
defparam \Selector13~5_Duplicate_14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \regs~655 (
// Equation(s):
// \regs~655_combout  = ( \regs~219_q  & ( \Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout ) # (\regs~475_q ) ) ) ) # ( !\regs~219_q  & ( \Selector13~5_Duplicate_15  & ( (\regs~475_q  & \Selector12~5_combout ) ) ) ) # ( \regs~219_q  & ( 
// !\Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout  & ((\regs~91_q ))) # (\Selector12~5_combout  & (\regs~347_q )) ) ) ) # ( !\regs~219_q  & ( !\Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout  & ((\regs~91_q ))) # (\Selector12~5_combout  & 
// (\regs~347_q )) ) ) )

	.dataa(!\regs~475_q ),
	.datab(!\regs~347_q ),
	.datac(!\regs~91_q ),
	.datad(!\Selector12~5_combout ),
	.datae(!\regs~219_q ),
	.dataf(!\Selector13~5_Duplicate_15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~655 .extended_lut = "off";
defparam \regs~655 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~655 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \regs~59feeder (
// Equation(s):
// \regs~59feeder_combout  = ( \memin[27]~148_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~59feeder .extended_lut = "off";
defparam \regs~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N31
dffeas \regs~59 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~59 .is_wysiwyg = "true";
defparam \regs~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \regs~315feeder (
// Equation(s):
// \regs~315feeder_combout  = ( \memin[27]~148_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~315feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~315feeder .extended_lut = "off";
defparam \regs~315feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~315feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N1
dffeas \regs~315 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~315 .is_wysiwyg = "true";
defparam \regs~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \regs~443feeder (
// Equation(s):
// \regs~443feeder_combout  = ( \memin[27]~148_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[27]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~443feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~443feeder .extended_lut = "off";
defparam \regs~443feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~443feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N7
dffeas \regs~443 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~443 .is_wysiwyg = "true";
defparam \regs~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N8
dffeas \regs~187 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~187 .is_wysiwyg = "true";
defparam \regs~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \regs~654 (
// Equation(s):
// \regs~654_combout  = ( \regs~187_q  & ( \Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout ) # (\regs~443_q ) ) ) ) # ( !\regs~187_q  & ( \Selector13~5_Duplicate_15  & ( (\regs~443_q  & \Selector12~5_combout ) ) ) ) # ( \regs~187_q  & ( 
// !\Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout  & (\regs~59_q )) # (\Selector12~5_combout  & ((\regs~315_q ))) ) ) ) # ( !\regs~187_q  & ( !\Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout  & (\regs~59_q )) # (\Selector12~5_combout  & 
// ((\regs~315_q ))) ) ) )

	.dataa(!\regs~59_q ),
	.datab(!\regs~315_q ),
	.datac(!\regs~443_q ),
	.datad(!\Selector12~5_combout ),
	.datae(!\regs~187_q ),
	.dataf(!\Selector13~5_Duplicate_15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~654 .extended_lut = "off";
defparam \regs~654 .lut_mask = 64'h55335533000FFF0F;
defparam \regs~654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N49
dffeas \regs~123 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~123 .is_wysiwyg = "true";
defparam \regs~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N52
dffeas \regs~507 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~507 .is_wysiwyg = "true";
defparam \regs~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N28
dffeas \regs~379 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~379 .is_wysiwyg = "true";
defparam \regs~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N31
dffeas \regs~251 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~251 .is_wysiwyg = "true";
defparam \regs~251 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \regs~656 (
// Equation(s):
// \regs~656_combout  = ( \Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~507_q  ) ) ) # ( !\Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~379_q  ) ) ) # ( \Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~251_q  ) ) ) # ( 
// !\Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~123_q  ) ) )

	.dataa(!\regs~123_q ),
	.datab(!\regs~507_q ),
	.datac(!\regs~379_q ),
	.datad(!\regs~251_q ),
	.datae(!\Selector13~5_combout ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~656 .extended_lut = "off";
defparam \regs~656 .lut_mask = 64'h555500FF0F0F3333;
defparam \regs~656 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \regs~411 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~411 .is_wysiwyg = "true";
defparam \regs~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N16
dffeas \regs~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~27 .is_wysiwyg = "true";
defparam \regs~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N40
dffeas \regs~283 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~283 .is_wysiwyg = "true";
defparam \regs~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N26
dffeas \regs~155 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~155 .is_wysiwyg = "true";
defparam \regs~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \regs~653 (
// Equation(s):
// \regs~653_combout  = ( \regs~155_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~283_q ))) # (\Selector13~5_combout  & (\regs~411_q )) ) ) ) # ( !\regs~155_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~283_q ))) 
// # (\Selector13~5_combout  & (\regs~411_q )) ) ) ) # ( \regs~155_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~27_q ) ) ) ) # ( !\regs~155_q  & ( !\Selector12~5_combout  & ( (\regs~27_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~411_q ),
	.datab(!\regs~27_q ),
	.datac(!\regs~283_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~155_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~653 .extended_lut = "off";
defparam \regs~653 .lut_mask = 64'h330033FF0F550F55;
defparam \regs~653 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N27
cyclonev_lcell_comb \regs~657 (
// Equation(s):
// \regs~657_combout  = ( \regs~656_combout  & ( \regs~653_combout  & ( (!\Selector14~5_combout  & (((!\Selector15~5_combout ) # (\regs~654_combout )))) # (\Selector14~5_combout  & (((\Selector15~5_combout )) # (\regs~655_combout ))) ) ) ) # ( 
// !\regs~656_combout  & ( \regs~653_combout  & ( (!\Selector14~5_combout  & (((!\Selector15~5_combout ) # (\regs~654_combout )))) # (\Selector14~5_combout  & (\regs~655_combout  & ((!\Selector15~5_combout )))) ) ) ) # ( \regs~656_combout  & ( 
// !\regs~653_combout  & ( (!\Selector14~5_combout  & (((\regs~654_combout  & \Selector15~5_combout )))) # (\Selector14~5_combout  & (((\Selector15~5_combout )) # (\regs~655_combout ))) ) ) ) # ( !\regs~656_combout  & ( !\regs~653_combout  & ( 
// (!\Selector14~5_combout  & (((\regs~654_combout  & \Selector15~5_combout )))) # (\Selector14~5_combout  & (\regs~655_combout  & ((!\Selector15~5_combout )))) ) ) )

	.dataa(!\regs~655_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~654_combout ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~656_combout ),
	.dataf(!\regs~653_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~657 .extended_lut = "off";
defparam \regs~657 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regs~657 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N44
dffeas \B[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[27]),
	.prn(vcc));
// synopsys translate_off
defparam \B[27] .is_wysiwyg = "true";
defparam \B[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N56
dffeas \A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A[9] .is_wysiwyg = "true";
defparam \A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N8
dffeas \A[7]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[7]~_Duplicate_3 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[7]~_Duplicate .is_wysiwyg = "true";
defparam \A[7]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N54
cyclonev_lcell_comb \imem~123 (
// Equation(s):
// \imem~123_combout  = ( \PC~1_combout  & ( PC[5] & ( (!PC[7] & (!PC[6] $ (!PC[3]))) # (PC[7] & (PC[6] & PC[3])) ) ) ) # ( \PC~1_combout  & ( !PC[5] & ( (PC[7] & (!PC[6] & !PC[3])) ) ) ) # ( !\PC~1_combout  & ( !PC[5] & ( (PC[7] & (!PC[6] & PC[3])) ) ) )

	.dataa(!PC[7]),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!\PC~1_combout ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~123 .extended_lut = "off";
defparam \imem~123 .lut_mask = 64'h0050500000000AA5;
defparam \imem~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N36
cyclonev_lcell_comb \imem~125 (
// Equation(s):
// \imem~125_combout  = ( !\PC~1_combout  & ( (!PC[3] & (PC[5] & !PC[7])) # (PC[3] & (!PC[5] & PC[7])) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~125 .extended_lut = "off";
defparam \imem~125 .lut_mask = 64'h0C300C3000000000;
defparam \imem~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N39
cyclonev_lcell_comb \imem~124 (
// Equation(s):
// \imem~124_combout  = ( PC[5] & ( (!PC[3] & (!PC[7] & !\PC[4]~DUPLICATE_q )) ) ) # ( !PC[5] & ( (!PC[3] & (!PC[7] & !\PC[4]~DUPLICATE_q )) # (PC[3] & (PC[7] & \PC[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!PC[7]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~124 .extended_lut = "off";
defparam \imem~124 .lut_mask = 64'hC003C003C000C000;
defparam \imem~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \imem~126 (
// Equation(s):
// \imem~126_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[9] & (PC[6] & (\imem~125_combout ))) # (PC[9] & (!PC[6] & ((\imem~124_combout )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (PC[9] & (!PC[6] & \imem~124_combout )) ) ) ) # 
// ( \PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (!PC[9] & (PC[6] & \imem~125_combout )) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[6]),
	.datac(!\imem~125_combout ),
	.datad(!\imem~124_combout ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~126 .extended_lut = "off";
defparam \imem~126 .lut_mask = 64'h0000020200440246;
defparam \imem~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N30
cyclonev_lcell_comb \imem~127 (
// Equation(s):
// \imem~127_combout  = ( \imem~126_combout  & ( !\imem~36_combout  ) ) # ( !\imem~126_combout  & ( (!\imem~36_combout ) # (((!\imem~123_combout ) # (\PC[4]~DUPLICATE_q )) # (PC[9])) ) )

	.dataa(!\imem~36_combout ),
	.datab(!PC[9]),
	.datac(!\imem~123_combout ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~127 .extended_lut = "off";
defparam \imem~127 .lut_mask = 64'hFBFFFBFFAAAAAAAA;
defparam \imem~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \IR[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~127_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[16] .is_wysiwyg = "true";
defparam \IR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N24
cyclonev_lcell_comb \memin[10]~105 (
// Equation(s):
// \memin[10]~105_combout  = ( \Decoder3~0_combout  & ( \WideOr30~0_combout  & ( !IR[18] ) ) ) # ( !\Decoder3~0_combout  & ( \WideOr30~0_combout  & ( !IR[18] ) ) ) # ( \Decoder3~0_combout  & ( !\WideOr30~0_combout  & ( (\ShOff~0_combout  & !IR[16]) ) ) )

	.dataa(gnd),
	.datab(!IR[18]),
	.datac(!\ShOff~0_combout ),
	.datad(!IR[16]),
	.datae(!\Decoder3~0_combout ),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~105 .extended_lut = "off";
defparam \memin[10]~105 .lut_mask = 64'h00000F00CCCCCCCC;
defparam \memin[10]~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \regs~490 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~490 .is_wysiwyg = "true";
defparam \regs~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N32
dffeas \regs~394 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~394 .is_wysiwyg = "true";
defparam \regs~394 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N9
cyclonev_lcell_comb \regs~458feeder (
// Equation(s):
// \regs~458feeder_combout  = ( \memin[10]~220_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~458feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~458feeder .extended_lut = "off";
defparam \regs~458feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~458feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N10
dffeas \regs~458 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~458 .is_wysiwyg = "true";
defparam \regs~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N26
dffeas \regs~426 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~426 .is_wysiwyg = "true";
defparam \regs~426 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \regs~560 (
// Equation(s):
// \regs~560_combout  = ( \regs~426_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~490_q ) ) ) ) # ( !\regs~426_q  & ( \Selector15~5_combout  & ( (\regs~490_q  & \Selector14~5_combout ) ) ) ) # ( \regs~426_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & (\regs~394_q )) # (\Selector14~5_combout  & ((\regs~458_q ))) ) ) ) # ( !\regs~426_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~394_q )) # (\Selector14~5_combout  & ((\regs~458_q ))) ) ) )

	.dataa(!\regs~490_q ),
	.datab(!\regs~394_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~458_q ),
	.datae(!\regs~426_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~560 .extended_lut = "off";
defparam \regs~560 .lut_mask = 64'h303F303F0505F5F5;
defparam \regs~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N27
cyclonev_lcell_comb \regs~170feeder (
// Equation(s):
// \regs~170feeder_combout  = ( \memin[10]~220_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~170feeder .extended_lut = "off";
defparam \regs~170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \regs~170 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~170 .is_wysiwyg = "true";
defparam \regs~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \regs~234feeder (
// Equation(s):
// \regs~234feeder_combout  = ( \memin[10]~220_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~234feeder .extended_lut = "off";
defparam \regs~234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N46
dffeas \regs~234 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~234 .is_wysiwyg = "true";
defparam \regs~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N16
dffeas \regs~202 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~202 .is_wysiwyg = "true";
defparam \regs~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N16
dffeas \regs~138 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~138 .is_wysiwyg = "true";
defparam \regs~138 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N39
cyclonev_lcell_comb \regs~558 (
// Equation(s):
// \regs~558_combout  = ( \regs~138_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~202_q ))) # (\Selector15~5_combout  & (\regs~234_q )) ) ) ) # ( !\regs~138_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~202_q ))) 
// # (\Selector15~5_combout  & (\regs~234_q )) ) ) ) # ( \regs~138_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout ) # (\regs~170_q ) ) ) ) # ( !\regs~138_q  & ( !\Selector14~5_combout  & ( (\regs~170_q  & \Selector15~5_combout ) ) ) )

	.dataa(!\regs~170_q ),
	.datab(!\regs~234_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~202_q ),
	.datae(!\regs~138_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~558 .extended_lut = "off";
defparam \regs~558 .lut_mask = 64'h0505F5F503F303F3;
defparam \regs~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \regs~330 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~330 .is_wysiwyg = "true";
defparam \regs~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \regs~266 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~266 .is_wysiwyg = "true";
defparam \regs~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N47
dffeas \regs~362 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~362 .is_wysiwyg = "true";
defparam \regs~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N2
dffeas \regs~298 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~298 .is_wysiwyg = "true";
defparam \regs~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
cyclonev_lcell_comb \regs~559 (
// Equation(s):
// \regs~559_combout  = ( \regs~298_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~330_q )) # (\Selector15~5_combout  & ((\regs~362_q ))) ) ) ) # ( !\regs~298_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~330_q )) # 
// (\Selector15~5_combout  & ((\regs~362_q ))) ) ) ) # ( \regs~298_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~266_q ) ) ) ) # ( !\regs~298_q  & ( !\Selector14~5_combout  & ( (\regs~266_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~330_q ),
	.datab(!\regs~266_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~362_q ),
	.datae(!\regs~298_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~559 .extended_lut = "off";
defparam \regs~559 .lut_mask = 64'h30303F3F505F505F;
defparam \regs~559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N10
dffeas \regs~42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42 .is_wysiwyg = "true";
defparam \regs~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N16
dffeas \regs~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~10 .is_wysiwyg = "true";
defparam \regs~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N2
dffeas \regs~106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~106 .is_wysiwyg = "true";
defparam \regs~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N59
dffeas \regs~74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~74 .is_wysiwyg = "true";
defparam \regs~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N36
cyclonev_lcell_comb \regs~557 (
// Equation(s):
// \regs~557_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~106_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~74_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~42_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~10_q  ) ) )

	.dataa(!\regs~42_q ),
	.datab(!\regs~10_q ),
	.datac(!\regs~106_q ),
	.datad(!\regs~74_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~557 .extended_lut = "off";
defparam \regs~557 .lut_mask = 64'h3333555500FF0F0F;
defparam \regs~557 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \regs~561 (
// Equation(s):
// \regs~561_combout  = ( \regs~559_combout  & ( \regs~557_combout  & ( (\Selector13~5_combout  & ((!\Selector12~5_combout  & ((!\regs~558_combout ))) # (\Selector12~5_combout  & (!\regs~560_combout )))) ) ) ) # ( !\regs~559_combout  & ( \regs~557_combout  & 
// ( (!\Selector13~5_combout  & (\Selector12~5_combout )) # (\Selector13~5_combout  & ((!\Selector12~5_combout  & ((!\regs~558_combout ))) # (\Selector12~5_combout  & (!\regs~560_combout )))) ) ) ) # ( \regs~559_combout  & ( !\regs~557_combout  & ( 
// (!\Selector13~5_combout  & (!\Selector12~5_combout )) # (\Selector13~5_combout  & ((!\Selector12~5_combout  & ((!\regs~558_combout ))) # (\Selector12~5_combout  & (!\regs~560_combout )))) ) ) ) # ( !\regs~559_combout  & ( !\regs~557_combout  & ( 
// (!\Selector13~5_combout ) # ((!\Selector12~5_combout  & ((!\regs~558_combout ))) # (\Selector12~5_combout  & (!\regs~560_combout ))) ) ) )

	.dataa(!\Selector13~5_combout ),
	.datab(!\Selector12~5_combout ),
	.datac(!\regs~560_combout ),
	.datad(!\regs~558_combout ),
	.datae(!\regs~559_combout ),
	.dataf(!\regs~557_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~561 .extended_lut = "off";
defparam \regs~561 .lut_mask = 64'hFEBADC9876325410;
defparam \regs~561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N8
dffeas \B[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B[2] .is_wysiwyg = "true";
defparam \B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N26
dffeas \A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \A[27] .is_wysiwyg = "true";
defparam \A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N41
dffeas \A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \A[26] .is_wysiwyg = "true";
defparam \A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N18
cyclonev_lcell_comb \Selector14~5_Duplicate (
// Equation(s):
// \Selector14~5_Duplicate_7  = ( IR[1] & ( \Selector14~4_combout  ) ) # ( !IR[1] & ( \Selector14~4_combout  & ( !state[5] ) ) ) # ( IR[1] & ( !\Selector14~4_combout  & ( state[5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[5]),
	.datad(gnd),
	.datae(!IR[1]),
	.dataf(!\Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~5_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~5_Duplicate .extended_lut = "off";
defparam \Selector14~5_Duplicate .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Selector14~5_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N10
dffeas \regs~161 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~161 .is_wysiwyg = "true";
defparam \regs~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N22
dffeas \regs~33 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33 .is_wysiwyg = "true";
defparam \regs~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \regs~289 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~289 .is_wysiwyg = "true";
defparam \regs~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N50
dffeas \regs~417 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~417 .is_wysiwyg = "true";
defparam \regs~417 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N57
cyclonev_lcell_comb \Selector12~5_Duplicate (
// Equation(s):
// \Selector12~5_Duplicate_7  = ( state[5] & ( !IR[3] ) ) # ( !state[5] & ( \Selector12~4_combout  ) )

	.dataa(!IR[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector12~4_combout ),
	.datae(gnd),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~5_Duplicate_7 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~5_Duplicate .extended_lut = "off";
defparam \Selector12~5_Duplicate .lut_mask = 64'h00FF00FFAAAAAAAA;
defparam \Selector12~5_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \regs~523 (
// Equation(s):
// \regs~523_combout  = ( \regs~417_q  & ( \Selector12~5_Duplicate_7  & ( (\Selector13~5_combout ) # (\regs~289_q ) ) ) ) # ( !\regs~417_q  & ( \Selector12~5_Duplicate_7  & ( (\regs~289_q  & !\Selector13~5_combout ) ) ) ) # ( \regs~417_q  & ( 
// !\Selector12~5_Duplicate_7  & ( (!\Selector13~5_combout  & ((\regs~33_q ))) # (\Selector13~5_combout  & (\regs~161_q )) ) ) ) # ( !\regs~417_q  & ( !\Selector12~5_Duplicate_7  & ( (!\Selector13~5_combout  & ((\regs~33_q ))) # (\Selector13~5_combout  & 
// (\regs~161_q )) ) ) )

	.dataa(!\regs~161_q ),
	.datab(!\regs~33_q ),
	.datac(!\regs~289_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~417_q ),
	.dataf(!\Selector12~5_Duplicate_7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~523 .extended_lut = "off";
defparam \regs~523 .lut_mask = 64'h335533550F000FFF;
defparam \regs~523 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N43
dffeas \regs~97 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~97 .is_wysiwyg = "true";
defparam \regs~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N16
dffeas \regs~353 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~353 .is_wysiwyg = "true";
defparam \regs~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N16
dffeas \regs~481 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~481 .is_wysiwyg = "true";
defparam \regs~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N56
dffeas \regs~225 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~225 .is_wysiwyg = "true";
defparam \regs~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \regs~525 (
// Equation(s):
// \regs~525_combout  = ( \regs~225_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~353_q )) # (\Selector13~5_combout  & ((\regs~481_q ))) ) ) ) # ( !\regs~225_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~353_q )) # 
// (\Selector13~5_combout  & ((\regs~481_q ))) ) ) ) # ( \regs~225_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~97_q ) ) ) ) # ( !\regs~225_q  & ( !\Selector12~5_combout  & ( (\regs~97_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~97_q ),
	.datab(!\regs~353_q ),
	.datac(!\regs~481_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~225_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~525 .extended_lut = "off";
defparam \regs~525 .lut_mask = 64'h550055FF330F330F;
defparam \regs~525 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N53
dffeas \regs~65 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65 .is_wysiwyg = "true";
defparam \regs~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
cyclonev_lcell_comb \regs~449feeder (
// Equation(s):
// \regs~449feeder_combout  = ( \memin[1]~239_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~449feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~449feeder .extended_lut = "off";
defparam \regs~449feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~449feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \regs~449 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~449 .is_wysiwyg = "true";
defparam \regs~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N10
dffeas \regs~321 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~321 .is_wysiwyg = "true";
defparam \regs~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N2
dffeas \regs~193 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~193 .is_wysiwyg = "true";
defparam \regs~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \regs~524 (
// Equation(s):
// \regs~524_combout  = ( \regs~193_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~321_q ))) # (\Selector13~5_combout  & (\regs~449_q )) ) ) ) # ( !\regs~193_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~321_q ))) 
// # (\Selector13~5_combout  & (\regs~449_q )) ) ) ) # ( \regs~193_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~65_q ) ) ) ) # ( !\regs~193_q  & ( !\Selector12~5_combout  & ( (\regs~65_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~65_q ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~449_q ),
	.datad(!\regs~321_q ),
	.datae(!\regs~193_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~524 .extended_lut = "off";
defparam \regs~524 .lut_mask = 64'h4444777703CF03CF;
defparam \regs~524 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N28
dffeas \regs~129 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~129 .is_wysiwyg = "true";
defparam \regs~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N10
dffeas \regs~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1 .is_wysiwyg = "true";
defparam \regs~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \regs~257feeder (
// Equation(s):
// \regs~257feeder_combout  = ( \memin[1]~239_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~257feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~257feeder .extended_lut = "off";
defparam \regs~257feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~257feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N49
dffeas \regs~257 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~257 .is_wysiwyg = "true";
defparam \regs~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N26
dffeas \regs~385 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~385 .is_wysiwyg = "true";
defparam \regs~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \regs~522 (
// Equation(s):
// \regs~522_combout  = ( \regs~385_q  & ( \Selector12~5_combout  & ( (\regs~257_q ) # (\Selector13~5_combout ) ) ) ) # ( !\regs~385_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & \regs~257_q ) ) ) ) # ( \regs~385_q  & ( !\Selector12~5_combout  
// & ( (!\Selector13~5_combout  & ((\regs~1_q ))) # (\Selector13~5_combout  & (\regs~129_q )) ) ) ) # ( !\regs~385_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~1_q ))) # (\Selector13~5_combout  & (\regs~129_q )) ) ) )

	.dataa(!\regs~129_q ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~1_q ),
	.datad(!\regs~257_q ),
	.datae(!\regs~385_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~522 .extended_lut = "off";
defparam \regs~522 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \regs~522 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \regs~526 (
// Equation(s):
// \regs~526_combout  = ( \regs~524_combout  & ( \regs~522_combout  & ( (\Selector15~5_combout  & ((!\Selector14~5_Duplicate_7  & (!\regs~523_combout )) # (\Selector14~5_Duplicate_7  & ((!\regs~525_combout ))))) ) ) ) # ( !\regs~524_combout  & ( 
// \regs~522_combout  & ( (!\Selector14~5_Duplicate_7  & (\Selector15~5_combout  & (!\regs~523_combout ))) # (\Selector14~5_Duplicate_7  & ((!\Selector15~5_combout ) # ((!\regs~525_combout )))) ) ) ) # ( \regs~524_combout  & ( !\regs~522_combout  & ( 
// (!\Selector14~5_Duplicate_7  & ((!\Selector15~5_combout ) # ((!\regs~523_combout )))) # (\Selector14~5_Duplicate_7  & (\Selector15~5_combout  & ((!\regs~525_combout )))) ) ) ) # ( !\regs~524_combout  & ( !\regs~522_combout  & ( (!\Selector15~5_combout ) # 
// ((!\Selector14~5_Duplicate_7  & (!\regs~523_combout )) # (\Selector14~5_Duplicate_7  & ((!\regs~525_combout )))) ) ) )

	.dataa(!\Selector14~5_Duplicate_7 ),
	.datab(!\Selector15~5_combout ),
	.datac(!\regs~523_combout ),
	.datad(!\regs~525_combout ),
	.datae(!\regs~524_combout ),
	.dataf(!\regs~522_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~526 .extended_lut = "off";
defparam \regs~526 .lut_mask = 64'hFDECB9A875643120;
defparam \regs~526 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \B[1]~_Duplicate_11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_12 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_11 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_11 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N26
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdPC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N24
cyclonev_lcell_comb \memin[0]~18 (
// Equation(s):
// \memin[0]~18_combout  = ( \DrPC~1_combout  & ( ((\WideOr30~0_combout  & IR[8])) # (PC[0]) ) ) # ( !\DrPC~1_combout  & ( (\WideOr30~0_combout  & IR[8]) ) )

	.dataa(gnd),
	.datab(!\WideOr30~0_combout ),
	.datac(!IR[8]),
	.datad(!PC[0]),
	.datae(gnd),
	.dataf(!\DrPC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~18 .extended_lut = "off";
defparam \memin[0]~18 .lut_mask = 64'h0303030303FF03FF;
defparam \memin[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N35
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N53
dffeas \MAR[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[15] .is_wysiwyg = "true";
defparam \MAR[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N0
cyclonev_lcell_comb \MemWE~4 (
// Equation(s):
// \MemWE~4_combout  = ( state[4] & ( state[2] & ( (state[3] & !state[5]) ) ) )

	.dataa(gnd),
	.datab(!state[3]),
	.datac(!state[5]),
	.datad(gnd),
	.datae(!state[4]),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~4 .extended_lut = "off";
defparam \MemWE~4 .lut_mask = 64'h0000000000003030;
defparam \MemWE~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N36
cyclonev_lcell_comb \memin[31]~13 (
// Equation(s):
// \memin[31]~13_combout  = ( !state[4] & ( state[2] & ( (ALUfunc_buffer[2] & (!ALUfunc_buffer[0] & (!state[0] $ (state[1])))) ) ) ) # ( state[4] & ( !state[2] & ( (state[0] & state[1]) ) ) )

	.dataa(!state[0]),
	.datab(!ALUfunc_buffer[2]),
	.datac(!state[1]),
	.datad(!ALUfunc_buffer[0]),
	.datae(!state[4]),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~13 .extended_lut = "off";
defparam \memin[31]~13 .lut_mask = 64'h0000050521000000;
defparam \memin[31]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N44
dffeas \B[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[18]),
	.prn(vcc));
// synopsys translate_off
defparam \B[18] .is_wysiwyg = "true";
defparam \B[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N29
dffeas \A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \A[18] .is_wysiwyg = "true";
defparam \A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \B[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B[3] .is_wysiwyg = "true";
defparam \B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N37
dffeas \A[17]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[17]~_Duplicate_4 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[17]~_Duplicate .is_wysiwyg = "true";
defparam \A[17]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N56
dffeas \B[0]~_Duplicate_14DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_14DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_14DUPLICATE .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_14DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N8
dffeas \B[1]~_Duplicate_12DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_12DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_12DUPLICATE .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_12DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N19
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N46
dffeas \regs~82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~82 .is_wysiwyg = "true";
defparam \regs~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N35
dffeas \regs~114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~114 .is_wysiwyg = "true";
defparam \regs~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \regs~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~18 .is_wysiwyg = "true";
defparam \regs~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N50
dffeas \regs~50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~50 .is_wysiwyg = "true";
defparam \regs~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \regs~597 (
// Equation(s):
// \regs~597_combout  = ( \regs~50_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~114_q ) ) ) ) # ( !\regs~50_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout  & \regs~114_q ) ) ) ) # ( \regs~50_q  & ( !\Selector15~5_combout  & 
// ( (!\Selector14~5_combout  & ((\regs~18_q ))) # (\Selector14~5_combout  & (\regs~82_q )) ) ) ) # ( !\regs~50_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~18_q ))) # (\Selector14~5_combout  & (\regs~82_q )) ) ) )

	.dataa(!\Selector14~5_combout ),
	.datab(!\regs~82_q ),
	.datac(!\regs~114_q ),
	.datad(!\regs~18_q ),
	.datae(!\regs~50_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~597 .extended_lut = "off";
defparam \regs~597 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \regs~597 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \regs~466 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~466 .is_wysiwyg = "true";
defparam \regs~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \regs~434 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~434 .is_wysiwyg = "true";
defparam \regs~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N31
dffeas \regs~498 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~498 .is_wysiwyg = "true";
defparam \regs~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N34
dffeas \regs~402 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~402 .is_wysiwyg = "true";
defparam \regs~402 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N9
cyclonev_lcell_comb \regs~600 (
// Equation(s):
// \regs~600_combout  = ( \regs~402_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~434_q )) # (\Selector14~5_combout  & ((\regs~498_q ))) ) ) ) # ( !\regs~402_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~434_q )) # 
// (\Selector14~5_combout  & ((\regs~498_q ))) ) ) ) # ( \regs~402_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~466_q ) ) ) ) # ( !\regs~402_q  & ( !\Selector15~5_combout  & ( (\regs~466_q  & \Selector14~5_combout ) ) ) )

	.dataa(!\regs~466_q ),
	.datab(!\regs~434_q ),
	.datac(!\regs~498_q ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~402_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~600 .extended_lut = "off";
defparam \regs~600 .lut_mask = 64'h0055FF55330F330F;
defparam \regs~600 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N18
cyclonev_lcell_comb \regs~146feeder (
// Equation(s):
// \regs~146feeder_combout  = ( \memin[18]~226_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~146feeder .extended_lut = "off";
defparam \regs~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N19
dffeas \regs~146 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~146 .is_wysiwyg = "true";
defparam \regs~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N14
dffeas \regs~178 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~178 .is_wysiwyg = "true";
defparam \regs~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N50
dffeas \regs~210 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~210 .is_wysiwyg = "true";
defparam \regs~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N4
dffeas \regs~242 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~242 .is_wysiwyg = "true";
defparam \regs~242 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \regs~598 (
// Equation(s):
// \regs~598_combout  = ( \regs~242_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout ) # (\regs~178_q ) ) ) ) # ( !\regs~242_q  & ( \Selector15~5_combout  & ( (\regs~178_q  & !\Selector14~5_combout ) ) ) ) # ( \regs~242_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & (\regs~146_q )) # (\Selector14~5_combout  & ((\regs~210_q ))) ) ) ) # ( !\regs~242_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~146_q )) # (\Selector14~5_combout  & ((\regs~210_q ))) ) ) )

	.dataa(!\regs~146_q ),
	.datab(!\regs~178_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~210_q ),
	.datae(!\regs~242_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~598 .extended_lut = "off";
defparam \regs~598 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N8
dffeas \regs~306 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~306 .is_wysiwyg = "true";
defparam \regs~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \regs~274feeder (
// Equation(s):
// \regs~274feeder_combout  = ( \memin[18]~226_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~274feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~274feeder .extended_lut = "off";
defparam \regs~274feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~274feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \regs~274 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~274 .is_wysiwyg = "true";
defparam \regs~274 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N30
cyclonev_lcell_comb \regs~338feeder (
// Equation(s):
// \regs~338feeder_combout  = ( \memin[18]~226_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~338feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~338feeder .extended_lut = "off";
defparam \regs~338feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~338feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N31
dffeas \regs~338 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~338 .is_wysiwyg = "true";
defparam \regs~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N32
dffeas \regs~370 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~370 .is_wysiwyg = "true";
defparam \regs~370 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \regs~599 (
// Equation(s):
// \regs~599_combout  = ( \regs~370_q  & ( \Selector14~5_combout  & ( (\regs~338_q ) # (\Selector15~5_combout ) ) ) ) # ( !\regs~370_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & \regs~338_q ) ) ) ) # ( \regs~370_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & ((\regs~274_q ))) # (\Selector15~5_combout  & (\regs~306_q )) ) ) ) # ( !\regs~370_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~274_q ))) # (\Selector15~5_combout  & (\regs~306_q )) ) ) )

	.dataa(!\Selector15~5_combout ),
	.datab(!\regs~306_q ),
	.datac(!\regs~274_q ),
	.datad(!\regs~338_q ),
	.datae(!\regs~370_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~599 .extended_lut = "off";
defparam \regs~599 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \regs~599 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \regs~601 (
// Equation(s):
// \regs~601_combout  = ( \regs~598_combout  & ( \regs~599_combout  & ( (!\Selector13~5_combout  & (((\Selector12~5_combout )) # (\regs~597_combout ))) # (\Selector13~5_combout  & (((!\Selector12~5_combout ) # (\regs~600_combout )))) ) ) ) # ( 
// !\regs~598_combout  & ( \regs~599_combout  & ( (!\Selector13~5_combout  & (((\Selector12~5_combout )) # (\regs~597_combout ))) # (\Selector13~5_combout  & (((\Selector12~5_combout  & \regs~600_combout )))) ) ) ) # ( \regs~598_combout  & ( 
// !\regs~599_combout  & ( (!\Selector13~5_combout  & (\regs~597_combout  & (!\Selector12~5_combout ))) # (\Selector13~5_combout  & (((!\Selector12~5_combout ) # (\regs~600_combout )))) ) ) ) # ( !\regs~598_combout  & ( !\regs~599_combout  & ( 
// (!\Selector13~5_combout  & (\regs~597_combout  & (!\Selector12~5_combout ))) # (\Selector13~5_combout  & (((\Selector12~5_combout  & \regs~600_combout )))) ) ) )

	.dataa(!\regs~597_combout ),
	.datab(!\Selector13~5_combout ),
	.datac(!\Selector12~5_combout ),
	.datad(!\regs~600_combout ),
	.datae(!\regs~598_combout ),
	.dataf(!\regs~599_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~601 .extended_lut = "off";
defparam \regs~601 .lut_mask = 64'h404370734C4F7C7F;
defparam \regs~601 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N11
dffeas \regs~145 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~145 .is_wysiwyg = "true";
defparam \regs~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N41
dffeas \regs~273 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~273 .is_wysiwyg = "true";
defparam \regs~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N40
dffeas \regs~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~17 .is_wysiwyg = "true";
defparam \regs~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N20
dffeas \regs~401 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~401 .is_wysiwyg = "true";
defparam \regs~401 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N18
cyclonev_lcell_comb \regs~602 (
// Equation(s):
// \regs~602_combout  = ( \regs~401_q  & ( \Selector13~5_combout  & ( (\Selector12~5_combout ) # (\regs~145_q ) ) ) ) # ( !\regs~401_q  & ( \Selector13~5_combout  & ( (\regs~145_q  & !\Selector12~5_combout ) ) ) ) # ( \regs~401_q  & ( !\Selector13~5_combout  
// & ( (!\Selector12~5_combout  & ((\regs~17_q ))) # (\Selector12~5_combout  & (\regs~273_q )) ) ) ) # ( !\regs~401_q  & ( !\Selector13~5_combout  & ( (!\Selector12~5_combout  & ((\regs~17_q ))) # (\Selector12~5_combout  & (\regs~273_q )) ) ) )

	.dataa(!\regs~145_q ),
	.datab(!\regs~273_q ),
	.datac(!\Selector12~5_combout ),
	.datad(!\regs~17_q ),
	.datae(!\regs~401_q ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~602 .extended_lut = "off";
defparam \regs~602 .lut_mask = 64'h03F303F350505F5F;
defparam \regs~602 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N27
cyclonev_lcell_comb \regs~49feeder (
// Equation(s):
// \regs~49feeder_combout  = ( \memin[17]~229_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~49feeder .extended_lut = "off";
defparam \regs~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \regs~49 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~49 .is_wysiwyg = "true";
defparam \regs~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N40
dffeas \regs~177 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~177 .is_wysiwyg = "true";
defparam \regs~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N59
dffeas \regs~305 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~305 .is_wysiwyg = "true";
defparam \regs~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N2
dffeas \regs~433 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~433 .is_wysiwyg = "true";
defparam \regs~433 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N0
cyclonev_lcell_comb \regs~603 (
// Equation(s):
// \regs~603_combout  = ( \regs~433_q  & ( \Selector12~5_combout  & ( (\regs~305_q ) # (\Selector13~5_combout ) ) ) ) # ( !\regs~433_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & \regs~305_q ) ) ) ) # ( \regs~433_q  & ( !\Selector12~5_combout  
// & ( (!\Selector13~5_combout  & (\regs~49_q )) # (\Selector13~5_combout  & ((\regs~177_q ))) ) ) ) # ( !\regs~433_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~49_q )) # (\Selector13~5_combout  & ((\regs~177_q ))) ) ) )

	.dataa(!\regs~49_q ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~177_q ),
	.datad(!\regs~305_q ),
	.datae(!\regs~433_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~603 .extended_lut = "off";
defparam \regs~603 .lut_mask = 64'h4747474700CC33FF;
defparam \regs~603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N52
dffeas \regs~337 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~337 .is_wysiwyg = "true";
defparam \regs~337 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N0
cyclonev_lcell_comb \regs~81feeder (
// Equation(s):
// \regs~81feeder_combout  = ( \memin[17]~229_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~81feeder .extended_lut = "off";
defparam \regs~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \regs~81 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~81 .is_wysiwyg = "true";
defparam \regs~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N16
dffeas \regs~465 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~465 .is_wysiwyg = "true";
defparam \regs~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N14
dffeas \regs~209 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~209 .is_wysiwyg = "true";
defparam \regs~209 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \regs~604 (
// Equation(s):
// \regs~604_combout  = ( \regs~209_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~337_q )) # (\Selector13~5_combout  & ((\regs~465_q ))) ) ) ) # ( !\regs~209_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~337_q )) # 
// (\Selector13~5_combout  & ((\regs~465_q ))) ) ) ) # ( \regs~209_q  & ( !\Selector12~5_combout  & ( (\regs~81_q ) # (\Selector13~5_combout ) ) ) ) # ( !\regs~209_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & \regs~81_q ) ) ) )

	.dataa(!\regs~337_q ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~81_q ),
	.datad(!\regs~465_q ),
	.datae(!\regs~209_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~604 .extended_lut = "off";
defparam \regs~604 .lut_mask = 64'h0C0C3F3F44774477;
defparam \regs~604 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N58
dffeas \regs~113 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~113 .is_wysiwyg = "true";
defparam \regs~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N28
dffeas \regs~369 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~369 .is_wysiwyg = "true";
defparam \regs~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N34
dffeas \regs~497 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~497 .is_wysiwyg = "true";
defparam \regs~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N16
dffeas \regs~241 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~241 .is_wysiwyg = "true";
defparam \regs~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N18
cyclonev_lcell_comb \regs~605 (
// Equation(s):
// \regs~605_combout  = ( \Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~497_q  ) ) ) # ( !\Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~241_q  ) ) ) # ( \Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~369_q  ) ) ) # ( 
// !\Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~113_q  ) ) )

	.dataa(!\regs~113_q ),
	.datab(!\regs~369_q ),
	.datac(!\regs~497_q ),
	.datad(!\regs~241_q ),
	.datae(!\Selector12~5_combout ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~605 .extended_lut = "off";
defparam \regs~605 .lut_mask = 64'h5555333300FF0F0F;
defparam \regs~605 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N39
cyclonev_lcell_comb \regs~606 (
// Equation(s):
// \regs~606_combout  = ( \regs~604_combout  & ( \regs~605_combout  & ( (!\Selector14~5_combout  & ((!\Selector15~5_combout  & (!\regs~602_combout )) # (\Selector15~5_combout  & ((!\regs~603_combout ))))) ) ) ) # ( !\regs~604_combout  & ( \regs~605_combout  
// & ( (!\Selector14~5_combout  & ((!\Selector15~5_combout  & (!\regs~602_combout )) # (\Selector15~5_combout  & ((!\regs~603_combout ))))) # (\Selector14~5_combout  & (((!\Selector15~5_combout )))) ) ) ) # ( \regs~604_combout  & ( !\regs~605_combout  & ( 
// (!\Selector14~5_combout  & ((!\Selector15~5_combout  & (!\regs~602_combout )) # (\Selector15~5_combout  & ((!\regs~603_combout ))))) # (\Selector14~5_combout  & (((\Selector15~5_combout )))) ) ) ) # ( !\regs~604_combout  & ( !\regs~605_combout  & ( 
// ((!\Selector15~5_combout  & (!\regs~602_combout )) # (\Selector15~5_combout  & ((!\regs~603_combout )))) # (\Selector14~5_combout ) ) ) )

	.dataa(!\regs~602_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~603_combout ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~604_combout ),
	.dataf(!\regs~605_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~606 .extended_lut = "off";
defparam \regs~606 .lut_mask = 64'hBBF388F3BBC088C0;
defparam \regs~606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N38
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N59
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N48
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N49
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N46
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N12
cyclonev_lcell_comb \memin[17]~55 (
// Equation(s):
// \memin[17]~55_combout  = ( \WideOr30~0_combout  & ( !IR[23] ) ) # ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & (!IR[23] & \ShOff~0_combout )) ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(!IR[23]),
	.datac(!\ShOff~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~55 .extended_lut = "off";
defparam \memin[17]~55 .lut_mask = 64'h04040404CCCCCCCC;
defparam \memin[17]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N55
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N42
cyclonev_lcell_comb \ShOff~1 (
// Equation(s):
// \ShOff~1_combout  = ( \ShOff~0_combout  & ( \Decoder3~0_combout  ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShOff~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShOff~1 .extended_lut = "off";
defparam \ShOff~1 .lut_mask = 64'h0000000055555555;
defparam \ShOff~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N18
cyclonev_lcell_comb \memin[15]~49 (
// Equation(s):
// \memin[15]~49_combout  = ( IR[23] & ( (\Decoder3~0_combout  & (PC[15] & \DrPC~0_combout )) ) ) # ( !IR[23] & ( ((\Decoder3~0_combout  & (PC[15] & \DrPC~0_combout ))) # (\WideOr30~0_combout ) ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(!\WideOr30~0_combout ),
	.datac(!PC[15]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~49 .extended_lut = "off";
defparam \memin[15]~49 .lut_mask = 64'h3337333700050005;
defparam \memin[15]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N48
cyclonev_lcell_comb \memin[15]~241 (
// Equation(s):
// \memin[15]~241_combout  = ( !\memin[15]~48_combout  & ( (!\memin[15]~49_combout  & ((!\ShOff~1_combout ) # ((IR[21]) # (\WideOr30~0_combout )))) ) )

	.dataa(!\ShOff~1_combout ),
	.datab(!\WideOr30~0_combout ),
	.datac(!\memin[15]~49_combout ),
	.datad(!IR[21]),
	.datae(gnd),
	.dataf(!\memin[15]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~241 .extended_lut = "off";
defparam \memin[15]~241 .lut_mask = 64'hB0F0B0F000000000;
defparam \memin[15]~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N15
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( \memin[15]~51_combout  & ( \regs~576_combout  & ( (!\LdMAR~0_combout  & (\dmem_rtl_0|auto_generated|addrstall_reg_b [0])) # (\LdMAR~0_combout  & ((!\memin[15]~241_combout ))) ) ) ) # ( !\memin[15]~51_combout  & 
// ( \regs~576_combout  & ( (\dmem_rtl_0|auto_generated|addrstall_reg_b [0]) # (\LdMAR~0_combout ) ) ) ) # ( \memin[15]~51_combout  & ( !\regs~576_combout  & ( (!\LdMAR~0_combout  & (\dmem_rtl_0|auto_generated|addrstall_reg_b [0])) # (\LdMAR~0_combout  & 
// (((!\memin[15]~241_combout ) # (\WideOr32~0_combout )))) ) ) ) # ( !\memin[15]~51_combout  & ( !\regs~576_combout  & ( (\dmem_rtl_0|auto_generated|addrstall_reg_b [0]) # (\LdMAR~0_combout ) ) ) )

	.dataa(!\LdMAR~0_combout ),
	.datab(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.datac(!\memin[15]~241_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\memin[15]~51_combout ),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h7777727777777272;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N34
dffeas \MAR[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[2] .is_wysiwyg = "true";
defparam \MAR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \MAR[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[3] .is_wysiwyg = "true";
defparam \MAR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \MAR[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[4] .is_wysiwyg = "true";
defparam \MAR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N12
cyclonev_lcell_comb \memin[5]~160 (
// Equation(s):
// \memin[5]~160_combout  = ( !\WideOr30~0_combout  & ( \ShOff~0_combout  & ( (\Decoder3~0_combout  & !IR[11]) ) ) )

	.dataa(gnd),
	.datab(!\Decoder3~0_combout ),
	.datac(gnd),
	.datad(!IR[11]),
	.datae(!\WideOr30~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~160 .extended_lut = "off";
defparam \memin[5]~160 .lut_mask = 64'h0000000033000000;
defparam \memin[5]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \B[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \B[5] .is_wysiwyg = "true";
defparam \B[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A[5] .is_wysiwyg = "true";
defparam \A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N48
cyclonev_lcell_comb \memin[5]~162 (
// Equation(s):
// \memin[5]~162_combout  = ( \Selector19~0_combout  & ( A[5] & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & B[5]))) ) ) ) # ( \Selector19~0_combout  & ( !A[5] & ( !B[5] $ (!\Selector18~0_combout ) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!B[5]),
	.datac(!\Selector18~0_combout ),
	.datad(gnd),
	.datae(!\Selector19~0_combout ),
	.dataf(!A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~162 .extended_lut = "off";
defparam \memin[5]~162 .lut_mask = 64'h00003C3C0000E1E1;
defparam \memin[5]~162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N0
cyclonev_lcell_comb \regs~341feeder (
// Equation(s):
// \regs~341feeder_combout  = ( \memin[21]~177_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~341feeder .extended_lut = "off";
defparam \regs~341feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~341feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N1
dffeas \regs~341 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~341 .is_wysiwyg = "true";
defparam \regs~341 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \regs~85feeder (
// Equation(s):
// \regs~85feeder_combout  = ( \memin[21]~177_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~85feeder .extended_lut = "off";
defparam \regs~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N38
dffeas \regs~85 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~85 .is_wysiwyg = "true";
defparam \regs~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N41
dffeas \regs~469 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~469 .is_wysiwyg = "true";
defparam \regs~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N44
dffeas \regs~213 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~213 .is_wysiwyg = "true";
defparam \regs~213 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N42
cyclonev_lcell_comb \regs~624 (
// Equation(s):
// \regs~624_combout  = ( \regs~213_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~341_q )) # (\Selector13~5_combout  & ((\regs~469_q ))) ) ) ) # ( !\regs~213_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~341_q )) # 
// (\Selector13~5_combout  & ((\regs~469_q ))) ) ) ) # ( \regs~213_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~85_q ) ) ) ) # ( !\regs~213_q  & ( !\Selector12~5_combout  & ( (\regs~85_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~341_q ),
	.datab(!\regs~85_q ),
	.datac(!\regs~469_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~213_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~624 .extended_lut = "off";
defparam \regs~624 .lut_mask = 64'h330033FF550F550F;
defparam \regs~624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N50
dffeas \regs~405 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~405 .is_wysiwyg = "true";
defparam \regs~405 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N12
cyclonev_lcell_comb \regs~21feeder (
// Equation(s):
// \regs~21feeder_combout  = ( \memin[21]~177_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~21feeder .extended_lut = "off";
defparam \regs~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N14
dffeas \regs~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~21 .is_wysiwyg = "true";
defparam \regs~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \regs~277feeder (
// Equation(s):
// \regs~277feeder_combout  = ( \memin[21]~177_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~277feeder .extended_lut = "off";
defparam \regs~277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~277feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N37
dffeas \regs~277 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~277 .is_wysiwyg = "true";
defparam \regs~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N20
dffeas \regs~149 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~149 .is_wysiwyg = "true";
defparam \regs~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N18
cyclonev_lcell_comb \regs~622 (
// Equation(s):
// \regs~622_combout  = ( \regs~149_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~277_q ))) # (\Selector13~5_combout  & (\regs~405_q )) ) ) ) # ( !\regs~149_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~277_q ))) 
// # (\Selector13~5_combout  & (\regs~405_q )) ) ) ) # ( \regs~149_q  & ( !\Selector12~5_combout  & ( (\regs~21_q ) # (\Selector13~5_combout ) ) ) ) # ( !\regs~149_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & \regs~21_q ) ) ) )

	.dataa(!\regs~405_q ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~21_q ),
	.datad(!\regs~277_q ),
	.datae(!\regs~149_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~622 .extended_lut = "off";
defparam \regs~622 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \regs~622 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \regs~373 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~373 .is_wysiwyg = "true";
defparam \regs~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \regs~501 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~501 .is_wysiwyg = "true";
defparam \regs~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N44
dffeas \regs~117 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~117 .is_wysiwyg = "true";
defparam \regs~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N38
dffeas \regs~245 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~245 .is_wysiwyg = "true";
defparam \regs~245 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N36
cyclonev_lcell_comb \regs~625 (
// Equation(s):
// \regs~625_combout  = ( \regs~245_q  & ( \Selector13~5_combout  & ( (!\Selector12~5_combout ) # (\regs~501_q ) ) ) ) # ( !\regs~245_q  & ( \Selector13~5_combout  & ( (\Selector12~5_combout  & \regs~501_q ) ) ) ) # ( \regs~245_q  & ( !\Selector13~5_combout  
// & ( (!\Selector12~5_combout  & ((\regs~117_q ))) # (\Selector12~5_combout  & (\regs~373_q )) ) ) ) # ( !\regs~245_q  & ( !\Selector13~5_combout  & ( (!\Selector12~5_combout  & ((\regs~117_q ))) # (\Selector12~5_combout  & (\regs~373_q )) ) ) )

	.dataa(!\regs~373_q ),
	.datab(!\Selector12~5_combout ),
	.datac(!\regs~501_q ),
	.datad(!\regs~117_q ),
	.datae(!\regs~245_q ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~625 .extended_lut = "off";
defparam \regs~625 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \regs~625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N49
dffeas \regs~181 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~181 .is_wysiwyg = "true";
defparam \regs~181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y22_N12
cyclonev_lcell_comb \regs~53feeder (
// Equation(s):
// \regs~53feeder_combout  = ( \memin[21]~177_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~53feeder .extended_lut = "off";
defparam \regs~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y22_N13
dffeas \regs~53 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~53 .is_wysiwyg = "true";
defparam \regs~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N57
cyclonev_lcell_comb \regs~437feeder (
// Equation(s):
// \regs~437feeder_combout  = ( \memin[21]~177_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~437feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~437feeder .extended_lut = "off";
defparam \regs~437feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~437feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N58
dffeas \regs~437 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~437 .is_wysiwyg = "true";
defparam \regs~437 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \regs~309feeder (
// Equation(s):
// \regs~309feeder_combout  = ( \memin[21]~177_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~309feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~309feeder .extended_lut = "off";
defparam \regs~309feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~309feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N37
dffeas \regs~309 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~309 .is_wysiwyg = "true";
defparam \regs~309 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N51
cyclonev_lcell_comb \regs~623_Duplicate (
// Equation(s):
// \regs~623_Duplicate_700  = ( \regs~309_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_15 ) # (\regs~437_q ) ) ) ) # ( !\regs~309_q  & ( \Selector12~5_combout  & ( (\Selector13~5_Duplicate_15  & \regs~437_q ) ) ) ) # ( \regs~309_q  & ( 
// !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_15  & ((\regs~53_q ))) # (\Selector13~5_Duplicate_15  & (\regs~181_q )) ) ) ) # ( !\regs~309_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_15  & ((\regs~53_q ))) # 
// (\Selector13~5_Duplicate_15  & (\regs~181_q )) ) ) )

	.dataa(!\regs~181_q ),
	.datab(!\regs~53_q ),
	.datac(!\Selector13~5_Duplicate_15 ),
	.datad(!\regs~437_q ),
	.datae(!\regs~309_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~623_Duplicate_700 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~623_Duplicate .extended_lut = "off";
defparam \regs~623_Duplicate .lut_mask = 64'h35353535000FF0FF;
defparam \regs~623_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N54
cyclonev_lcell_comb \regs~626_Duplicate (
// Equation(s):
// \regs~626_Duplicate_701  = ( \regs~625_combout  & ( \regs~623_Duplicate_700  & ( (!\Selector15~5_combout  & ((!\Selector14~5_combout  & ((!\regs~622_combout ))) # (\Selector14~5_combout  & (!\regs~624_combout )))) ) ) ) # ( !\regs~625_combout  & ( 
// \regs~623_Duplicate_700  & ( (!\Selector14~5_combout  & (((!\regs~622_combout  & !\Selector15~5_combout )))) # (\Selector14~5_combout  & ((!\regs~624_combout ) # ((\Selector15~5_combout )))) ) ) ) # ( \regs~625_combout  & ( !\regs~623_Duplicate_700  & ( 
// (!\Selector14~5_combout  & (((!\regs~622_combout ) # (\Selector15~5_combout )))) # (\Selector14~5_combout  & (!\regs~624_combout  & ((!\Selector15~5_combout )))) ) ) ) # ( !\regs~625_combout  & ( !\regs~623_Duplicate_700  & ( ((!\Selector14~5_combout  & 
// ((!\regs~622_combout ))) # (\Selector14~5_combout  & (!\regs~624_combout ))) # (\Selector15~5_combout ) ) ) )

	.dataa(!\Selector14~5_combout ),
	.datab(!\regs~624_combout ),
	.datac(!\regs~622_combout ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~625_combout ),
	.dataf(!\regs~623_Duplicate_700 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~626_Duplicate_701 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~626_Duplicate .extended_lut = "off";
defparam \regs~626_Duplicate .lut_mask = 64'hE4FFE4AAE455E400;
defparam \regs~626_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N12
cyclonev_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = (!state[0] & ((!state[1] & (!state[2] $ (!state[4]))) # (state[1] & (state[2] & state[4])))) # (state[0] & (state[1] & (!state[2] $ (!state[4]))))

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!state[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~0 .extended_lut = "off";
defparam \WideOr23~0 .lut_mask = 64'h0992099209920992;
defparam \WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N36
cyclonev_lcell_comb \memin[28]~38 (
// Equation(s):
// \memin[28]~38_combout  = ( \WideOr23~0_combout  & ( \memin[20]~1_combout  & ( (!\WideOr23~1_combout  & ((!state[3]) # (!\WideOr23~2_combout ))) ) ) ) # ( !\WideOr23~0_combout  & ( \memin[20]~1_combout  & ( (!\WideOr23~1_combout  & !\WideOr23~2_combout ) ) 
// ) )

	.dataa(!state[3]),
	.datab(gnd),
	.datac(!\WideOr23~1_combout ),
	.datad(!\WideOr23~2_combout ),
	.datae(!\WideOr23~0_combout ),
	.dataf(!\memin[20]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~38 .extended_lut = "off";
defparam \memin[28]~38 .lut_mask = 64'h00000000F000F0A0;
defparam \memin[28]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N35
dffeas \B[1]~_Duplicate_15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_16 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_15 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_15 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A[3] .is_wysiwyg = "true";
defparam \A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N14
dffeas \A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A[4] .is_wysiwyg = "true";
defparam \A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N8
dffeas \A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A[2] .is_wysiwyg = "true";
defparam \A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N2
dffeas \B[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B[0] .is_wysiwyg = "true";
defparam \B[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N24
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( B[0] & ( A[5] & ( (!\B[1]~_Duplicate_16  & (A[4])) # (\B[1]~_Duplicate_16  & ((A[2]))) ) ) ) # ( !B[0] & ( A[5] & ( (!\B[1]~_Duplicate_16 ) # (A[3]) ) ) ) # ( B[0] & ( !A[5] & ( (!\B[1]~_Duplicate_16  & (A[4])) # 
// (\B[1]~_Duplicate_16  & ((A[2]))) ) ) ) # ( !B[0] & ( !A[5] & ( (\B[1]~_Duplicate_16  & A[3]) ) ) )

	.dataa(!\B[1]~_Duplicate_16 ),
	.datab(!A[3]),
	.datac(!A[4]),
	.datad(!A[2]),
	.datae(!B[0]),
	.dataf(!A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A[1] .is_wysiwyg = "true";
defparam \A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N51
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( A[1] & ( (!\B[1]~_Duplicate_16  & ((!B[0]) # (\A[0]~DUPLICATE_q ))) ) ) # ( !A[1] & ( (!\B[1]~_Duplicate_16  & (\A[0]~DUPLICATE_q  & B[0])) ) )

	.dataa(!\B[1]~_Duplicate_16 ),
	.datab(!\A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!B[0]),
	.datae(gnd),
	.dataf(!A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h00220022AA22AA22;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N39
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \ShiftLeft0~25_combout  & ( (!B[3] & ((\ShiftLeft0~23_combout ) # (B[2]))) ) ) # ( !\ShiftLeft0~25_combout  & ( (!B[2] & (!B[3] & \ShiftLeft0~23_combout )) ) )

	.dataa(!B[2]),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h00A000A050F050F0;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N38
dffeas \B[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[20]),
	.prn(vcc));
// synopsys translate_off
defparam \B[20] .is_wysiwyg = "true";
defparam \B[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \B[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[19]),
	.prn(vcc));
// synopsys translate_off
defparam \B[19] .is_wysiwyg = "true";
defparam \B[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \A[17] .is_wysiwyg = "true";
defparam \A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N56
dffeas \B[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[16]),
	.prn(vcc));
// synopsys translate_off
defparam \B[16] .is_wysiwyg = "true";
defparam \B[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( A[14] ) + ( B[14] ) + ( \Add1~70  ))
// \Add1~22  = CARRY(( A[14] ) + ( B[14] ) + ( \Add1~70  ))

	.dataa(!A[14]),
	.datab(gnd),
	.datac(!B[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N45
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( B[15] ) + ( A[15] ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( B[15] ) + ( A[15] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[15]),
	.datad(!B[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N48
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \A[16]~DUPLICATE_q  ) + ( B[16] ) + ( \Add1~26  ))
// \Add1~6  = CARRY(( \A[16]~DUPLICATE_q  ) + ( B[16] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(!B[16]),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N12
cyclonev_lcell_comb \memin[16]~262 (
// Equation(s):
// \memin[16]~262_combout  = ( \A[16]~DUPLICATE_q  & ( \Add1~5_sumout  & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & (!\Selector19~0_combout  $ (B[16]))))) ) ) ) # ( !\A[16]~DUPLICATE_q  & ( \Add1~5_sumout  & ( !\Selector18~0_combout  $ 
// (((!\Selector19~0_combout  & (\Selector20~0_combout )) # (\Selector19~0_combout  & ((!B[16]))))) ) ) ) # ( \A[16]~DUPLICATE_q  & ( !\Add1~5_sumout  & ( (!\Selector20~0_combout  & (\Selector19~0_combout  & ((!\Selector18~0_combout )))) # 
// (\Selector20~0_combout  & (!\Selector19~0_combout  $ (!B[16] $ (\Selector18~0_combout )))) ) ) ) # ( !\A[16]~DUPLICATE_q  & ( !\Add1~5_sumout  & ( (!\Selector19~0_combout  & (\Selector20~0_combout  & ((\Selector18~0_combout )))) # (\Selector19~0_combout  
// & ((!B[16] $ (!\Selector18~0_combout )))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector19~0_combout ),
	.datac(!B[16]),
	.datad(!\Selector18~0_combout ),
	.datae(!\A[16]~DUPLICATE_q ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~262 .extended_lut = "off";
defparam \memin[16]~262 .lut_mask = 64'h037436418B74BE41;
defparam \memin[16]~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N27
cyclonev_lcell_comb \memin[16]~263 (
// Equation(s):
// \memin[16]~263_combout  = ( \memin[16]~262_combout  & ( \memin[19]~0_combout  ) ) # ( !\memin[16]~262_combout  & ( (!\Selector19~0_combout  & (\memin[19]~0_combout  & \memin[31]~13_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector19~0_combout ),
	.datac(!\memin[19]~0_combout ),
	.datad(!\memin[31]~13_combout ),
	.datae(gnd),
	.dataf(!\memin[16]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~263 .extended_lut = "off";
defparam \memin[16]~263 .lut_mask = 64'h000C000C0F0F0F0F;
defparam \memin[16]~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N36
cyclonev_lcell_comb \memin[16]~312 (
// Equation(s):
// \memin[16]~312_combout  = ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & ((!PC[16] & (IR[22] & ((\ShOff~0_combout )))) # (PC[16] & (((IR[22] & \ShOff~0_combout )) # (\DrPC~0_combout ))))) ) ) # ( \WideOr30~0_combout  & ( (!IR[23]) # 
// ((\Decoder3~0_combout  & (PC[16] & (\DrPC~0_combout )))) ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(!PC[16]),
	.datac(!IR[23]),
	.datad(!\DrPC~0_combout ),
	.datae(!\WideOr30~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(!IR[22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~312 .extended_lut = "on";
defparam \memin[16]~312 .lut_mask = 64'h0011F0F10515F0F1;
defparam \memin[16]~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N46
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N35
dffeas \MAR[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[2]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N35
dffeas \MAR[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[6] .is_wysiwyg = "true";
defparam \MAR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N59
dffeas \MAR[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[7] .is_wysiwyg = "true";
defparam \MAR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N47
dffeas \B[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[22]~DUPLICATE .is_wysiwyg = "true";
defparam \B[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N53
dffeas \B[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[21]),
	.prn(vcc));
// synopsys translate_off
defparam \B[21] .is_wysiwyg = "true";
defparam \B[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N51
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !B[19] & ( (!B[20] & (!\B[22]~DUPLICATE_q  & !B[21])) ) )

	.dataa(!B[20]),
	.datab(gnd),
	.datac(!\B[22]~DUPLICATE_q ),
	.datad(!B[21]),
	.datae(gnd),
	.dataf(!B[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'hA000A00000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N27
cyclonev_lcell_comb \memin[23]~292 (
// Equation(s):
// \memin[23]~292_combout  = ( \memin[8]~63_combout  & ( (\WideOr23~3_combout  & \memin[31]~13_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr23~3_combout ),
	.datac(!\memin[31]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~292 .extended_lut = "off";
defparam \memin[23]~292 .lut_mask = 64'h0000000003030303;
defparam \memin[23]~292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N46
dffeas \regs~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~25 .is_wysiwyg = "true";
defparam \regs~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N42
cyclonev_lcell_comb \regs~281feeder (
// Equation(s):
// \regs~281feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~281feeder .extended_lut = "off";
defparam \regs~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N44
dffeas \regs~281 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~281 .is_wysiwyg = "true";
defparam \regs~281 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \regs~409feeder (
// Equation(s):
// \regs~409feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~409feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~409feeder .extended_lut = "off";
defparam \regs~409feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~409feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \regs~409 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~409 .is_wysiwyg = "true";
defparam \regs~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N2
dffeas \regs~153 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~153 .is_wysiwyg = "true";
defparam \regs~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \regs~668 (
// Equation(s):
// \regs~668_combout  = ( \regs~153_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_15  & (\regs~281_q )) # (\Selector13~5_Duplicate_15  & ((\regs~409_q ))) ) ) ) # ( !\regs~153_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_15  & 
// (\regs~281_q )) # (\Selector13~5_Duplicate_15  & ((\regs~409_q ))) ) ) ) # ( \regs~153_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_Duplicate_15 ) # (\regs~25_q ) ) ) ) # ( !\regs~153_q  & ( !\Selector12~5_combout  & ( (\regs~25_q  & 
// !\Selector13~5_Duplicate_15 ) ) ) )

	.dataa(!\regs~25_q ),
	.datab(!\regs~281_q ),
	.datac(!\regs~409_q ),
	.datad(!\Selector13~5_Duplicate_15 ),
	.datae(!\regs~153_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~668 .extended_lut = "off";
defparam \regs~668 .lut_mask = 64'h550055FF330F330F;
defparam \regs~668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y21_N30
cyclonev_lcell_comb \regs~473feeder (
// Equation(s):
// \regs~473feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~473feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~473feeder .extended_lut = "off";
defparam \regs~473feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~473feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y21_N31
dffeas \regs~473 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~473 .is_wysiwyg = "true";
defparam \regs~473 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N18
cyclonev_lcell_comb \regs~345feeder (
// Equation(s):
// \regs~345feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~345feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~345feeder .extended_lut = "off";
defparam \regs~345feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~345feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N20
dffeas \regs~345 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~345 .is_wysiwyg = "true";
defparam \regs~345 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N6
cyclonev_lcell_comb \regs~89feeder (
// Equation(s):
// \regs~89feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~89feeder .extended_lut = "off";
defparam \regs~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \regs~89 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~89 .is_wysiwyg = "true";
defparam \regs~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N2
dffeas \regs~217 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~217 .is_wysiwyg = "true";
defparam \regs~217 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \regs~670 (
// Equation(s):
// \regs~670_combout  = ( \regs~217_q  & ( \Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout ) # (\regs~473_q ) ) ) ) # ( !\regs~217_q  & ( \Selector13~5_Duplicate_15  & ( (\regs~473_q  & \Selector12~5_combout ) ) ) ) # ( \regs~217_q  & ( 
// !\Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout  & ((\regs~89_q ))) # (\Selector12~5_combout  & (\regs~345_q )) ) ) ) # ( !\regs~217_q  & ( !\Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout  & ((\regs~89_q ))) # (\Selector12~5_combout  & 
// (\regs~345_q )) ) ) )

	.dataa(!\regs~473_q ),
	.datab(!\regs~345_q ),
	.datac(!\regs~89_q ),
	.datad(!\Selector12~5_combout ),
	.datae(!\regs~217_q ),
	.dataf(!\Selector13~5_Duplicate_15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~670 .extended_lut = "off";
defparam \regs~670 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \regs~441feeder (
// Equation(s):
// \regs~441feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~441feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~441feeder .extended_lut = "off";
defparam \regs~441feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~441feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N55
dffeas \regs~441 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~441 .is_wysiwyg = "true";
defparam \regs~441 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \regs~313feeder (
// Equation(s):
// \regs~313feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~313feeder .extended_lut = "off";
defparam \regs~313feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~313feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N13
dffeas \regs~313 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~313 .is_wysiwyg = "true";
defparam \regs~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y21_N0
cyclonev_lcell_comb \regs~57feeder (
// Equation(s):
// \regs~57feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~57feeder .extended_lut = "off";
defparam \regs~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y21_N1
dffeas \regs~57 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~57 .is_wysiwyg = "true";
defparam \regs~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N38
dffeas \regs~185 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~185 .is_wysiwyg = "true";
defparam \regs~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \regs~669 (
// Equation(s):
// \regs~669_combout  = ( \regs~185_q  & ( \Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout ) # (\regs~441_q ) ) ) ) # ( !\regs~185_q  & ( \Selector13~5_Duplicate_15  & ( (\regs~441_q  & \Selector12~5_combout ) ) ) ) # ( \regs~185_q  & ( 
// !\Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout  & ((\regs~57_q ))) # (\Selector12~5_combout  & (\regs~313_q )) ) ) ) # ( !\regs~185_q  & ( !\Selector13~5_Duplicate_15  & ( (!\Selector12~5_combout  & ((\regs~57_q ))) # (\Selector12~5_combout  & 
// (\regs~313_q )) ) ) )

	.dataa(!\regs~441_q ),
	.datab(!\regs~313_q ),
	.datac(!\regs~57_q ),
	.datad(!\Selector12~5_combout ),
	.datae(!\regs~185_q ),
	.dataf(!\Selector13~5_Duplicate_15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~669 .extended_lut = "off";
defparam \regs~669 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~669 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \regs~505 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~505 .is_wysiwyg = "true";
defparam \regs~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N49
dffeas \regs~121 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~121 .is_wysiwyg = "true";
defparam \regs~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \regs~377feeder (
// Equation(s):
// \regs~377feeder_combout  = ( \memin[25]~182_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~377feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~377feeder .extended_lut = "off";
defparam \regs~377feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~377feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N26
dffeas \regs~377 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~377 .is_wysiwyg = "true";
defparam \regs~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N14
dffeas \regs~249 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~249 .is_wysiwyg = "true";
defparam \regs~249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \regs~671 (
// Equation(s):
// \regs~671_combout  = ( \regs~249_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~377_q ))) # (\Selector13~5_combout  & (\regs~505_q )) ) ) ) # ( !\regs~249_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~377_q ))) 
// # (\Selector13~5_combout  & (\regs~505_q )) ) ) ) # ( \regs~249_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~121_q ) ) ) ) # ( !\regs~249_q  & ( !\Selector12~5_combout  & ( (\regs~121_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~505_q ),
	.datab(!\regs~121_q ),
	.datac(!\regs~377_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~249_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~671 .extended_lut = "off";
defparam \regs~671 .lut_mask = 64'h330033FF0F550F55;
defparam \regs~671 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \regs~672 (
// Equation(s):
// \regs~672_combout  = ( \regs~669_combout  & ( \regs~671_combout  & ( ((!\Selector14~5_combout  & (\regs~668_combout )) # (\Selector14~5_combout  & ((\regs~670_combout )))) # (\Selector15~5_combout ) ) ) ) # ( !\regs~669_combout  & ( \regs~671_combout  & ( 
// (!\Selector15~5_combout  & ((!\Selector14~5_combout  & (\regs~668_combout )) # (\Selector14~5_combout  & ((\regs~670_combout ))))) # (\Selector15~5_combout  & (((\Selector14~5_combout )))) ) ) ) # ( \regs~669_combout  & ( !\regs~671_combout  & ( 
// (!\Selector15~5_combout  & ((!\Selector14~5_combout  & (\regs~668_combout )) # (\Selector14~5_combout  & ((\regs~670_combout ))))) # (\Selector15~5_combout  & (((!\Selector14~5_combout )))) ) ) ) # ( !\regs~669_combout  & ( !\regs~671_combout  & ( 
// (!\Selector15~5_combout  & ((!\Selector14~5_combout  & (\regs~668_combout )) # (\Selector14~5_combout  & ((\regs~670_combout ))))) ) ) )

	.dataa(!\regs~668_combout ),
	.datab(!\Selector15~5_combout ),
	.datac(!\regs~670_combout ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~669_combout ),
	.dataf(!\regs~671_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~672 .extended_lut = "off";
defparam \regs~672 .lut_mask = 64'h440C770C443F773F;
defparam \regs~672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N50
dffeas \B[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[25]),
	.prn(vcc));
// synopsys translate_off
defparam \B[25] .is_wysiwyg = "true";
defparam \B[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N38
dffeas \B[1]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_1 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate .is_wysiwyg = "true";
defparam \B[1]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N44
dffeas \B[0]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_2 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate .is_wysiwyg = "true";
defparam \B[0]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N38
dffeas \A[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[24]~DUPLICATE .is_wysiwyg = "true";
defparam \A[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N18
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( A[26] & ( A[27] & ( ((!\B[0]~_Duplicate_2  & (\A[24]~DUPLICATE_q )) # (\B[0]~_Duplicate_2  & ((A[25])))) # (\B[1]~_Duplicate_1 ) ) ) ) # ( !A[26] & ( A[27] & ( (!\B[1]~_Duplicate_1  & ((!\B[0]~_Duplicate_2  & 
// (\A[24]~DUPLICATE_q )) # (\B[0]~_Duplicate_2  & ((A[25]))))) # (\B[1]~_Duplicate_1  & (\B[0]~_Duplicate_2 )) ) ) ) # ( A[26] & ( !A[27] & ( (!\B[1]~_Duplicate_1  & ((!\B[0]~_Duplicate_2  & (\A[24]~DUPLICATE_q )) # (\B[0]~_Duplicate_2  & ((A[25]))))) # 
// (\B[1]~_Duplicate_1  & (!\B[0]~_Duplicate_2 )) ) ) ) # ( !A[26] & ( !A[27] & ( (!\B[1]~_Duplicate_1  & ((!\B[0]~_Duplicate_2  & (\A[24]~DUPLICATE_q )) # (\B[0]~_Duplicate_2  & ((A[25]))))) ) ) )

	.dataa(!\B[1]~_Duplicate_1 ),
	.datab(!\B[0]~_Duplicate_2 ),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!A[25]),
	.datae(!A[26]),
	.dataf(!A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \B[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[29]~DUPLICATE .is_wysiwyg = "true";
defparam \B[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N30
cyclonev_lcell_comb \memin[29]~80 (
// Equation(s):
// \memin[29]~80_combout  = ( \B[29]~DUPLICATE_q  & ( \A[29]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\B[29]~DUPLICATE_q ),
	.dataf(!\A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~80 .extended_lut = "off";
defparam \memin[29]~80 .lut_mask = 64'h000000000000FFFF;
defparam \memin[29]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N52
dffeas \A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \A[29] .is_wysiwyg = "true";
defparam \A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N52
dffeas \B[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[28]~DUPLICATE .is_wysiwyg = "true";
defparam \B[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \memin[28]~157 (
// Equation(s):
// \memin[28]~157_combout  = ( \B[28]~DUPLICATE_q  & ( \A[28]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~157 .extended_lut = "off";
defparam \memin[28]~157 .lut_mask = 64'h000000000F0F0F0F;
defparam \memin[28]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N53
dffeas \B[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[28]),
	.prn(vcc));
// synopsys translate_off
defparam \B[28] .is_wysiwyg = "true";
defparam \B[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \A[28] .is_wysiwyg = "true";
defparam \A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N21
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \A[27]~DUPLICATE_q  ) + ( B[27] ) + ( \Add1~122  ))
// \Add1~90  = CARRY(( \A[27]~DUPLICATE_q  ) + ( B[27] ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[27]),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( A[28] ) + ( B[28] ) + ( \Add1~90  ))
// \Add1~98  = CARRY(( A[28] ) + ( B[28] ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[28]),
	.datad(!A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \memin[28]~269 (
// Equation(s):
// \memin[28]~269_combout  = ( \memin[28]~157_combout  & ( \Add1~97_sumout  & ( (!\Selector20~0_combout  & \memin[31]~79_combout ) ) ) ) # ( !\memin[28]~157_combout  & ( \Add1~97_sumout  & ( (\memin[31]~79_combout  & ((!\Selector20~0_combout ) # 
// (\Selector18~0_combout ))) ) ) ) # ( \memin[28]~157_combout  & ( !\Add1~97_sumout  & ( (!\Selector20~0_combout  & (\memin[31]~79_combout  & \Selector18~0_combout )) ) ) ) # ( !\memin[28]~157_combout  & ( !\Add1~97_sumout  & ( (\memin[31]~79_combout  & 
// \Selector18~0_combout ) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(gnd),
	.datac(!\memin[31]~79_combout ),
	.datad(!\Selector18~0_combout ),
	.datae(!\memin[28]~157_combout ),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~269 .extended_lut = "off";
defparam \memin[28]~269 .lut_mask = 64'h000F000A0A0F0A0A;
defparam \memin[28]~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N43
dffeas \B[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[27]~DUPLICATE .is_wysiwyg = "true";
defparam \B[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N44
dffeas \B[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[26]),
	.prn(vcc));
// synopsys translate_off
defparam \B[26] .is_wysiwyg = "true";
defparam \B[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N56
dffeas \B[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[24]~DUPLICATE .is_wysiwyg = "true";
defparam \B[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \A[23] .is_wysiwyg = "true";
defparam \A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N32
dffeas \A[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[22]~DUPLICATE .is_wysiwyg = "true";
defparam \A[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N54
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( !B[18] $ (A[18]) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~86  = CARRY(( !B[18] $ (A[18]) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~87  = SHARE((!B[18] & A[18]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[18]),
	.datad(!A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(\Add2~79 ),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout(\Add2~87 ));
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N57
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( !\A[19]~DUPLICATE_q  $ (B[19]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~118  = CARRY(( !\A[19]~DUPLICATE_q  $ (B[19]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~119  = SHARE((\A[19]~DUPLICATE_q  & !B[19]))

	.dataa(gnd),
	.datab(!\A[19]~DUPLICATE_q ),
	.datac(!B[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(\Add2~87 ),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout(\Add2~119 ));
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( !A[20] $ (B[20]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~126  = CARRY(( !A[20] $ (B[20]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~127  = SHARE((A[20] & !B[20]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[20]),
	.datad(!B[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(\Add2~119 ),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout(\Add2~127 ));
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N3
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( !B[21] $ (A[21]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~110  = CARRY(( !B[21] $ (A[21]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~111  = SHARE((!B[21] & A[21]))

	.dataa(!B[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(\Add2~127 ),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout(\Add2~111 ));
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h000000AA0000AA55;
defparam \Add2~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !\A[22]~DUPLICATE_q  $ (\B[22]~DUPLICATE_q ) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~30  = CARRY(( !\A[22]~DUPLICATE_q  $ (\B[22]~DUPLICATE_q ) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~31  = SHARE((\A[22]~DUPLICATE_q  & !\B[22]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[22]~DUPLICATE_q ),
	.datad(!\B[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(\Add2~111 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N9
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( !B[23] $ (A[23]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~74  = CARRY(( !B[23] $ (A[23]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~75  = SHARE((!B[23] & A[23]))

	.dataa(gnd),
	.datab(!B[23]),
	.datac(!A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout(\Add2~75 ));
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N12
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( !A[24] $ (\B[24]~DUPLICATE_q ) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~82  = CARRY(( !A[24] $ (\B[24]~DUPLICATE_q ) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~83  = SHARE((A[24] & !\B[24]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[24]),
	.datad(!\B[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(\Add2~75 ),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout(\Add2~83 ));
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N15
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( !B[25] $ (A[25]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~114  = CARRY(( !B[25] $ (A[25]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~115  = SHARE((!B[25] & A[25]))

	.dataa(!B[25]),
	.datab(gnd),
	.datac(!A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(\Add2~83 ),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout(\Add2~115 ));
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N18
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( !B[26] $ (\A[26]~DUPLICATE_q ) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~122  = CARRY(( !B[26] $ (\A[26]~DUPLICATE_q ) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~123  = SHARE((!B[26] & \A[26]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!B[26]),
	.datac(gnd),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(\Add2~115 ),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout(\Add2~123 ));
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h000000CC0000CC33;
defparam \Add2~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N21
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( !\B[27]~DUPLICATE_q  $ (\A[27]~DUPLICATE_q ) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~90  = CARRY(( !\B[27]~DUPLICATE_q  $ (\A[27]~DUPLICATE_q ) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~91  = SHARE((!\B[27]~DUPLICATE_q  & \A[27]~DUPLICATE_q ))

	.dataa(!\B[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(\Add2~123 ),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout(\Add2~91 ));
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000000AA0000AA55;
defparam \Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( !\A[28]~DUPLICATE_q  $ (\B[28]~DUPLICATE_q ) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~98  = CARRY(( !\A[28]~DUPLICATE_q  $ (\B[28]~DUPLICATE_q ) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~99  = SHARE((\A[28]~DUPLICATE_q  & !\B[28]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!\B[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(\Add2~91 ),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout(\Add2~99 ));
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \Selector18~0_combout  & ( \Selector20~0_combout  & ( !\A[28]~DUPLICATE_q  $ (\B[28]~DUPLICATE_q ) ) ) ) # ( !\Selector18~0_combout  & ( \Selector20~0_combout  & ( !\A[28]~DUPLICATE_q  $ (!\B[28]~DUPLICATE_q ) ) ) ) # ( 
// \Selector18~0_combout  & ( !\Selector20~0_combout  & ( (!\A[28]~DUPLICATE_q  & !\B[28]~DUPLICATE_q ) ) ) ) # ( !\Selector18~0_combout  & ( !\Selector20~0_combout  & ( (\B[28]~DUPLICATE_q ) # (\A[28]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!\B[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h3F3FC0C03C3CC3C3;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N54
cyclonev_lcell_comb \memin[23]~85 (
// Equation(s):
// \memin[23]~85_combout  = ( \WideOr23~0_combout  & ( !\WideOr23~1_combout  & ( (\memin[8]~64_combout  & ((!state[3]) # (!\WideOr23~2_combout ))) ) ) ) # ( !\WideOr23~0_combout  & ( !\WideOr23~1_combout  & ( (!\WideOr23~2_combout  & \memin[8]~64_combout ) ) 
// ) )

	.dataa(!state[3]),
	.datab(!\WideOr23~2_combout ),
	.datac(gnd),
	.datad(!\memin[8]~64_combout ),
	.datae(!\WideOr23~0_combout ),
	.dataf(!\WideOr23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~85 .extended_lut = "off";
defparam \memin[23]~85 .lut_mask = 64'h00CC00EE00000000;
defparam \memin[23]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N51
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( !B[3] & ( !B[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N9
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ShiftLeft0~1_combout  & ( !B[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h00000000FF00FF00;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N26
dffeas \B[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \B[8] .is_wysiwyg = "true";
defparam \B[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N4
dffeas \A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N32
dffeas \B[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \B[10] .is_wysiwyg = "true";
defparam \B[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \B[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \B[9] .is_wysiwyg = "true";
defparam \B[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N35
dffeas \A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A[8] .is_wysiwyg = "true";
defparam \A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N21
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( B[7] ) + ( \A[7]~DUPLICATE_q  ) + ( \Add1~14  ))
// \Add1~46  = CARRY(( B[7] ) + ( \A[7]~DUPLICATE_q  ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[7]~DUPLICATE_q ),
	.datad(!B[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( B[8] ) + ( A[8] ) + ( \Add1~46  ))
// \Add1~54  = CARRY(( B[8] ) + ( A[8] ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[8]),
	.datad(!B[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N27
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( B[9] ) + ( A[9] ) + ( \Add1~54  ))
// \Add1~34  = CARRY(( B[9] ) + ( A[9] ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[9]),
	.datad(!B[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N30
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( B[10] ) + ( A[10] ) + ( \Add1~34  ))
// \Add1~58  = CARRY(( B[10] ) + ( A[10] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[10]),
	.datad(!B[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N33
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( B[11] ) + ( \A[11]~DUPLICATE_q  ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( B[11] ) + ( \A[11]~DUPLICATE_q  ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[11]~DUPLICATE_q ),
	.datad(!B[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N27
cyclonev_lcell_comb \memin[11]~112 (
// Equation(s):
// \memin[11]~112_combout  = ( B[11] & ( \A[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~112 .extended_lut = "off";
defparam \memin[11]~112 .lut_mask = 64'h000000000F0F0F0F;
defparam \memin[11]~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A[11] .is_wysiwyg = "true";
defparam \A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N20
dffeas \B[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \B[6] .is_wysiwyg = "true";
defparam \B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \B[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~DUPLICATE .is_wysiwyg = "true";
defparam \B[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N2
dffeas \A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A[0] .is_wysiwyg = "true";
defparam \A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~10  = CARRY(( !\B[0]~DUPLICATE_q  $ (!A[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~11  = SHARE((!\B[0]~DUPLICATE_q ) # (A[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N3
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !B[1] $ (A[1]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~38  = CARRY(( !B[1] $ (A[1]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~39  = SHARE((!B[1] & A[1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[1]),
	.datad(!A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !B[2] $ (A[2]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~18  = CARRY(( !B[2] $ (A[2]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~19  = SHARE((!B[2] & A[2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[2]),
	.datad(!A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(\Add2~39 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N9
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !B[3] $ (A[3]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~2  = CARRY(( !B[3] $ (A[3]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~3  = SHARE((!B[3] & A[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N12
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( !B[4] $ (A[4]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~94  = CARRY(( !B[4] $ (A[4]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~95  = SHARE((!B[4] & A[4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[4]),
	.datad(!A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout(\Add2~95 ));
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N15
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( !B[5] $ (A[5]) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~102  = CARRY(( !B[5] $ (A[5]) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~103  = SHARE((!B[5] & A[5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[5]),
	.datad(!A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(\Add2~95 ),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout(\Add2~103 ));
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N18
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !B[6] $ (A[6]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~14  = CARRY(( !B[6] $ (A[6]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~15  = SHARE((!B[6] & A[6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[6]),
	.datad(!A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(\Add2~103 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N21
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !\A[7]~DUPLICATE_q  $ (B[7]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~46  = CARRY(( !\A[7]~DUPLICATE_q  $ (B[7]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~47  = SHARE((\A[7]~DUPLICATE_q  & !B[7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[7]~DUPLICATE_q ),
	.datad(!B[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N24
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !B[8] $ (A[8]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~54  = CARRY(( !B[8] $ (A[8]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~55  = SHARE((!B[8] & A[8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[8]),
	.datad(!A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(\Add2~47 ),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N27
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !B[9] $ (A[9]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~34  = CARRY(( !B[9] $ (A[9]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~35  = SHARE((!B[9] & A[9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[9]),
	.datad(!A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(\Add2~55 ),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N30
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !B[10] $ (A[10]) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~58  = CARRY(( !B[10] $ (A[10]) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~59  = SHARE((!B[10] & A[10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[10]),
	.datad(!A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(\Add2~35 ),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout(\Add2~59 ));
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N33
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( !B[11] $ (A[11]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( !B[11] $ (A[11]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~63  = SHARE((!B[11] & A[11]))

	.dataa(!B[11]),
	.datab(gnd),
	.datac(!A[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(\Add2~59 ),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout(\Add2~63 ));
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N9
cyclonev_lcell_comb \memin[11]~113 (
// Equation(s):
// \memin[11]~113_combout  = ( \memin[31]~79_combout  & ( \Add2~61_sumout  & ( (!\Selector20~0_combout  & (((\Selector18~0_combout )) # (\Add1~61_sumout ))) # (\Selector20~0_combout  & ((!\Selector18~0_combout  $ (!\memin[11]~112_combout )))) ) ) ) # ( 
// \memin[31]~79_combout  & ( !\Add2~61_sumout  & ( (!\Selector20~0_combout  & (\Add1~61_sumout  & (!\Selector18~0_combout ))) # (\Selector20~0_combout  & ((!\Selector18~0_combout  $ (!\memin[11]~112_combout )))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Add1~61_sumout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\memin[11]~112_combout ),
	.datae(!\memin[31]~79_combout ),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~113 .extended_lut = "off";
defparam \memin[11]~113 .lut_mask = 64'h0000257000002F7A;
defparam \memin[11]~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N4
dffeas \regs~43 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~43 .is_wysiwyg = "true";
defparam \regs~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N11
dffeas \regs~299 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~299 .is_wysiwyg = "true";
defparam \regs~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \regs~427 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~427 .is_wysiwyg = "true";
defparam \regs~427 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N6
cyclonev_lcell_comb \Selector13~5_Duplicate_12 (
// Equation(s):
// \Selector13~5_Duplicate_13  = ( \Selector13~4_combout  & ( (!IR[2]) # (!state[5]) ) ) # ( !\Selector13~4_combout  & ( (!IR[2] & state[5]) ) )

	.dataa(gnd),
	.datab(!IR[2]),
	.datac(!state[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_Duplicate_13 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5_Duplicate_12 .extended_lut = "off";
defparam \Selector13~5_Duplicate_12 .lut_mask = 64'h0C0C0C0CFCFCFCFC;
defparam \Selector13~5_Duplicate_12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N2
dffeas \regs~171 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~171 .is_wysiwyg = "true";
defparam \regs~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N0
cyclonev_lcell_comb \regs~553 (
// Equation(s):
// \regs~553_combout  = ( \regs~171_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & (\regs~299_q )) # (\Selector13~5_Duplicate_13  & ((\regs~427_q ))) ) ) ) # ( !\regs~171_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & 
// (\regs~299_q )) # (\Selector13~5_Duplicate_13  & ((\regs~427_q ))) ) ) ) # ( \regs~171_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_Duplicate_13 ) # (\regs~43_q ) ) ) ) # ( !\regs~171_q  & ( !\Selector12~5_combout  & ( (\regs~43_q  & 
// !\Selector13~5_Duplicate_13 ) ) ) )

	.dataa(!\regs~43_q ),
	.datab(!\regs~299_q ),
	.datac(!\regs~427_q ),
	.datad(!\Selector13~5_Duplicate_13 ),
	.datae(!\regs~171_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~553 .extended_lut = "off";
defparam \regs~553 .lut_mask = 64'h550055FF330F330F;
defparam \regs~553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \regs~267feeder (
// Equation(s):
// \regs~267feeder_combout  = ( \memin[11]~216_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~216_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~267feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~267feeder .extended_lut = "off";
defparam \regs~267feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~267feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N55
dffeas \regs~267 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~267 .is_wysiwyg = "true";
defparam \regs~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N49
dffeas \regs~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~11 .is_wysiwyg = "true";
defparam \regs~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N44
dffeas \regs~395 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~395 .is_wysiwyg = "true";
defparam \regs~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N14
dffeas \regs~139 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~139 .is_wysiwyg = "true";
defparam \regs~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N0
cyclonev_lcell_comb \Selector12~5_Duplicate_8 (
// Equation(s):
// \Selector12~5_Duplicate_9  = ( \Selector12~4_combout  & ( (!state[5]) # (!IR[3]) ) ) # ( !\Selector12~4_combout  & ( (state[5] & !IR[3]) ) )

	.dataa(!state[5]),
	.datab(gnd),
	.datac(!IR[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~5_Duplicate_9 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~5_Duplicate_8 .extended_lut = "off";
defparam \Selector12~5_Duplicate_8 .lut_mask = 64'h50505050FAFAFAFA;
defparam \Selector12~5_Duplicate_8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N12
cyclonev_lcell_comb \regs~552 (
// Equation(s):
// \regs~552_combout  = ( \regs~139_q  & ( \Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & (\regs~267_q )) # (\Selector13~5_Duplicate_7  & ((\regs~395_q ))) ) ) ) # ( !\regs~139_q  & ( \Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  
// & (\regs~267_q )) # (\Selector13~5_Duplicate_7  & ((\regs~395_q ))) ) ) ) # ( \regs~139_q  & ( !\Selector12~5_Duplicate_9  & ( (\regs~11_q ) # (\Selector13~5_Duplicate_7 ) ) ) ) # ( !\regs~139_q  & ( !\Selector12~5_Duplicate_9  & ( 
// (!\Selector13~5_Duplicate_7  & \regs~11_q ) ) ) )

	.dataa(!\regs~267_q ),
	.datab(!\Selector13~5_Duplicate_7 ),
	.datac(!\regs~11_q ),
	.datad(!\regs~395_q ),
	.datae(!\regs~139_q ),
	.dataf(!\Selector12~5_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~552 .extended_lut = "off";
defparam \regs~552 .lut_mask = 64'h0C0C3F3F44774477;
defparam \regs~552 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N27
cyclonev_lcell_comb \regs~331feeder (
// Equation(s):
// \regs~331feeder_combout  = ( \memin[11]~216_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~216_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~331feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~331feeder .extended_lut = "off";
defparam \regs~331feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~331feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N28
dffeas \regs~331 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~331 .is_wysiwyg = "true";
defparam \regs~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N16
dffeas \regs~75 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~75 .is_wysiwyg = "true";
defparam \regs~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N41
dffeas \regs~459 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~459 .is_wysiwyg = "true";
defparam \regs~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N56
dffeas \regs~203 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~203 .is_wysiwyg = "true";
defparam \regs~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N54
cyclonev_lcell_comb \regs~554 (
// Equation(s):
// \regs~554_combout  = ( \regs~203_q  & ( \Selector13~5_combout  & ( (!\Selector12~5_combout ) # (\regs~459_q ) ) ) ) # ( !\regs~203_q  & ( \Selector13~5_combout  & ( (\Selector12~5_combout  & \regs~459_q ) ) ) ) # ( \regs~203_q  & ( !\Selector13~5_combout  
// & ( (!\Selector12~5_combout  & ((\regs~75_q ))) # (\Selector12~5_combout  & (\regs~331_q )) ) ) ) # ( !\regs~203_q  & ( !\Selector13~5_combout  & ( (!\Selector12~5_combout  & ((\regs~75_q ))) # (\Selector12~5_combout  & (\regs~331_q )) ) ) )

	.dataa(!\regs~331_q ),
	.datab(!\regs~75_q ),
	.datac(!\Selector12~5_combout ),
	.datad(!\regs~459_q ),
	.datae(!\regs~203_q ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~554 .extended_lut = "off";
defparam \regs~554 .lut_mask = 64'h35353535000FF0FF;
defparam \regs~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \regs~363feeder (
// Equation(s):
// \regs~363feeder_combout  = ( \memin[11]~216_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~216_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~363feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~363feeder .extended_lut = "off";
defparam \regs~363feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~363feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \regs~363 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~363 .is_wysiwyg = "true";
defparam \regs~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N47
dffeas \regs~491 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~491 .is_wysiwyg = "true";
defparam \regs~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N59
dffeas \regs~107 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~107 .is_wysiwyg = "true";
defparam \regs~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N26
dffeas \regs~235 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~235 .is_wysiwyg = "true";
defparam \regs~235 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N24
cyclonev_lcell_comb \regs~555 (
// Equation(s):
// \regs~555_combout  = ( \regs~235_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~363_q )) # (\Selector13~5_combout  & ((\regs~491_q ))) ) ) ) # ( !\regs~235_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~363_q )) # 
// (\Selector13~5_combout  & ((\regs~491_q ))) ) ) ) # ( \regs~235_q  & ( !\Selector12~5_combout  & ( (\regs~107_q ) # (\Selector13~5_combout ) ) ) ) # ( !\regs~235_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & \regs~107_q ) ) ) )

	.dataa(!\regs~363_q ),
	.datab(!\regs~491_q ),
	.datac(!\Selector13~5_combout ),
	.datad(!\regs~107_q ),
	.datae(!\regs~235_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~555 .extended_lut = "off";
defparam \regs~555 .lut_mask = 64'h00F00FFF53535353;
defparam \regs~555 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N18
cyclonev_lcell_comb \regs~556 (
// Equation(s):
// \regs~556_combout  = ( \regs~554_combout  & ( \regs~555_combout  & ( (!\Selector14~5_combout  & ((!\Selector15~5_combout  & ((!\regs~552_combout ))) # (\Selector15~5_combout  & (!\regs~553_combout )))) ) ) ) # ( !\regs~554_combout  & ( \regs~555_combout  
// & ( (!\Selector14~5_combout  & ((!\Selector15~5_combout  & ((!\regs~552_combout ))) # (\Selector15~5_combout  & (!\regs~553_combout )))) # (\Selector14~5_combout  & (((!\Selector15~5_combout )))) ) ) ) # ( \regs~554_combout  & ( !\regs~555_combout  & ( 
// (!\Selector14~5_combout  & ((!\Selector15~5_combout  & ((!\regs~552_combout ))) # (\Selector15~5_combout  & (!\regs~553_combout )))) # (\Selector14~5_combout  & (((\Selector15~5_combout )))) ) ) ) # ( !\regs~554_combout  & ( !\regs~555_combout  & ( 
// ((!\Selector15~5_combout  & ((!\regs~552_combout ))) # (\Selector15~5_combout  & (!\regs~553_combout ))) # (\Selector14~5_combout ) ) ) )

	.dataa(!\regs~553_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~552_combout ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~554_combout ),
	.dataf(!\regs~555_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~556 .extended_lut = "off";
defparam \regs~556 .lut_mask = 64'hF3BBC0BBF388C088;
defparam \regs~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N38
dffeas \B[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \B[12] .is_wysiwyg = "true";
defparam \B[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N27
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !B[14] & ( (!B[16] & (!B[13] & !B[15])) ) )

	.dataa(!B[16]),
	.datab(!B[13]),
	.datac(!B[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8080808000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N15
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !B[9] & ( (!B[5] & (!B[6] & !B[10])) ) )

	.dataa(!B[5]),
	.datab(gnd),
	.datac(!B[6]),
	.datad(!B[10]),
	.datae(gnd),
	.dataf(!B[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'hA000A00000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N3
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !B[8] & ( \ShiftRight0~1_combout  & ( (!B[12] & (!B[7] & (\ShiftRight0~2_combout  & !B[11]))) ) ) )

	.dataa(!B[12]),
	.datab(!B[7]),
	.datac(!\ShiftRight0~2_combout ),
	.datad(!B[11]),
	.datae(!B[8]),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h0000000008000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N42
cyclonev_lcell_comb \memin[15]~69 (
// Equation(s):
// \memin[15]~69_combout  = ( \ShiftRight0~6_combout  & ( (\ShiftRight0~3_combout  & (!B[4] & (!\Selector20~0_combout  & \ShiftRight0~0_combout ))) ) )

	.dataa(!\ShiftRight0~3_combout ),
	.datab(!B[4]),
	.datac(!\Selector20~0_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~69 .extended_lut = "off";
defparam \memin[15]~69 .lut_mask = 64'h0000000000400040;
defparam \memin[15]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N5
dffeas \A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A[12] .is_wysiwyg = "true";
defparam \A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N8
dffeas \B[0]~_Duplicate_9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_10 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_9 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_9 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N56
dffeas \B[1]~_Duplicate_8DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_8DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_8DUPLICATE .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_8DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N32
dffeas \A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A[13] .is_wysiwyg = "true";
defparam \A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N57
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( \B[1]~_Duplicate_8DUPLICATE_q  & ( A[13] & ( (!\B[0]~_Duplicate_10 ) # (A[14]) ) ) ) # ( !\B[1]~_Duplicate_8DUPLICATE_q  & ( A[13] & ( (!\B[0]~_Duplicate_10  & (A[11])) # (\B[0]~_Duplicate_10  & ((A[12]))) ) ) ) # ( 
// \B[1]~_Duplicate_8DUPLICATE_q  & ( !A[13] & ( (\B[0]~_Duplicate_10  & A[14]) ) ) ) # ( !\B[1]~_Duplicate_8DUPLICATE_q  & ( !A[13] & ( (!\B[0]~_Duplicate_10  & (A[11])) # (\B[0]~_Duplicate_10  & ((A[12]))) ) ) )

	.dataa(!A[11]),
	.datab(!A[12]),
	.datac(!\B[0]~_Duplicate_10 ),
	.datad(!A[14]),
	.datae(!\B[1]~_Duplicate_8DUPLICATE_q ),
	.dataf(!A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h5353000F5353F0FF;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N14
dffeas \A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \A[16] .is_wysiwyg = "true";
defparam \A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N38
dffeas \A[17]~_Duplicate_4DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[17]~_Duplicate_4DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[17]~_Duplicate_4DUPLICATE .is_wysiwyg = "true";
defparam \A[17]~_Duplicate_4DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N20
dffeas \A[15]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[15]~_Duplicate_5 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[15]~_Duplicate .is_wysiwyg = "true";
defparam \A[15]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N15
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \A[17]~_Duplicate_4DUPLICATE_q  & ( \A[15]~_Duplicate_5  & ( (!\B[0]~_Duplicate_14DUPLICATE_q ) # ((!\B[1]~_Duplicate_12DUPLICATE_q  & ((A[16]))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (A[18]))) ) ) ) # ( 
// !\A[17]~_Duplicate_4DUPLICATE_q  & ( \A[15]~_Duplicate_5  & ( (!\B[1]~_Duplicate_12DUPLICATE_q  & (((!\B[0]~_Duplicate_14DUPLICATE_q ) # (A[16])))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (A[18] & ((\B[0]~_Duplicate_14DUPLICATE_q )))) ) ) ) # ( 
// \A[17]~_Duplicate_4DUPLICATE_q  & ( !\A[15]~_Duplicate_5  & ( (!\B[1]~_Duplicate_12DUPLICATE_q  & (((A[16] & \B[0]~_Duplicate_14DUPLICATE_q )))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (((!\B[0]~_Duplicate_14DUPLICATE_q )) # (A[18]))) ) ) ) # ( 
// !\A[17]~_Duplicate_4DUPLICATE_q  & ( !\A[15]~_Duplicate_5  & ( (\B[0]~_Duplicate_14DUPLICATE_q  & ((!\B[1]~_Duplicate_12DUPLICATE_q  & ((A[16]))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (A[18])))) ) ) )

	.dataa(!A[18]),
	.datab(!A[16]),
	.datac(!\B[1]~_Duplicate_12DUPLICATE_q ),
	.datad(!\B[0]~_Duplicate_14DUPLICATE_q ),
	.datae(!\A[17]~_Duplicate_4DUPLICATE_q ),
	.dataf(!\A[15]~_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h00350F35F035FF35;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N53
dffeas \A[19]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[19]~_Duplicate_2 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[19]~_Duplicate .is_wysiwyg = "true";
defparam \A[19]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N14
dffeas \A[21]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[21]~_Duplicate_1 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[21]~_Duplicate .is_wysiwyg = "true";
defparam \A[21]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N15
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( A[20] & ( \A[21]~_Duplicate_1  & ( (!\B[1]~_Duplicate_1  & (((\A[19]~_Duplicate_2 ) # (\B[0]~_Duplicate_2 )))) # (\B[1]~_Duplicate_1  & (((!\B[0]~_Duplicate_2 )) # (\A[22]~DUPLICATE_q ))) ) ) ) # ( !A[20] & ( 
// \A[21]~_Duplicate_1  & ( (!\B[1]~_Duplicate_1  & (((!\B[0]~_Duplicate_2  & \A[19]~_Duplicate_2 )))) # (\B[1]~_Duplicate_1  & (((!\B[0]~_Duplicate_2 )) # (\A[22]~DUPLICATE_q ))) ) ) ) # ( A[20] & ( !\A[21]~_Duplicate_1  & ( (!\B[1]~_Duplicate_1  & 
// (((\A[19]~_Duplicate_2 ) # (\B[0]~_Duplicate_2 )))) # (\B[1]~_Duplicate_1  & (\A[22]~DUPLICATE_q  & (\B[0]~_Duplicate_2 ))) ) ) ) # ( !A[20] & ( !\A[21]~_Duplicate_1  & ( (!\B[1]~_Duplicate_1  & (((!\B[0]~_Duplicate_2  & \A[19]~_Duplicate_2 )))) # 
// (\B[1]~_Duplicate_1  & (\A[22]~DUPLICATE_q  & (\B[0]~_Duplicate_2 ))) ) ) )

	.dataa(!\B[1]~_Duplicate_1 ),
	.datab(!\A[22]~DUPLICATE_q ),
	.datac(!\B[0]~_Duplicate_2 ),
	.datad(!\A[19]~_Duplicate_2 ),
	.datae(!A[20]),
	.dataf(!\A[21]~_Duplicate_1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N0
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \ShiftRight0~8_combout  & ( \ShiftRight0~9_combout  & ( ((!B[2] & (\ShiftRight0~14_combout )) # (B[2] & ((\ShiftRight0~15_combout )))) # (B[3]) ) ) ) # ( !\ShiftRight0~8_combout  & ( \ShiftRight0~9_combout  & ( (!B[2] & 
// (\ShiftRight0~14_combout  & ((!B[3])))) # (B[2] & (((B[3]) # (\ShiftRight0~15_combout )))) ) ) ) # ( \ShiftRight0~8_combout  & ( !\ShiftRight0~9_combout  & ( (!B[2] & (((B[3])) # (\ShiftRight0~14_combout ))) # (B[2] & (((\ShiftRight0~15_combout  & 
// !B[3])))) ) ) ) # ( !\ShiftRight0~8_combout  & ( !\ShiftRight0~9_combout  & ( (!B[3] & ((!B[2] & (\ShiftRight0~14_combout )) # (B[2] & ((\ShiftRight0~15_combout ))))) ) ) )

	.dataa(!\ShiftRight0~14_combout ),
	.datab(!\ShiftRight0~15_combout ),
	.datac(!B[2]),
	.datad(!B[3]),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h530053F0530F53FF;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N15
cyclonev_lcell_comb \ShiftRight0~3_Duplicate_65 (
// Equation(s):
// \ShiftRight0~3_Duplicate_66  = ( \ShiftRight0~2_combout  & ( \ShiftRight0~1_combout  & ( (!B[7] & (!B[8] & (!B[12] & !B[11]))) ) ) )

	.dataa(!B[7]),
	.datab(!B[8]),
	.datac(!B[12]),
	.datad(!B[11]),
	.datae(!\ShiftRight0~2_combout ),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_Duplicate_66 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3_Duplicate_65 .extended_lut = "off";
defparam \ShiftRight0~3_Duplicate_65 .lut_mask = 64'h0000000000008000;
defparam \ShiftRight0~3_Duplicate_65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( B[0] & ( A[2] & ( (!\B[1]~_Duplicate_16 ) # (\A[0]~DUPLICATE_q ) ) ) ) # ( !B[0] & ( A[2] & ( (!\B[1]~_Duplicate_16  & (A[3])) # (\B[1]~_Duplicate_16  & ((A[1]))) ) ) ) # ( B[0] & ( !A[2] & ( (\B[1]~_Duplicate_16  & 
// \A[0]~DUPLICATE_q ) ) ) ) # ( !B[0] & ( !A[2] & ( (!\B[1]~_Duplicate_16  & (A[3])) # (\B[1]~_Duplicate_16  & ((A[1]))) ) ) )

	.dataa(!A[3]),
	.datab(!A[1]),
	.datac(!\B[1]~_Duplicate_16 ),
	.datad(!\A[0]~DUPLICATE_q ),
	.datae(!B[0]),
	.dataf(!A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N24
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \B[0]~DUPLICATE_q  & ( A[5] & ( (!B[1] & (A[6])) # (B[1] & ((A[4]))) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[5] & ( (B[1]) # (\A[7]~DUPLICATE_q ) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[5] & ( (!B[1] & (A[6])) # (B[1] & ((A[4]))) ) ) ) 
// # ( !\B[0]~DUPLICATE_q  & ( !A[5] & ( (\A[7]~DUPLICATE_q  & !B[1]) ) ) )

	.dataa(!\A[7]~DUPLICATE_q ),
	.datab(!A[6]),
	.datac(!A[4]),
	.datad(!B[1]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h5500330F55FF330F;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N54
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \B[0]~DUPLICATE_q  & ( A[8] & ( (B[1]) # (A[10]) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[8] & ( (!B[1] & (\A[11]~DUPLICATE_q )) # (B[1] & ((A[9]))) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[8] & ( (A[10] & !B[1]) ) ) ) # ( 
// !\B[0]~DUPLICATE_q  & ( !A[8] & ( (!B[1] & (\A[11]~DUPLICATE_q )) # (B[1] & ((A[9]))) ) ) )

	.dataa(!\A[11]~DUPLICATE_q ),
	.datab(!A[10]),
	.datac(!A[9]),
	.datad(!B[1]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h550F3300550F33FF;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N9
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \ShiftLeft0~17_combout  & ( (!B[3] & ((!B[2]) # ((\ShiftLeft0~18_combout )))) # (B[3] & (!B[2] & (\ShiftLeft0~0_combout ))) ) ) # ( !\ShiftLeft0~17_combout  & ( (!B[3] & (B[2] & ((\ShiftLeft0~18_combout )))) # (B[3] & (!B[2] & 
// (\ShiftLeft0~0_combout ))) ) )

	.dataa(!B[3]),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h042604268CAE8CAE;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N42
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( !B[4] & ( \ShiftRight0~6_combout  & ( (\ShiftRight0~3_Duplicate_66  & (\Selector20~0_combout  & (\ShiftRight0~0_combout  & \ShiftLeft0~40_combout ))) ) ) )

	.dataa(!\ShiftRight0~3_Duplicate_66 ),
	.datab(!\Selector20~0_combout ),
	.datac(!\ShiftRight0~0_combout ),
	.datad(!\ShiftLeft0~40_combout ),
	.datae(!B[4]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h0000000000010000;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N32
dffeas \A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \A[30] .is_wysiwyg = "true";
defparam \A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N9
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( B[1] & ( \A[27]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[29]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (A[30])) ) ) ) # ( !B[1] & ( \A[27]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # (\A[28]~DUPLICATE_q ) ) ) ) # ( B[1] & ( 
// !\A[27]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[29]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (A[30])) ) ) ) # ( !B[1] & ( !\A[27]~DUPLICATE_q  & ( (\A[28]~DUPLICATE_q  & \B[0]~DUPLICATE_q ) ) ) )

	.dataa(!A[30]),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!\A[29]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h030305F5F3F305F5;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N0
cyclonev_lcell_comb \memin[11]~114 (
// Equation(s):
// \memin[11]~114_combout  = ( \ShiftRight0~10_combout  & ( (B[4] & ((A[31]) # (\ShiftLeft0~1_combout ))) ) ) # ( !\ShiftRight0~10_combout  & ( (B[4] & (!\ShiftLeft0~1_combout  & A[31])) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~114 .extended_lut = "off";
defparam \memin[11]~114 .lut_mask = 64'h0030003003330333;
defparam \memin[11]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N36
cyclonev_lcell_comb \memin[11]~115 (
// Equation(s):
// \memin[11]~115_combout  = ( \ShiftRight0~3_Duplicate_66  & ( \memin[11]~114_combout  & ( (\ShiftRight0~6_combout  & (\ShiftRight0~0_combout  & !\Selector20~0_combout )) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~0_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\ShiftRight0~3_Duplicate_66 ),
	.dataf(!\memin[11]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~115 .extended_lut = "off";
defparam \memin[11]~115 .lut_mask = 64'h0000000000000500;
defparam \memin[11]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N36
cyclonev_lcell_comb \memin[11]~116 (
// Equation(s):
// \memin[11]~116_combout  = ( \memin[3]~2_combout  & ( \memin[11]~115_combout  ) ) # ( \memin[3]~2_combout  & ( !\memin[11]~115_combout  & ( (((\memin[15]~69_combout  & \ShiftRight0~57_combout )) # (\Mux20~1_combout )) # (\Mux28~3_combout ) ) ) )

	.dataa(!\Mux28~3_combout ),
	.datab(!\memin[15]~69_combout ),
	.datac(!\ShiftRight0~57_combout ),
	.datad(!\Mux20~1_combout ),
	.datae(!\memin[3]~2_combout ),
	.dataf(!\memin[11]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~116 .extended_lut = "off";
defparam \memin[11]~116 .lut_mask = 64'h000057FF0000FFFF;
defparam \memin[11]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N26
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N8
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N53
dffeas \MAR[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[10] .is_wysiwyg = "true";
defparam \MAR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N28
dffeas \MAR[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[11] .is_wysiwyg = "true";
defparam \MAR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \MAR[12]~feeder (
// Equation(s):
// \MAR[12]~feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[12]~feeder .extended_lut = "off";
defparam \MAR[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \MAR[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[12] .is_wysiwyg = "true";
defparam \MAR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \MAR[13]~feeder (
// Equation(s):
// \MAR[13]~feeder_combout  = ( \memin[13]~231_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[13]~feeder .extended_lut = "off";
defparam \MAR[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N14
dffeas \MAR[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[13] .is_wysiwyg = "true";
defparam \MAR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N50
dffeas \MAR[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[14] .is_wysiwyg = "true";
defparam \MAR[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[11]~216_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280490092302045004838C1A420000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[11]~216_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N12
cyclonev_lcell_comb \dmem~53 (
// Equation(s):
// \dmem~53_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (\dmem~0_q ) # (\dmem~12_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!\dmem~0_q  & (\dmem~12_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!\dmem~0_q  & (\dmem~12_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (\dmem~12_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem~12_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~0_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~53 .extended_lut = "off";
defparam \dmem~53 .lut_mask = 64'h550055F0550F55FF;
defparam \dmem~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N54
cyclonev_lcell_comb \memin[11]~215 (
// Equation(s):
// \memin[11]~215_combout  = ( dmem_rtl_0_bypass[52] & ( \dmem~53_combout  & ( (\memin[31]~9_combout  & ((!\dmem~42_combout ) # (dmem_rtl_0_bypass[51]))) ) ) ) # ( !dmem_rtl_0_bypass[52] & ( \dmem~53_combout  & ( (dmem_rtl_0_bypass[51] & \memin[31]~9_combout 
// ) ) ) ) # ( dmem_rtl_0_bypass[52] & ( !\dmem~53_combout  & ( (dmem_rtl_0_bypass[51] & (\dmem~42_combout  & \memin[31]~9_combout )) ) ) ) # ( !dmem_rtl_0_bypass[52] & ( !\dmem~53_combout  & ( (dmem_rtl_0_bypass[51] & \memin[31]~9_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[51]),
	.datab(!\dmem~42_combout ),
	.datac(!\memin[31]~9_combout ),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[52]),
	.dataf(!\dmem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~215 .extended_lut = "off";
defparam \memin[11]~215 .lut_mask = 64'h0505010105050D0D;
defparam \memin[11]~215 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N45
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( B[11] & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & \A[11]~DUPLICATE_q ))) ) ) # ( !B[11] & ( !\A[11]~DUPLICATE_q  $ (!\Selector18~0_combout ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(gnd),
	.datac(!\A[11]~DUPLICATE_q ),
	.datad(!\Selector18~0_combout ),
	.datae(gnd),
	.dataf(!B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h0FF00FF0FA05FA05;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N48
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[5] & ( (!PC[3] & (!\PC~1_combout  & (!PC[6] $ (!PC[7])))) # (PC[3] & (PC[6] & (!\PC~1_combout  $ (!PC[7])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[5] & ( (\PC~1_combout  & ((!PC[3] & (PC[6] & !PC[7])) # 
// (PC[3] & (!PC[6] $ (PC[7]))))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[5] & ( (!PC[3] & (!PC[7] & (!PC[6] $ (\PC~1_combout )))) # (PC[3] & (((!\PC~1_combout  & PC[7])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[5] & ( (!PC[7] & (!PC[3] & (!PC[6] $ 
// (!\PC~1_combout )))) # (PC[7] & (!\PC~1_combout  & (!PC[3] $ (!PC[6])))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC~1_combout ),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'h2860825006012190;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N36
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( PC[9] & ( \imem~118_combout  & ( (\imem~73_combout  & \imem~36_combout ) ) ) ) # ( !PC[9] & ( \imem~118_combout  & ( \imem~36_combout  ) ) ) # ( PC[9] & ( !\imem~118_combout  & ( (\imem~73_combout  & \imem~36_combout ) ) ) ) # ( 
// !PC[9] & ( !\imem~118_combout  & ( (\imem~73_combout  & \imem~36_combout ) ) ) )

	.dataa(!\imem~73_combout ),
	.datab(!\imem~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(!\imem~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'h1111111133331111;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N37
dffeas \IR[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~119_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[17] .is_wysiwyg = "true";
defparam \IR[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N30
cyclonev_lcell_comb \memin[11]~110 (
// Equation(s):
// \memin[11]~110_combout  = ( \Decoder3~0_combout  & ( IR[17] & ( (!\WideOr30~0_combout  & (\ShOff~0_combout )) # (\WideOr30~0_combout  & ((!IR[19]))) ) ) ) # ( !\Decoder3~0_combout  & ( IR[17] & ( (\WideOr30~0_combout  & !IR[19]) ) ) ) # ( 
// \Decoder3~0_combout  & ( !IR[17] & ( (\WideOr30~0_combout  & !IR[19]) ) ) ) # ( !\Decoder3~0_combout  & ( !IR[17] & ( (\WideOr30~0_combout  & !IR[19]) ) ) )

	.dataa(!\ShOff~0_combout ),
	.datab(!\WideOr30~0_combout ),
	.datac(!IR[19]),
	.datad(gnd),
	.datae(!\Decoder3~0_combout ),
	.dataf(!IR[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~110 .extended_lut = "off";
defparam \memin[11]~110 .lut_mask = 64'h3030303030307474;
defparam \memin[11]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N48
cyclonev_lcell_comb \memin[11]~247 (
// Equation(s):
// \memin[11]~247_combout  = ( \Mux20~2_combout  & ( !\memin[11]~110_combout  & ( (!\memin[11]~215_combout  & (!\memin[23]~85_combout  & ((!PC[11]) # (!\DrPC~1_combout )))) ) ) ) # ( !\Mux20~2_combout  & ( !\memin[11]~110_combout  & ( 
// (!\memin[11]~215_combout  & ((!PC[11]) # (!\DrPC~1_combout ))) ) ) )

	.dataa(!\memin[11]~215_combout ),
	.datab(!PC[11]),
	.datac(!\memin[23]~85_combout ),
	.datad(!\DrPC~1_combout ),
	.datae(!\Mux20~2_combout ),
	.dataf(!\memin[11]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~247 .extended_lut = "off";
defparam \memin[11]~247 .lut_mask = 64'hAA88A08000000000;
defparam \memin[11]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N18
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))
// \Add0~22  = CARRY(( !\PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N21
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~22  ))
// \Add0~14  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N24
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~14  ))
// \Add0~54  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N27
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~54  ))

	.dataa(!PC[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N24
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( state[0] & ( !\ShiftRight0~7_combout  & ( (!state[2]) # (((state[1] & !ALUfunc_buffer[0])) # (state[4])) ) ) ) # ( !state[0] & ( !\ShiftRight0~7_combout  & ( ((!state[2] & (!state[4])) # (state[2] & ((!ALUfunc_buffer[0]) # 
// (state[4])))) # (state[1]) ) ) )

	.dataa(!state[2]),
	.datab(!state[4]),
	.datac(!state[1]),
	.datad(!ALUfunc_buffer[0]),
	.datae(!state[0]),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'hDF9FBFBB00000000;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N45
cyclonev_lcell_comb \memin[11]~249 (
// Equation(s):
// \memin[11]~249_combout  = ( \memin[11]~114_combout  & ( \Mux28~1_combout  ) ) # ( !\memin[11]~114_combout  & ( (!B[4] & (\Mux28~1_combout  & \ShiftRight0~57_combout )) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(!\Mux28~1_combout ),
	.datad(!\ShiftRight0~57_combout ),
	.datae(gnd),
	.dataf(!\memin[11]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~249 .extended_lut = "off";
defparam \memin[11]~249 .lut_mask = 64'h000C000C0F0F0F0F;
defparam \memin[11]~249 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N42
cyclonev_lcell_comb \memin[11]~248 (
// Equation(s):
// \memin[11]~248_combout  = ( \Add2~61_sumout  & ( (!\Selector20~0_combout  & (((\Add1~61_sumout )) # (\Selector18~0_combout ))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ ((!\memin[11]~112_combout )))) ) ) # ( !\Add2~61_sumout  & ( 
// (!\Selector20~0_combout  & (!\Selector18~0_combout  & ((\Add1~61_sumout )))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ ((!\memin[11]~112_combout )))) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!\memin[11]~112_combout ),
	.datad(!\Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~248 .extended_lut = "off";
defparam \memin[11]~248 .lut_mask = 64'h149C149C36BE36BE;
defparam \memin[11]~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N48
cyclonev_lcell_comb \memin[11]~250 (
// Equation(s):
// \memin[11]~250_combout  = ( \memin[11]~249_combout  & ( \memin[11]~248_combout  & ( (!\memin[3]~2_combout  & !\memin[31]~79_combout ) ) ) ) # ( !\memin[11]~249_combout  & ( \memin[11]~248_combout  & ( (!\memin[31]~79_combout  & ((!\memin[3]~2_combout ) # 
// ((!\Mux28~3_combout  & !\Mux20~1_combout )))) ) ) ) # ( \memin[11]~249_combout  & ( !\memin[11]~248_combout  & ( !\memin[3]~2_combout  ) ) ) # ( !\memin[11]~249_combout  & ( !\memin[11]~248_combout  & ( (!\memin[3]~2_combout ) # ((!\Mux28~3_combout  & 
// !\Mux20~1_combout )) ) ) )

	.dataa(!\Mux28~3_combout ),
	.datab(!\Mux20~1_combout ),
	.datac(!\memin[3]~2_combout ),
	.datad(!\memin[31]~79_combout ),
	.datae(!\memin[11]~249_combout ),
	.dataf(!\memin[11]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~250 .extended_lut = "off";
defparam \memin[11]~250 .lut_mask = 64'hF8F8F0F0F800F000;
defparam \memin[11]~250 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N36
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \Add0~49_sumout  & ( \memin[11]~250_combout  & ( (!\memin[11]~247_combout ) # ((!\LdPC~0_combout ) # ((\WideOr32~0_combout  & !\regs~556_combout ))) ) ) ) # ( !\Add0~49_sumout  & ( \memin[11]~250_combout  & ( (\LdPC~0_combout  & 
// ((!\memin[11]~247_combout ) # ((\WideOr32~0_combout  & !\regs~556_combout )))) ) ) ) # ( \Add0~49_sumout  & ( !\memin[11]~250_combout  ) ) # ( !\Add0~49_sumout  & ( !\memin[11]~250_combout  & ( \LdPC~0_combout  ) ) )

	.dataa(!\memin[11]~247_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\LdPC~0_combout ),
	.datad(!\regs~556_combout ),
	.datae(!\Add0~49_sumout ),
	.dataf(!\memin[11]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h0F0FFFFF0B0AFBFA;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N37
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N0
cyclonev_lcell_comb \memin[11]~111 (
// Equation(s):
// \memin[11]~111_combout  = ( \Mux20~2_combout  & ( !\memin[11]~110_combout  & ( (!\memin[23]~85_combout  & ((!PC[11]) # ((!\DrPC~0_combout ) # (!\Decoder3~0_combout )))) ) ) ) # ( !\Mux20~2_combout  & ( !\memin[11]~110_combout  & ( (!PC[11]) # 
// ((!\DrPC~0_combout ) # (!\Decoder3~0_combout )) ) ) )

	.dataa(!\memin[23]~85_combout ),
	.datab(!PC[11]),
	.datac(!\DrPC~0_combout ),
	.datad(!\Decoder3~0_combout ),
	.datae(!\Mux20~2_combout ),
	.dataf(!\memin[11]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~111 .extended_lut = "off";
defparam \memin[11]~111 .lut_mask = 64'hFFFCAAA800000000;
defparam \memin[11]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N27
cyclonev_lcell_comb \memin[11]~216 (
// Equation(s):
// \memin[11]~216_combout  = ( \memin[11]~111_combout  & ( \memin[11]~215_combout  ) ) # ( !\memin[11]~111_combout  & ( \memin[11]~215_combout  ) ) # ( \memin[11]~111_combout  & ( !\memin[11]~215_combout  & ( (((\WideOr32~0_combout  & !\regs~556_combout )) # 
// (\memin[11]~116_combout )) # (\memin[11]~113_combout ) ) ) ) # ( !\memin[11]~111_combout  & ( !\memin[11]~215_combout  ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\memin[11]~113_combout ),
	.datac(!\regs~556_combout ),
	.datad(!\memin[11]~116_combout ),
	.datae(!\memin[11]~111_combout ),
	.dataf(!\memin[11]~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~216 .extended_lut = "off";
defparam \memin[11]~216 .lut_mask = 64'hFFFF73FFFFFFFFFF;
defparam \memin[11]~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N35
dffeas \B[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \B[11] .is_wysiwyg = "true";
defparam \B[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N12
cyclonev_lcell_comb \ShiftRight0~3_Duplicate (
// Equation(s):
// \ShiftRight0~3_Duplicate_64  = ( \ShiftRight0~2_combout  & ( \ShiftRight0~1_combout  & ( (!B[7] & (!B[8] & (!B[11] & !B[12]))) ) ) )

	.dataa(!B[7]),
	.datab(!B[8]),
	.datac(!B[11]),
	.datad(!B[12]),
	.datae(!\ShiftRight0~2_combout ),
	.dataf(!\ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_Duplicate_64 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3_Duplicate .extended_lut = "off";
defparam \ShiftRight0~3_Duplicate .lut_mask = 64'h0000000000008000;
defparam \ShiftRight0~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N15
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( \ShiftRight0~0_combout  & ( (!\ShiftRight0~6_combout ) # (!\ShiftRight0~3_Duplicate_64 ) ) ) # ( !\ShiftRight0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftRight0~3_Duplicate_64 ),
	.datae(gnd),
	.dataf(!\ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'hFFFFFFFFFFF0FFF0;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N51
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \A[0]~DUPLICATE_q  & ( (!B[1] & !\B[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[1]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h00000000F000F000;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N45
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( \B[0]~DUPLICATE_q  & ( A[8] & ( (!B[1] & (\A[7]~DUPLICATE_q )) # (B[1] & ((A[5]))) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[8] & ( (!B[1]) # (A[6]) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[8] & ( (!B[1] & (\A[7]~DUPLICATE_q )) # (B[1] & 
// ((A[5]))) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !A[8] & ( (B[1] & A[6]) ) ) )

	.dataa(!\A[7]~DUPLICATE_q ),
	.datab(!A[5]),
	.datac(!B[1]),
	.datad(!A[6]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h000F5353F0FF5353;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N30
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( A[12] & ( A[9] & ( (!\B[1]~_Duplicate_8DUPLICATE_q  & (((!\B[0]~_Duplicate_10 )) # (A[11]))) # (\B[1]~_Duplicate_8DUPLICATE_q  & (((\B[0]~_Duplicate_10 ) # (A[10])))) ) ) ) # ( !A[12] & ( A[9] & ( (!\B[1]~_Duplicate_8DUPLICATE_q 
//  & (A[11] & ((\B[0]~_Duplicate_10 )))) # (\B[1]~_Duplicate_8DUPLICATE_q  & (((\B[0]~_Duplicate_10 ) # (A[10])))) ) ) ) # ( A[12] & ( !A[9] & ( (!\B[1]~_Duplicate_8DUPLICATE_q  & (((!\B[0]~_Duplicate_10 )) # (A[11]))) # (\B[1]~_Duplicate_8DUPLICATE_q  & 
// (((A[10] & !\B[0]~_Duplicate_10 )))) ) ) ) # ( !A[12] & ( !A[9] & ( (!\B[1]~_Duplicate_8DUPLICATE_q  & (A[11] & ((\B[0]~_Duplicate_10 )))) # (\B[1]~_Duplicate_8DUPLICATE_q  & (((A[10] & !\B[0]~_Duplicate_10 )))) ) ) )

	.dataa(!A[11]),
	.datab(!A[10]),
	.datac(!\B[1]~_Duplicate_8DUPLICATE_q ),
	.datad(!\B[0]~_Duplicate_10 ),
	.datae(!A[12]),
	.dataf(!A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h0350F350035FF35F;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( B[0] & ( A[1] & ( (A[3]) # (\B[1]~_Duplicate_16 ) ) ) ) # ( !B[0] & ( A[1] & ( (!\B[1]~_Duplicate_16  & ((A[4]))) # (\B[1]~_Duplicate_16  & (A[2])) ) ) ) # ( B[0] & ( !A[1] & ( (!\B[1]~_Duplicate_16  & A[3]) ) ) ) # ( !B[0] & ( 
// !A[1] & ( (!\B[1]~_Duplicate_16  & ((A[4]))) # (\B[1]~_Duplicate_16  & (A[2])) ) ) )

	.dataa(!\B[1]~_Duplicate_16 ),
	.datab(!A[2]),
	.datac(!A[4]),
	.datad(!A[3]),
	.datae(!B[0]),
	.dataf(!A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N18
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \ShiftLeft0~5_combout  & ( \ShiftLeft0~7_combout  & ( (!B[2]) # ((!B[3] & ((\ShiftLeft0~6_combout ))) # (B[3] & (\ShiftLeft0~3_combout ))) ) ) ) # ( !\ShiftLeft0~5_combout  & ( \ShiftLeft0~7_combout  & ( (!B[3] & (((B[2] & 
// \ShiftLeft0~6_combout )))) # (B[3] & (((!B[2])) # (\ShiftLeft0~3_combout ))) ) ) ) # ( \ShiftLeft0~5_combout  & ( !\ShiftLeft0~7_combout  & ( (!B[3] & (((!B[2]) # (\ShiftLeft0~6_combout )))) # (B[3] & (\ShiftLeft0~3_combout  & (B[2]))) ) ) ) # ( 
// !\ShiftLeft0~5_combout  & ( !\ShiftLeft0~7_combout  & ( (B[2] & ((!B[3] & ((\ShiftLeft0~6_combout ))) # (B[3] & (\ShiftLeft0~3_combout )))) ) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(!\ShiftLeft0~5_combout ),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N18
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( B[1] & ( A[27] & ( (!\B[0]~DUPLICATE_q  & (\A[26]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((A[25]))) ) ) ) # ( !B[1] & ( A[27] & ( (\A[28]~DUPLICATE_q ) # (\B[0]~DUPLICATE_q ) ) ) ) # ( B[1] & ( !A[27] & ( (!\B[0]~DUPLICATE_q  & 
// (\A[26]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((A[25]))) ) ) ) # ( !B[1] & ( !A[27] & ( (!\B[0]~DUPLICATE_q  & \A[28]~DUPLICATE_q ) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!\A[26]~DUPLICATE_q ),
	.datad(!A[25]),
	.datae(!B[1]),
	.dataf(!A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h22220A5F77770A5F;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N0
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \B[1]~_Duplicate_1  & ( \A[22]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2 ) # (\A[21]~_Duplicate_1 ) ) ) ) # ( !\B[1]~_Duplicate_1  & ( \A[22]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2  & ((\A[24]~DUPLICATE_q ))) # (\B[0]~_Duplicate_2  
// & (A[23])) ) ) ) # ( \B[1]~_Duplicate_1  & ( !\A[22]~DUPLICATE_q  & ( (\B[0]~_Duplicate_2  & \A[21]~_Duplicate_1 ) ) ) ) # ( !\B[1]~_Duplicate_1  & ( !\A[22]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2  & ((\A[24]~DUPLICATE_q ))) # (\B[0]~_Duplicate_2  & 
// (A[23])) ) ) )

	.dataa(!A[23]),
	.datab(!\B[0]~_Duplicate_2 ),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!\A[21]~_Duplicate_1 ),
	.datae(!\B[1]~_Duplicate_1 ),
	.dataf(!\A[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N42
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( A[13] & ( \B[1]~_Duplicate_12DUPLICATE_q  & ( (\A[14]~DUPLICATE_q ) # (\B[0]~_Duplicate_14DUPLICATE_q ) ) ) ) # ( !A[13] & ( \B[1]~_Duplicate_12DUPLICATE_q  & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & \A[14]~DUPLICATE_q ) ) ) ) # ( 
// A[13] & ( !\B[1]~_Duplicate_12DUPLICATE_q  & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & (A[16])) # (\B[0]~_Duplicate_14DUPLICATE_q  & ((\A[15]~_Duplicate_5 ))) ) ) ) # ( !A[13] & ( !\B[1]~_Duplicate_12DUPLICATE_q  & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & 
// (A[16])) # (\B[0]~_Duplicate_14DUPLICATE_q  & ((\A[15]~_Duplicate_5 ))) ) ) )

	.dataa(!\B[0]~_Duplicate_14DUPLICATE_q ),
	.datab(!A[16]),
	.datac(!\A[15]~_Duplicate_5 ),
	.datad(!\A[14]~DUPLICATE_q ),
	.datae(!A[13]),
	.dataf(!\B[1]~_Duplicate_12DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h2727272700AA55FF;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N0
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \B[0]~_Duplicate_14DUPLICATE_q  & ( A[20] & ( (!\B[1]~_Duplicate_12DUPLICATE_q  & ((\A[19]~DUPLICATE_q ))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (\A[17]~_Duplicate_4DUPLICATE_q )) ) ) ) # ( !\B[0]~_Duplicate_14DUPLICATE_q  & ( 
// A[20] & ( (!\B[1]~_Duplicate_12DUPLICATE_q ) # (A[18]) ) ) ) # ( \B[0]~_Duplicate_14DUPLICATE_q  & ( !A[20] & ( (!\B[1]~_Duplicate_12DUPLICATE_q  & ((\A[19]~DUPLICATE_q ))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (\A[17]~_Duplicate_4DUPLICATE_q )) ) ) ) # ( 
// !\B[0]~_Duplicate_14DUPLICATE_q  & ( !A[20] & ( (\B[1]~_Duplicate_12DUPLICATE_q  & A[18]) ) ) )

	.dataa(!\A[17]~_Duplicate_4DUPLICATE_q ),
	.datab(!\B[1]~_Duplicate_12DUPLICATE_q ),
	.datac(!A[18]),
	.datad(!\A[19]~DUPLICATE_q ),
	.datae(!\B[0]~_Duplicate_14DUPLICATE_q ),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h030311DDCFCF11DD;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N24
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \ShiftLeft0~4_combout  & ( \ShiftLeft0~47_combout  & ( ((!B[2] & (\ShiftLeft0~53_combout )) # (B[2] & ((\ShiftLeft0~46_combout )))) # (B[3]) ) ) ) # ( !\ShiftLeft0~4_combout  & ( \ShiftLeft0~47_combout  & ( (!B[2] & (((B[3])) # 
// (\ShiftLeft0~53_combout ))) # (B[2] & (((\ShiftLeft0~46_combout  & !B[3])))) ) ) ) # ( \ShiftLeft0~4_combout  & ( !\ShiftLeft0~47_combout  & ( (!B[2] & (\ShiftLeft0~53_combout  & ((!B[3])))) # (B[2] & (((B[3]) # (\ShiftLeft0~46_combout )))) ) ) ) # ( 
// !\ShiftLeft0~4_combout  & ( !\ShiftLeft0~47_combout  & ( (!B[3] & ((!B[2] & (\ShiftLeft0~53_combout )) # (B[2] & ((\ShiftLeft0~46_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~53_combout ),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~46_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\ShiftLeft0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h4700473347CC47FF;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N6
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \ShiftLeft0~41_combout  & ( \ShiftLeft0~54_combout  ) ) # ( !\ShiftLeft0~41_combout  & ( \ShiftLeft0~54_combout  & ( !B[4] ) ) ) # ( \ShiftLeft0~41_combout  & ( !\ShiftLeft0~54_combout  & ( B[4] ) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ShiftLeft0~41_combout ),
	.dataf(!\ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N27
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \Mux3~0_combout  & ( \ShiftRight0~21_combout  & ( (!\Selector20~0_combout  & (((\ShiftLeft0~2_combout  & !\ShiftRight0~7_combout )) # (A[31]))) # (\Selector20~0_combout  & (((!\ShiftRight0~7_combout )))) ) ) ) # ( !\Mux3~0_combout  & 
// ( \ShiftRight0~21_combout  & ( (!\Selector20~0_combout  & (((\ShiftLeft0~2_combout  & !\ShiftRight0~7_combout )) # (A[31]))) ) ) ) # ( \Mux3~0_combout  & ( !\ShiftRight0~21_combout  & ( (!\Selector20~0_combout  & (A[31] & ((!\ShiftLeft0~2_combout ) # 
// (\ShiftRight0~7_combout )))) # (\Selector20~0_combout  & (((!\ShiftRight0~7_combout )))) ) ) ) # ( !\Mux3~0_combout  & ( !\ShiftRight0~21_combout  & ( (A[31] & (!\Selector20~0_combout  & ((!\ShiftLeft0~2_combout ) # (\ShiftRight0~7_combout )))) ) ) )

	.dataa(!A[31]),
	.datab(!\Selector20~0_combout ),
	.datac(!\ShiftLeft0~2_combout ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\Mux3~0_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h404473444C447F44;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N42
cyclonev_lcell_comb \memin[20]~39 (
// Equation(s):
// \memin[20]~39_combout  = ( state[1] & ( state[0] & ( (state[2] & (!ALUfunc_buffer[3] & (ALUfunc_buffer[0] & !state[4]))) ) ) ) # ( !state[1] & ( !state[0] & ( (state[2] & (!ALUfunc_buffer[3] & (ALUfunc_buffer[0] & !state[4]))) ) ) )

	.dataa(!state[2]),
	.datab(!ALUfunc_buffer[3]),
	.datac(!ALUfunc_buffer[0]),
	.datad(!state[4]),
	.datae(!state[1]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~39 .extended_lut = "off";
defparam \memin[20]~39 .lut_mask = 64'h0400000000000400;
defparam \memin[20]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \memin[28]~257 (
// Equation(s):
// \memin[28]~257_combout  = ( \WideOr23~3_combout  & ( (\memin[20]~39_combout  & (\memin[20]~1_combout  & \memin[28]~157_combout )) ) )

	.dataa(!\memin[20]~39_combout ),
	.datab(!\memin[20]~1_combout ),
	.datac(!\memin[28]~157_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~257 .extended_lut = "off";
defparam \memin[28]~257 .lut_mask = 64'h0000000001010101;
defparam \memin[28]~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \memin[28]~258 (
// Equation(s):
// \memin[28]~258_combout  = ( \Mux3~1_combout  & ( \memin[28]~257_combout  ) ) # ( !\Mux3~1_combout  & ( \memin[28]~257_combout  ) ) # ( \Mux3~1_combout  & ( !\memin[28]~257_combout  & ( (!\memin[28]~156_combout ) # (((\Mux3~2_combout  & 
// \memin[23]~85_combout )) # (\memin[3]~2_combout )) ) ) ) # ( !\Mux3~1_combout  & ( !\memin[28]~257_combout  & ( (!\memin[28]~156_combout ) # ((\Mux3~2_combout  & \memin[23]~85_combout )) ) ) )

	.dataa(!\Mux3~2_combout ),
	.datab(!\memin[23]~85_combout ),
	.datac(!\memin[28]~156_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(!\Mux3~1_combout ),
	.dataf(!\memin[28]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~258 .extended_lut = "off";
defparam \memin[28]~258 .lut_mask = 64'hF1F1F1FFFFFFFFFF;
defparam \memin[28]~258 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N0
cyclonev_lcell_comb \regs~252feeder (
// Equation(s):
// \regs~252feeder_combout  = ( \memin[28]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~252feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~252feeder .extended_lut = "off";
defparam \regs~252feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~252feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N2
dffeas \regs~252 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~252 .is_wysiwyg = "true";
defparam \regs~252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N12
cyclonev_lcell_comb \regs~220feeder (
// Equation(s):
// \regs~220feeder_combout  = ( \memin[28]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~220feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~220feeder .extended_lut = "off";
defparam \regs~220feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~220feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \regs~220 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~220 .is_wysiwyg = "true";
defparam \regs~220 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N24
cyclonev_lcell_comb \regs~156feeder (
// Equation(s):
// \regs~156feeder_combout  = ( \memin[28]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~156feeder .extended_lut = "off";
defparam \regs~156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~156feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N26
dffeas \regs~156 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~156 .is_wysiwyg = "true";
defparam \regs~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N56
dffeas \regs~188 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~188 .is_wysiwyg = "true";
defparam \regs~188 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N54
cyclonev_lcell_comb \regs~659 (
// Equation(s):
// \regs~659_combout  = ( \regs~188_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~252_q ) ) ) ) # ( !\regs~188_q  & ( \Selector15~5_combout  & ( (\regs~252_q  & \Selector14~5_combout ) ) ) ) # ( \regs~188_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~156_q ))) # (\Selector14~5_combout  & (\regs~220_q )) ) ) ) # ( !\regs~188_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~156_q ))) # (\Selector14~5_combout  & (\regs~220_q )) ) ) )

	.dataa(!\regs~252_q ),
	.datab(!\regs~220_q ),
	.datac(!\regs~156_q ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~188_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~659 .extended_lut = "off";
defparam \regs~659 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y23_N6
cyclonev_lcell_comb \regs~124feeder (
// Equation(s):
// \regs~124feeder_combout  = ( \memin[28]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~124feeder .extended_lut = "off";
defparam \regs~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \regs~124 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~124 .is_wysiwyg = "true";
defparam \regs~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N52
dffeas \regs~92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~92 .is_wysiwyg = "true";
defparam \regs~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N49
dffeas \regs~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~28 .is_wysiwyg = "true";
defparam \regs~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \regs~60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~60 .is_wysiwyg = "true";
defparam \regs~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \regs~658 (
// Equation(s):
// \regs~658_combout  = ( \regs~60_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~92_q ))) # (\Selector15~5_combout  & (\regs~124_q )) ) ) ) # ( !\regs~60_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~92_q ))) # 
// (\Selector15~5_combout  & (\regs~124_q )) ) ) ) # ( \regs~60_q  & ( !\Selector14~5_combout  & ( (\regs~28_q ) # (\Selector15~5_combout ) ) ) ) # ( !\regs~60_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & \regs~28_q ) ) ) )

	.dataa(!\Selector15~5_combout ),
	.datab(!\regs~124_q ),
	.datac(!\regs~92_q ),
	.datad(!\regs~28_q ),
	.datae(!\regs~60_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~658 .extended_lut = "off";
defparam \regs~658 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \regs~658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N6
cyclonev_lcell_comb \regs~412feeder (
// Equation(s):
// \regs~412feeder_combout  = ( \memin[28]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~412feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~412feeder .extended_lut = "off";
defparam \regs~412feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~412feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N8
dffeas \regs~412 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~412 .is_wysiwyg = "true";
defparam \regs~412 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N48
cyclonev_lcell_comb \regs~444feeder (
// Equation(s):
// \regs~444feeder_combout  = ( \memin[28]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~444feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~444feeder .extended_lut = "off";
defparam \regs~444feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~444feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N49
dffeas \regs~444 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~444 .is_wysiwyg = "true";
defparam \regs~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N4
dffeas \regs~508 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~508 .is_wysiwyg = "true";
defparam \regs~508 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N21
cyclonev_lcell_comb \regs~476feeder (
// Equation(s):
// \regs~476feeder_combout  = ( \memin[28]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~476feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~476feeder .extended_lut = "off";
defparam \regs~476feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~476feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N22
dffeas \regs~476 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~476 .is_wysiwyg = "true";
defparam \regs~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N45
cyclonev_lcell_comb \regs~661 (
// Equation(s):
// \regs~661_combout  = ( \Selector14~5_combout  & ( \Selector15~5_combout  & ( \regs~508_q  ) ) ) # ( !\Selector14~5_combout  & ( \Selector15~5_combout  & ( \regs~444_q  ) ) ) # ( \Selector14~5_combout  & ( !\Selector15~5_combout  & ( \regs~476_q  ) ) ) # ( 
// !\Selector14~5_combout  & ( !\Selector15~5_combout  & ( \regs~412_q  ) ) )

	.dataa(!\regs~412_q ),
	.datab(!\regs~444_q ),
	.datac(!\regs~508_q ),
	.datad(!\regs~476_q ),
	.datae(!\Selector14~5_combout ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~661 .extended_lut = "off";
defparam \regs~661 .lut_mask = 64'h555500FF33330F0F;
defparam \regs~661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N30
cyclonev_lcell_comb \regs~316feeder (
// Equation(s):
// \regs~316feeder_combout  = ( \memin[28]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~316feeder .extended_lut = "off";
defparam \regs~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \regs~316 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~316 .is_wysiwyg = "true";
defparam \regs~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \regs~348 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~348 .is_wysiwyg = "true";
defparam \regs~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N37
dffeas \regs~284 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~284 .is_wysiwyg = "true";
defparam \regs~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N20
dffeas \regs~380 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~380 .is_wysiwyg = "true";
defparam \regs~380 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \regs~660 (
// Equation(s):
// \regs~660_combout  = ( \regs~380_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout ) # (\regs~316_q ) ) ) ) # ( !\regs~380_q  & ( \Selector15~5_combout  & ( (\regs~316_q  & !\Selector14~5_combout ) ) ) ) # ( \regs~380_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~284_q ))) # (\Selector14~5_combout  & (\regs~348_q )) ) ) ) # ( !\regs~380_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~284_q ))) # (\Selector14~5_combout  & (\regs~348_q )) ) ) )

	.dataa(!\regs~316_q ),
	.datab(!\regs~348_q ),
	.datac(!\regs~284_q ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~380_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~660 .extended_lut = "off";
defparam \regs~660 .lut_mask = 64'h0F330F33550055FF;
defparam \regs~660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N51
cyclonev_lcell_comb \regs~662 (
// Equation(s):
// \regs~662_combout  = ( \regs~661_combout  & ( \regs~660_combout  & ( ((!\Selector13~5_combout  & ((\regs~658_combout ))) # (\Selector13~5_combout  & (\regs~659_combout ))) # (\Selector12~5_combout ) ) ) ) # ( !\regs~661_combout  & ( \regs~660_combout  & ( 
// (!\Selector13~5_combout  & (((\regs~658_combout )) # (\Selector12~5_combout ))) # (\Selector13~5_combout  & (!\Selector12~5_combout  & (\regs~659_combout ))) ) ) ) # ( \regs~661_combout  & ( !\regs~660_combout  & ( (!\Selector13~5_combout  & 
// (!\Selector12~5_combout  & ((\regs~658_combout )))) # (\Selector13~5_combout  & (((\regs~659_combout )) # (\Selector12~5_combout ))) ) ) ) # ( !\regs~661_combout  & ( !\regs~660_combout  & ( (!\Selector12~5_combout  & ((!\Selector13~5_combout  & 
// ((\regs~658_combout ))) # (\Selector13~5_combout  & (\regs~659_combout )))) ) ) )

	.dataa(!\Selector13~5_combout ),
	.datab(!\Selector12~5_combout ),
	.datac(!\regs~659_combout ),
	.datad(!\regs~658_combout ),
	.datae(!\regs~661_combout ),
	.dataf(!\regs~660_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~662 .extended_lut = "off";
defparam \regs~662 .lut_mask = 64'h048C159D26AE37BF;
defparam \regs~662 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N42
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( \Selector18~0_combout  & ( \regs~662_combout  & ( ((\Selector20~0_combout  & (!\memin[28]~157_combout  & \memin[31]~79_combout ))) # (\WideOr32~0_combout ) ) ) ) # ( !\Selector18~0_combout  & ( \regs~662_combout  & ( 
// \WideOr32~0_combout  ) ) ) # ( \Selector18~0_combout  & ( !\regs~662_combout  & ( (\Selector20~0_combout  & (!\memin[28]~157_combout  & \memin[31]~79_combout )) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\memin[28]~157_combout ),
	.datad(!\memin[31]~79_combout ),
	.datae(!\Selector18~0_combout ),
	.dataf(!\regs~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h0000003055555575;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N12
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( \Add1~97_sumout  & ( \PC~33_combout  ) ) # ( !\Add1~97_sumout  & ( \PC~33_combout  ) ) # ( \Add1~97_sumout  & ( !\PC~33_combout  & ( (!\Selector20~0_combout  & \memin[31]~79_combout ) ) ) ) # ( !\Add1~97_sumout  & ( !\PC~33_combout  & 
// ( (\Selector18~0_combout  & (!\Selector20~0_combout  & \memin[31]~79_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Selector18~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\memin[31]~79_combout ),
	.datae(!\Add1~97_sumout ),
	.dataf(!\PC~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h003000F0FFFFFFFF;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \memin[27]~146 (
// Equation(s):
// \memin[27]~146_combout  = ( \Selector20~0_combout  & ( \Selector18~0_combout  & ( (\memin[8]~63_combout  & (\WideOr23~3_combout  & ((!\A[27]~DUPLICATE_q ) # (!B[27])))) ) ) ) # ( \Selector20~0_combout  & ( !\Selector18~0_combout  & ( (\A[27]~DUPLICATE_q  
// & (\memin[8]~63_combout  & (B[27] & \WideOr23~3_combout ))) ) ) )

	.dataa(!\A[27]~DUPLICATE_q ),
	.datab(!\memin[8]~63_combout ),
	.datac(!B[27]),
	.datad(!\WideOr23~3_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~146 .extended_lut = "off";
defparam \memin[27]~146 .lut_mask = 64'h0000000100000032;
defparam \memin[27]~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N0
cyclonev_lcell_comb \memin[27]~144 (
// Equation(s):
// \memin[27]~144_combout  = ( \Decoder3~0_combout  & ( IR[23] & ( (\DrPC~0_combout  & PC[27]) ) ) ) # ( \Decoder3~0_combout  & ( !IR[23] & ( (((\DrPC~0_combout  & PC[27])) # (\WideOr30~0_combout )) # (\ShOff~0_combout ) ) ) ) # ( !\Decoder3~0_combout  & ( 
// !IR[23] & ( \WideOr30~0_combout  ) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(!PC[27]),
	.datac(!\ShOff~0_combout ),
	.datad(!\WideOr30~0_combout ),
	.datae(!\Decoder3~0_combout ),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~144 .extended_lut = "off";
defparam \memin[27]~144 .lut_mask = 64'h00FF1FFF00001111;
defparam \memin[27]~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N15
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( !\B[27]~DUPLICATE_q  & ( !A[27] ) )

	.dataa(!A[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N42
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( state[4] & ( \Mux4~3_combout  & ( (state[0] & (state[1] & !state[2])) ) ) ) # ( !state[4] & ( \Mux4~3_combout  & ( (state[2] & ((!state[0] & (ALUfunc_buffer[2] & !state[1])) # (state[0] & ((!state[1]) # (ALUfunc_buffer[2]))))) ) ) ) # 
// ( state[4] & ( !\Mux4~3_combout  & ( (!state[0]) # ((!state[1]) # (state[2])) ) ) ) # ( !state[4] & ( !\Mux4~3_combout  & ( (!state[2]) # ((!state[0] & ((!ALUfunc_buffer[2]) # (state[1]))) # (state[0] & (!ALUfunc_buffer[2] & state[1]))) ) ) )

	.dataa(!state[0]),
	.datab(!ALUfunc_buffer[2]),
	.datac(!state[1]),
	.datad(!state[2]),
	.datae(!state[4]),
	.dataf(!\Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'hFF8EFAFF00710500;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N57
cyclonev_lcell_comb \Equal0~20 (
// Equation(s):
// \Equal0~20_combout  = ( B[27] & ( !\A[27]~DUPLICATE_q  ) ) # ( !B[27] & ( \A[27]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~20 .extended_lut = "off";
defparam \Equal0~20 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Equal0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N18
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( state[4] & ( \Equal0~20_combout  & ( (!state[0]) # ((!state[1]) # (state[2])) ) ) ) # ( !state[4] & ( \Equal0~20_combout  & ( (!state[2]) # ((!state[0] & ((!ALUfunc_buffer[2]) # (state[1]))) # (state[0] & (!ALUfunc_buffer[2] & 
// state[1]))) ) ) ) # ( state[4] & ( !\Equal0~20_combout  & ( (state[0] & (state[1] & !state[2])) ) ) ) # ( !state[4] & ( !\Equal0~20_combout  & ( (state[2] & ((!state[0] & (ALUfunc_buffer[2] & !state[1])) # (state[0] & ((!state[1]) # 
// (ALUfunc_buffer[2]))))) ) ) )

	.dataa(!state[0]),
	.datab(!ALUfunc_buffer[2]),
	.datac(!state[1]),
	.datad(!state[2]),
	.datae(!state[4]),
	.dataf(!\Equal0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h00710500FF8EFAFF;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N12
cyclonev_lcell_comb \memin[27]~145 (
// Equation(s):
// \memin[27]~145_combout  = ( \WideOr23~3_combout  & ( \Mux4~2_combout  & ( (!\memin[27]~144_combout  & ((!\memin[8]~64_combout ) # ((!\Selector20~0_combout  & !\Mux4~4_combout )))) ) ) ) # ( !\WideOr23~3_combout  & ( \Mux4~2_combout  & ( 
// !\memin[27]~144_combout  ) ) ) # ( \WideOr23~3_combout  & ( !\Mux4~2_combout  & ( (!\memin[27]~144_combout  & ((!\memin[8]~64_combout ) # ((!\Mux4~4_combout ) # (\Selector20~0_combout )))) ) ) ) # ( !\WideOr23~3_combout  & ( !\Mux4~2_combout  & ( 
// !\memin[27]~144_combout  ) ) )

	.dataa(!\memin[8]~64_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\memin[27]~144_combout ),
	.datad(!\Mux4~4_combout ),
	.datae(!\WideOr23~3_combout ),
	.dataf(!\Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~145 .extended_lut = "off";
defparam \memin[27]~145 .lut_mask = 64'hF0F0F0B0F0F0E0A0;
defparam \memin[27]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N30
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( A[18] & ( B[1] & ( (!\B[0]~DUPLICATE_q  & ((A[17]))) # (\B[0]~DUPLICATE_q  & (\A[16]~DUPLICATE_q )) ) ) ) # ( !A[18] & ( B[1] & ( (!\B[0]~DUPLICATE_q  & ((A[17]))) # (\B[0]~DUPLICATE_q  & (\A[16]~DUPLICATE_q )) ) ) ) # ( A[18] 
// & ( !B[1] & ( (\B[0]~DUPLICATE_q ) # (\A[19]~DUPLICATE_q ) ) ) ) # ( !A[18] & ( !B[1] & ( (\A[19]~DUPLICATE_q  & !\B[0]~DUPLICATE_q ) ) ) )

	.dataa(!\A[16]~DUPLICATE_q ),
	.datab(!\A[19]~DUPLICATE_q ),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(!A[17]),
	.datae(!A[18]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h30303F3F05F505F5;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N24
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( A[20] & ( \A[22]~DUPLICATE_q  & ( ((!\B[1]~_Duplicate_1  & (A[23])) # (\B[1]~_Duplicate_1  & ((\A[21]~_Duplicate_1 )))) # (\B[0]~_Duplicate_2 ) ) ) ) # ( !A[20] & ( \A[22]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2  & 
// ((!\B[1]~_Duplicate_1  & (A[23])) # (\B[1]~_Duplicate_1  & ((\A[21]~_Duplicate_1 ))))) # (\B[0]~_Duplicate_2  & (((!\B[1]~_Duplicate_1 )))) ) ) ) # ( A[20] & ( !\A[22]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2  & ((!\B[1]~_Duplicate_1  & (A[23])) # 
// (\B[1]~_Duplicate_1  & ((\A[21]~_Duplicate_1 ))))) # (\B[0]~_Duplicate_2  & (((\B[1]~_Duplicate_1 )))) ) ) ) # ( !A[20] & ( !\A[22]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2  & ((!\B[1]~_Duplicate_1  & (A[23])) # (\B[1]~_Duplicate_1  & ((\A[21]~_Duplicate_1 
// ))))) ) ) )

	.dataa(!A[23]),
	.datab(!\B[0]~_Duplicate_2 ),
	.datac(!\B[1]~_Duplicate_1 ),
	.datad(!\A[21]~_Duplicate_1 ),
	.datae(!A[20]),
	.dataf(!\A[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h404C434F707C737F;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N36
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \B[0]~DUPLICATE_q  & ( B[1] & ( \A[24]~DUPLICATE_q  ) ) ) # ( !\B[0]~DUPLICATE_q  & ( B[1] & ( A[25] ) ) ) # ( \B[0]~DUPLICATE_q  & ( !B[1] & ( A[26] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !B[1] & ( A[27] ) ) )

	.dataa(!A[27]),
	.datab(!A[26]),
	.datac(!A[25]),
	.datad(!\A[24]~DUPLICATE_q ),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h555533330F0F00FF;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N30
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( \A[14]~DUPLICATE_q  & ( A[12] & ( ((!B[1] & ((A[15]))) # (B[1] & (A[13]))) # (\B[0]~DUPLICATE_q ) ) ) ) # ( !\A[14]~DUPLICATE_q  & ( A[12] & ( (!\B[0]~DUPLICATE_q  & ((!B[1] & ((A[15]))) # (B[1] & (A[13])))) # 
// (\B[0]~DUPLICATE_q  & (B[1])) ) ) ) # ( \A[14]~DUPLICATE_q  & ( !A[12] & ( (!\B[0]~DUPLICATE_q  & ((!B[1] & ((A[15]))) # (B[1] & (A[13])))) # (\B[0]~DUPLICATE_q  & (!B[1])) ) ) ) # ( !\A[14]~DUPLICATE_q  & ( !A[12] & ( (!\B[0]~DUPLICATE_q  & ((!B[1] & 
// ((A[15]))) # (B[1] & (A[13])))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!A[13]),
	.datad(!A[15]),
	.datae(!\A[14]~DUPLICATE_q ),
	.dataf(!A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h028A46CE139B57DF;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N0
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \ShiftLeft0~50_combout  & ( \ShiftLeft0~16_combout  & ( (!B[3] & (((!B[2]) # (\ShiftLeft0~42_combout )))) # (B[3] & (((B[2])) # (\ShiftLeft0~43_combout ))) ) ) ) # ( !\ShiftLeft0~50_combout  & ( \ShiftLeft0~16_combout  & ( 
// (!B[3] & (((\ShiftLeft0~42_combout  & B[2])))) # (B[3] & (((B[2])) # (\ShiftLeft0~43_combout ))) ) ) ) # ( \ShiftLeft0~50_combout  & ( !\ShiftLeft0~16_combout  & ( (!B[3] & (((!B[2]) # (\ShiftLeft0~42_combout )))) # (B[3] & (\ShiftLeft0~43_combout  & 
// ((!B[2])))) ) ) ) # ( !\ShiftLeft0~50_combout  & ( !\ShiftLeft0~16_combout  & ( (!B[3] & (((\ShiftLeft0~42_combout  & B[2])))) # (B[3] & (\ShiftLeft0~43_combout  & ((!B[2])))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~43_combout ),
	.datac(!\ShiftLeft0~42_combout ),
	.datad(!B[2]),
	.datae(!\ShiftLeft0~50_combout ),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N21
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \ShiftLeft0~40_combout  & ( (\ShiftLeft0~51_combout ) # (B[4]) ) ) # ( !\ShiftLeft0~40_combout  & ( (!B[4] & \ShiftLeft0~51_combout ) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!\ShiftLeft0~51_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N24
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \Mux4~0_combout  & ( \ShiftRight0~10_combout  & ( (!\Selector20~0_combout  & (((!\ShiftRight0~7_combout  & \ShiftLeft0~2_combout )) # (A[31]))) # (\Selector20~0_combout  & (((!\ShiftRight0~7_combout )))) ) ) ) # ( !\Mux4~0_combout  & 
// ( \ShiftRight0~10_combout  & ( (!\Selector20~0_combout  & (((!\ShiftRight0~7_combout  & \ShiftLeft0~2_combout )) # (A[31]))) ) ) ) # ( \Mux4~0_combout  & ( !\ShiftRight0~10_combout  & ( (!\Selector20~0_combout  & (A[31] & ((!\ShiftLeft0~2_combout ) # 
// (\ShiftRight0~7_combout )))) # (\Selector20~0_combout  & (((!\ShiftRight0~7_combout )))) ) ) ) # ( !\Mux4~0_combout  & ( !\ShiftRight0~10_combout  & ( (A[31] & (!\Selector20~0_combout  & ((!\ShiftLeft0~2_combout ) # (\ShiftRight0~7_combout )))) ) ) )

	.dataa(!A[31]),
	.datab(!\Selector20~0_combout ),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(!\Mux4~0_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h4404743444C474F4;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N22
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[27]~148_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[27]~148_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E023925448A92C415C2149160000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N15
cyclonev_lcell_comb \dmem~64 (
// Equation(s):
// \dmem~64_combout  = ( \dmem~28_q  & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )) ) ) ) # ( !\dmem~28_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) ) ) # ( \dmem~28_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )) ) ) ) # ( !\dmem~28_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datae(!\dmem~28_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~64 .extended_lut = "off";
defparam \dmem~64 .lut_mask = 64'h0005AAAF5055FAFF;
defparam \dmem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N18
cyclonev_lcell_comb \dmem~65 (
// Equation(s):
// \dmem~65_combout  = ( \dmem~64_combout  & ( ((!\dmem~42_combout  & dmem_rtl_0_bypass[84])) # (dmem_rtl_0_bypass[83]) ) ) # ( !\dmem~64_combout  & ( (dmem_rtl_0_bypass[83] & ((!dmem_rtl_0_bypass[84]) # (\dmem~42_combout ))) ) )

	.dataa(gnd),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[84]),
	.datad(!dmem_rtl_0_bypass[83]),
	.datae(gnd),
	.dataf(!\dmem~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~65 .extended_lut = "off";
defparam \dmem~65 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \dmem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \memin[27]~147 (
// Equation(s):
// \memin[27]~147_combout  = ( \Mux4~1_combout  & ( \dmem~65_combout  & ( (!\memin[3]~2_combout  & (!\memin[31]~9_combout  & (!\memin[27]~146_combout  & \memin[27]~145_combout ))) ) ) ) # ( !\Mux4~1_combout  & ( \dmem~65_combout  & ( (!\memin[31]~9_combout  
// & (!\memin[27]~146_combout  & \memin[27]~145_combout )) ) ) ) # ( \Mux4~1_combout  & ( !\dmem~65_combout  & ( (!\memin[3]~2_combout  & (!\memin[27]~146_combout  & \memin[27]~145_combout )) ) ) ) # ( !\Mux4~1_combout  & ( !\dmem~65_combout  & ( 
// (!\memin[27]~146_combout  & \memin[27]~145_combout ) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\memin[31]~9_combout ),
	.datac(!\memin[27]~146_combout ),
	.datad(!\memin[27]~145_combout ),
	.datae(!\Mux4~1_combout ),
	.dataf(!\dmem~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~147 .extended_lut = "off";
defparam \memin[27]~147 .lut_mask = 64'h00F000A000C00080;
defparam \memin[27]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N51
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( A[17] ) + ( \B[17]~DUPLICATE_q  ) + ( \Add1~6  ))
// \Add1~78  = CARRY(( A[17] ) + ( \B[17]~DUPLICATE_q  ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[17]~DUPLICATE_q ),
	.datad(!A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( B[18] ) + ( A[18] ) + ( \Add1~78  ))
// \Add1~86  = CARRY(( B[18] ) + ( A[18] ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(!A[18]),
	.datac(gnd),
	.datad(!B[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N57
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( \A[19]~DUPLICATE_q  ) + ( B[19] ) + ( \Add1~86  ))
// \Add1~118  = CARRY(( \A[19]~DUPLICATE_q  ) + ( B[19] ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[19]),
	.datad(!\A[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( B[20] ) + ( A[20] ) + ( \Add1~118  ))
// \Add1~126  = CARRY(( B[20] ) + ( A[20] ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[20]),
	.datad(!B[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N3
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( A[21] ) + ( B[21] ) + ( \Add1~126  ))
// \Add1~110  = CARRY(( A[21] ) + ( B[21] ) + ( \Add1~126  ))

	.dataa(!B[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \A[22]~DUPLICATE_q  ) + ( \B[22]~DUPLICATE_q  ) + ( \Add1~110  ))
// \Add1~30  = CARRY(( \A[22]~DUPLICATE_q  ) + ( \B[22]~DUPLICATE_q  ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[22]~DUPLICATE_q ),
	.datad(!\A[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N9
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( A[23] ) + ( B[23] ) + ( \Add1~30  ))
// \Add1~74  = CARRY(( A[23] ) + ( B[23] ) + ( \Add1~30  ))

	.dataa(!B[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N12
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \B[24]~DUPLICATE_q  ) + ( \A[24]~DUPLICATE_q  ) + ( \Add1~74  ))
// \Add1~82  = CARRY(( \B[24]~DUPLICATE_q  ) + ( \A[24]~DUPLICATE_q  ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!\B[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N15
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( A[25] ) + ( B[25] ) + ( \Add1~82  ))
// \Add1~114  = CARRY(( A[25] ) + ( B[25] ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[25]),
	.datad(!A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( B[26] ) + ( \A[26]~DUPLICATE_q  ) + ( \Add1~114  ))
// \Add1~122  = CARRY(( B[26] ) + ( \A[26]~DUPLICATE_q  ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[26]~DUPLICATE_q ),
	.datad(!B[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N54
cyclonev_lcell_comb \memin[26]~190 (
// Equation(s):
// \memin[26]~190_combout  = ( \Add1~121_sumout  & ( \Add2~121_sumout  & ( (!\Selector20~0_combout ) # (!\Selector18~0_combout  $ (((!\A[26]~DUPLICATE_q ) # (!B[26])))) ) ) ) # ( !\Add1~121_sumout  & ( \Add2~121_sumout  & ( !\Selector18~0_combout  $ 
// (((!\A[26]~DUPLICATE_q ) # ((!B[26]) # (!\Selector20~0_combout )))) ) ) ) # ( \Add1~121_sumout  & ( !\Add2~121_sumout  & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & ((!\A[26]~DUPLICATE_q ) # (!B[26]))))) ) ) ) # ( !\Add1~121_sumout  & ( 
// !\Add2~121_sumout  & ( (\Selector20~0_combout  & (!\Selector18~0_combout  $ (((!\A[26]~DUPLICATE_q ) # (!B[26]))))) ) ) )

	.dataa(!\A[26]~DUPLICATE_q ),
	.datab(!\Selector18~0_combout ),
	.datac(!B[26]),
	.datad(!\Selector20~0_combout ),
	.datae(!\Add1~121_sumout ),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~190 .extended_lut = "off";
defparam \memin[26]~190 .lut_mask = 64'h0036CC363336FF36;
defparam \memin[26]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N45
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( \WideOr32~0_combout  & ( \regs~672_combout  ) ) # ( !\WideOr32~0_combout  & ( \regs~672_combout  & ( (\Add1~113_sumout  & (\memin[31]~79_combout  & (!\Selector18~0_combout  & !\Selector20~0_combout ))) ) ) ) # ( \WideOr32~0_combout  & 
// ( !\regs~672_combout  & ( (\Add1~113_sumout  & (\memin[31]~79_combout  & (!\Selector18~0_combout  & !\Selector20~0_combout ))) ) ) ) # ( !\WideOr32~0_combout  & ( !\regs~672_combout  & ( (\Add1~113_sumout  & (\memin[31]~79_combout  & 
// (!\Selector18~0_combout  & !\Selector20~0_combout ))) ) ) )

	.dataa(!\Add1~113_sumout ),
	.datab(!\memin[31]~79_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\WideOr32~0_combout ),
	.dataf(!\regs~672_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h100010001000FFFF;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N18
cyclonev_lcell_comb \regs~472feeder (
// Equation(s):
// \regs~472feeder_combout  = ( \memin[24]~210_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~472feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~472feeder .extended_lut = "off";
defparam \regs~472feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~472feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \regs~472 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~472 .is_wysiwyg = "true";
defparam \regs~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \regs~408 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~408 .is_wysiwyg = "true";
defparam \regs~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N22
dffeas \regs~504 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~504 .is_wysiwyg = "true";
defparam \regs~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N44
dffeas \regs~440 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~440 .is_wysiwyg = "true";
defparam \regs~440 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N42
cyclonev_lcell_comb \regs~651 (
// Equation(s):
// \regs~651_combout  = ( \regs~440_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~504_q ) ) ) ) # ( !\regs~440_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout  & \regs~504_q ) ) ) ) # ( \regs~440_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~408_q ))) # (\Selector14~5_combout  & (\regs~472_q )) ) ) ) # ( !\regs~440_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~408_q ))) # (\Selector14~5_combout  & (\regs~472_q )) ) ) )

	.dataa(!\regs~472_q ),
	.datab(!\regs~408_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~504_q ),
	.datae(!\regs~440_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~651 .extended_lut = "off";
defparam \regs~651 .lut_mask = 64'h35353535000FF0FF;
defparam \regs~651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N4
dffeas \regs~280 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~280 .is_wysiwyg = "true";
defparam \regs~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \regs~376feeder (
// Equation(s):
// \regs~376feeder_combout  = ( \memin[24]~210_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~376feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~376feeder .extended_lut = "off";
defparam \regs~376feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~376feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \regs~376 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~376 .is_wysiwyg = "true";
defparam \regs~376 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N42
cyclonev_lcell_comb \regs~344feeder (
// Equation(s):
// \regs~344feeder_combout  = ( \memin[24]~210_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~344feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~344feeder .extended_lut = "off";
defparam \regs~344feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~344feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N43
dffeas \regs~344 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~344 .is_wysiwyg = "true";
defparam \regs~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N56
dffeas \regs~312 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~312 .is_wysiwyg = "true";
defparam \regs~312 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N54
cyclonev_lcell_comb \regs~650 (
// Equation(s):
// \regs~650_combout  = ( \regs~312_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~376_q ) ) ) ) # ( !\regs~312_q  & ( \Selector15~5_combout  & ( (\regs~376_q  & \Selector14~5_combout ) ) ) ) # ( \regs~312_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & (\regs~280_q )) # (\Selector14~5_combout  & ((\regs~344_q ))) ) ) ) # ( !\regs~312_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~280_q )) # (\Selector14~5_combout  & ((\regs~344_q ))) ) ) )

	.dataa(!\regs~280_q ),
	.datab(!\regs~376_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~344_q ),
	.datae(!\regs~312_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~650 .extended_lut = "off";
defparam \regs~650 .lut_mask = 64'h505F505F0303F3F3;
defparam \regs~650 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N41
dffeas \regs~88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~88 .is_wysiwyg = "true";
defparam \regs~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N44
dffeas \regs~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~24 .is_wysiwyg = "true";
defparam \regs~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N46
dffeas \regs~120 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~120 .is_wysiwyg = "true";
defparam \regs~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N8
dffeas \regs~56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56 .is_wysiwyg = "true";
defparam \regs~56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \regs~648 (
// Equation(s):
// \regs~648_combout  = ( \regs~56_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~88_q )) # (\Selector15~5_combout  & ((\regs~120_q ))) ) ) ) # ( !\regs~56_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~88_q )) # 
// (\Selector15~5_combout  & ((\regs~120_q ))) ) ) ) # ( \regs~56_q  & ( !\Selector14~5_combout  & ( (\regs~24_q ) # (\Selector15~5_combout ) ) ) ) # ( !\regs~56_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & \regs~24_q ) ) ) )

	.dataa(!\regs~88_q ),
	.datab(!\Selector15~5_combout ),
	.datac(!\regs~24_q ),
	.datad(!\regs~120_q ),
	.datae(!\regs~56_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~648 .extended_lut = "off";
defparam \regs~648 .lut_mask = 64'h0C0C3F3F44774477;
defparam \regs~648 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N32
dffeas \regs~152 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~152 .is_wysiwyg = "true";
defparam \regs~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \regs~184 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~184 .is_wysiwyg = "true";
defparam \regs~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \regs~248 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~248 .is_wysiwyg = "true";
defparam \regs~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \regs~216 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~216 .is_wysiwyg = "true";
defparam \regs~216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \regs~649 (
// Equation(s):
// \regs~649_combout  = ( \Selector14~5_combout  & ( \Selector15~5_combout  & ( \regs~248_q  ) ) ) # ( !\Selector14~5_combout  & ( \Selector15~5_combout  & ( \regs~184_q  ) ) ) # ( \Selector14~5_combout  & ( !\Selector15~5_combout  & ( \regs~216_q  ) ) ) # ( 
// !\Selector14~5_combout  & ( !\Selector15~5_combout  & ( \regs~152_q  ) ) )

	.dataa(!\regs~152_q ),
	.datab(!\regs~184_q ),
	.datac(!\regs~248_q ),
	.datad(!\regs~216_q ),
	.datae(!\Selector14~5_combout ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~649 .extended_lut = "off";
defparam \regs~649 .lut_mask = 64'h555500FF33330F0F;
defparam \regs~649 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N33
cyclonev_lcell_comb \regs~652 (
// Equation(s):
// \regs~652_combout  = ( \regs~648_combout  & ( \regs~649_combout  & ( (!\Selector12~5_combout ) # ((!\Selector13~5_combout  & ((\regs~650_combout ))) # (\Selector13~5_combout  & (\regs~651_combout ))) ) ) ) # ( !\regs~648_combout  & ( \regs~649_combout  & 
// ( (!\Selector13~5_combout  & (((\Selector12~5_combout  & \regs~650_combout )))) # (\Selector13~5_combout  & (((!\Selector12~5_combout )) # (\regs~651_combout ))) ) ) ) # ( \regs~648_combout  & ( !\regs~649_combout  & ( (!\Selector13~5_combout  & 
// (((!\Selector12~5_combout ) # (\regs~650_combout )))) # (\Selector13~5_combout  & (\regs~651_combout  & (\Selector12~5_combout ))) ) ) ) # ( !\regs~648_combout  & ( !\regs~649_combout  & ( (\Selector12~5_combout  & ((!\Selector13~5_combout  & 
// ((\regs~650_combout ))) # (\Selector13~5_combout  & (\regs~651_combout )))) ) ) )

	.dataa(!\Selector13~5_combout ),
	.datab(!\regs~651_combout ),
	.datac(!\Selector12~5_combout ),
	.datad(!\regs~650_combout ),
	.datae(!\regs~648_combout ),
	.dataf(!\regs~649_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~652 .extended_lut = "off";
defparam \regs~652 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regs~652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N42
cyclonev_lcell_comb \memin[23]~131 (
// Equation(s):
// \memin[23]~131_combout  = ( A[23] & ( \Add1~73_sumout  & ( (\memin[31]~79_combout  & (!\Selector18~0_combout  $ (((!B[23] & \Selector20~0_combout ))))) ) ) ) # ( !A[23] & ( \Add1~73_sumout  & ( (\memin[31]~79_combout  & (!\Selector18~0_combout  $ 
// (\Selector20~0_combout ))) ) ) ) # ( A[23] & ( !\Add1~73_sumout  & ( (\memin[31]~79_combout  & (\Selector20~0_combout  & (!\Selector18~0_combout  $ (!B[23])))) ) ) ) # ( !A[23] & ( !\Add1~73_sumout  & ( (\Selector18~0_combout  & (\memin[31]~79_combout  & 
// \Selector20~0_combout )) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!B[23]),
	.datac(!\memin[31]~79_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!A[23]),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~131 .extended_lut = "off";
defparam \memin[23]~131 .lut_mask = 64'h000500060A050A06;
defparam \memin[23]~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N20
dffeas \regs~150 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~150 .is_wysiwyg = "true";
defparam \regs~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N34
dffeas \regs~214 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~214 .is_wysiwyg = "true";
defparam \regs~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N2
dffeas \regs~246 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~246 .is_wysiwyg = "true";
defparam \regs~246 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y23_N48
cyclonev_lcell_comb \regs~182feeder (
// Equation(s):
// \regs~182feeder_combout  = ( \memin[22]~214_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~182feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~182feeder .extended_lut = "off";
defparam \regs~182feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~182feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N50
dffeas \regs~182 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~182 .is_wysiwyg = "true";
defparam \regs~182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N33
cyclonev_lcell_comb \regs~618 (
// Equation(s):
// \regs~618_combout  = ( \regs~182_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~214_q )) # (\Selector15~5_combout  & ((\regs~246_q ))) ) ) ) # ( !\regs~182_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~214_q )) # 
// (\Selector15~5_combout  & ((\regs~246_q ))) ) ) ) # ( \regs~182_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~150_q ) ) ) ) # ( !\regs~182_q  & ( !\Selector14~5_combout  & ( (\regs~150_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~150_q ),
	.datab(!\regs~214_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~246_q ),
	.datae(!\regs~182_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~618 .extended_lut = "off";
defparam \regs~618 .lut_mask = 64'h50505F5F303F303F;
defparam \regs~618 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y23_N54
cyclonev_lcell_comb \regs~118feeder (
// Equation(s):
// \regs~118feeder_combout  = ( \memin[22]~214_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~118feeder .extended_lut = "off";
defparam \regs~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N56
dffeas \regs~118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~118 .is_wysiwyg = "true";
defparam \regs~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \regs~86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~86 .is_wysiwyg = "true";
defparam \regs~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \regs~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~22 .is_wysiwyg = "true";
defparam \regs~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N43
dffeas \regs~54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~54 .is_wysiwyg = "true";
defparam \regs~54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N36
cyclonev_lcell_comb \regs~617 (
// Equation(s):
// \regs~617_combout  = ( \Selector14~5_Duplicate_9  & ( \Selector15~5_combout  & ( \regs~118_q  ) ) ) # ( !\Selector14~5_Duplicate_9  & ( \Selector15~5_combout  & ( \regs~54_q  ) ) ) # ( \Selector14~5_Duplicate_9  & ( !\Selector15~5_combout  & ( \regs~86_q  
// ) ) ) # ( !\Selector14~5_Duplicate_9  & ( !\Selector15~5_combout  & ( \regs~22_q  ) ) )

	.dataa(!\regs~118_q ),
	.datab(!\regs~86_q ),
	.datac(!\regs~22_q ),
	.datad(!\regs~54_q ),
	.datae(!\Selector14~5_Duplicate_9 ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~617 .extended_lut = "off";
defparam \regs~617 .lut_mask = 64'h0F0F333300FF5555;
defparam \regs~617 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N57
cyclonev_lcell_comb \regs~278feeder (
// Equation(s):
// \regs~278feeder_combout  = ( \memin[22]~214_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~278feeder .extended_lut = "off";
defparam \regs~278feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~278feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N58
dffeas \regs~278 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~278 .is_wysiwyg = "true";
defparam \regs~278 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N24
cyclonev_lcell_comb \regs~342feeder (
// Equation(s):
// \regs~342feeder_combout  = ( \memin[22]~214_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~342feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~342feeder .extended_lut = "off";
defparam \regs~342feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~342feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \regs~342 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~342 .is_wysiwyg = "true";
defparam \regs~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N52
dffeas \regs~310 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~310 .is_wysiwyg = "true";
defparam \regs~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N56
dffeas \regs~374 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~374 .is_wysiwyg = "true";
defparam \regs~374 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \regs~619 (
// Equation(s):
// \regs~619_combout  = ( \regs~374_q  & ( \Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~342_q ) ) ) ) # ( !\regs~374_q  & ( \Selector14~5_combout  & ( (\regs~342_q  & !\Selector15~5_combout ) ) ) ) # ( \regs~374_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & (\regs~278_q )) # (\Selector15~5_combout  & ((\regs~310_q ))) ) ) ) # ( !\regs~374_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~278_q )) # (\Selector15~5_combout  & ((\regs~310_q ))) ) ) )

	.dataa(!\regs~278_q ),
	.datab(!\regs~342_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~310_q ),
	.datae(!\regs~374_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~619 .extended_lut = "off";
defparam \regs~619 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~619 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N10
dffeas \regs~406 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~406 .is_wysiwyg = "true";
defparam \regs~406 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N18
cyclonev_lcell_comb \regs~470feeder (
// Equation(s):
// \regs~470feeder_combout  = ( \memin[22]~214_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~470feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~470feeder .extended_lut = "off";
defparam \regs~470feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~470feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y28_N19
dffeas \regs~470 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~470 .is_wysiwyg = "true";
defparam \regs~470 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N48
cyclonev_lcell_comb \regs~438feeder (
// Equation(s):
// \regs~438feeder_combout  = ( \memin[22]~214_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~438feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~438feeder .extended_lut = "off";
defparam \regs~438feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~438feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N49
dffeas \regs~438 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~438 .is_wysiwyg = "true";
defparam \regs~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N50
dffeas \regs~502 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~502 .is_wysiwyg = "true";
defparam \regs~502 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \regs~620 (
// Equation(s):
// \regs~620_combout  = ( \regs~502_q  & ( \Selector14~5_Duplicate_9  & ( (\regs~470_q ) # (\Selector15~5_combout ) ) ) ) # ( !\regs~502_q  & ( \Selector14~5_Duplicate_9  & ( (!\Selector15~5_combout  & \regs~470_q ) ) ) ) # ( \regs~502_q  & ( 
// !\Selector14~5_Duplicate_9  & ( (!\Selector15~5_combout  & (\regs~406_q )) # (\Selector15~5_combout  & ((\regs~438_q ))) ) ) ) # ( !\regs~502_q  & ( !\Selector14~5_Duplicate_9  & ( (!\Selector15~5_combout  & (\regs~406_q )) # (\Selector15~5_combout  & 
// ((\regs~438_q ))) ) ) )

	.dataa(!\Selector15~5_combout ),
	.datab(!\regs~406_q ),
	.datac(!\regs~470_q ),
	.datad(!\regs~438_q ),
	.datae(!\regs~502_q ),
	.dataf(!\Selector14~5_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~620 .extended_lut = "off";
defparam \regs~620 .lut_mask = 64'h227722770A0A5F5F;
defparam \regs~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \regs~621 (
// Equation(s):
// \regs~621_combout  = ( \regs~619_combout  & ( \regs~620_combout  & ( ((!\Selector13~5_combout  & ((\regs~617_combout ))) # (\Selector13~5_combout  & (\regs~618_combout ))) # (\Selector12~5_combout ) ) ) ) # ( !\regs~619_combout  & ( \regs~620_combout  & ( 
// (!\Selector12~5_combout  & ((!\Selector13~5_combout  & ((\regs~617_combout ))) # (\Selector13~5_combout  & (\regs~618_combout )))) # (\Selector12~5_combout  & (\Selector13~5_combout )) ) ) ) # ( \regs~619_combout  & ( !\regs~620_combout  & ( 
// (!\Selector12~5_combout  & ((!\Selector13~5_combout  & ((\regs~617_combout ))) # (\Selector13~5_combout  & (\regs~618_combout )))) # (\Selector12~5_combout  & (!\Selector13~5_combout )) ) ) ) # ( !\regs~619_combout  & ( !\regs~620_combout  & ( 
// (!\Selector12~5_combout  & ((!\Selector13~5_combout  & ((\regs~617_combout ))) # (\Selector13~5_combout  & (\regs~618_combout )))) ) ) )

	.dataa(!\Selector12~5_combout ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~618_combout ),
	.datad(!\regs~617_combout ),
	.datae(!\regs~619_combout ),
	.dataf(!\regs~620_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~621 .extended_lut = "off";
defparam \regs~621 .lut_mask = 64'h028A46CE139B57DF;
defparam \regs~621 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N0
cyclonev_lcell_comb \memin[21]~176 (
// Equation(s):
// \memin[21]~176_combout  = ( \Add2~109_sumout  & ( \Selector20~0_combout  & ( (!\Selector19~0_combout  & (\Selector18~0_combout  & ((!B[21]) # (!A[21])))) # (\Selector19~0_combout  & (!B[21] $ (!\Selector18~0_combout  $ (A[21])))) ) ) ) # ( 
// !\Add2~109_sumout  & ( \Selector20~0_combout  & ( (!\Selector19~0_combout  & (\Selector18~0_combout  & ((!B[21]) # (!A[21])))) # (\Selector19~0_combout  & (!B[21] $ (!\Selector18~0_combout  $ (A[21])))) ) ) ) # ( \Add2~109_sumout  & ( 
// !\Selector20~0_combout  & ( !\Selector18~0_combout  $ (((!\Selector19~0_combout ) # ((!B[21] & !A[21])))) ) ) ) # ( !\Add2~109_sumout  & ( !\Selector20~0_combout  & ( (\Selector19~0_combout  & (!\Selector18~0_combout  $ (((!B[21] & !A[21]))))) ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!B[21]),
	.datac(!\Selector18~0_combout ),
	.datad(!A[21]),
	.datae(!\Add2~109_sumout ),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~176 .extended_lut = "off";
defparam \memin[21]~176 .lut_mask = 64'h14501E5A1E491E49;
defparam \memin[21]~176 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N33
cyclonev_lcell_comb \memin[21]~173 (
// Equation(s):
// \memin[21]~173_combout  = ( \Add1~109_sumout  & ( (!\Selector20~0_combout  & !\Selector17~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector20~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~173 .extended_lut = "off";
defparam \memin[21]~173 .lut_mask = 64'h00000000F000F000;
defparam \memin[21]~173 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N30
cyclonev_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = ( \memin[21]~320_combout  & ( (!\memin[28]~38_combout  & ((!\WideOr32~0_combout ) # (\regs~626_Duplicate_701 ))) ) ) # ( !\memin[21]~320_combout  & ( (!\memin[21]~173_combout  & (((!\WideOr32~0_combout )) # (\regs~626_Duplicate_701 ))) # 
// (\memin[21]~173_combout  & (!\memin[28]~38_combout  & ((!\WideOr32~0_combout ) # (\regs~626_Duplicate_701 )))) ) )

	.dataa(!\memin[21]~173_combout ),
	.datab(!\regs~626_Duplicate_701 ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\memin[28]~38_combout ),
	.datae(gnd),
	.dataf(!\memin[21]~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~37 .extended_lut = "off";
defparam \PC~37 .lut_mask = 64'hF3A2F3A2F300F300;
defparam \PC~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N43
dffeas \PC[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N51
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~86  ))
// \Add0~110  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N54
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~110  ))
// \Add0~118  = CARRY(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N57
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \PC[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~118  ))
// \Add0~102  = CARRY(( \PC[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N14
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N53
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N55
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[21]~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[21]~177_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[21]~177_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025208A028055E0048040000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N9
cyclonev_lcell_comb \dmem~69 (
// Equation(s):
// \dmem~69_combout  = ( \dmem~22_q  & ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )) ) ) ) # ( !\dmem~22_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( \dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )) ) ) ) # ( !\dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~22_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~69 .extended_lut = "off";
defparam \dmem~69 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \dmem~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N48
cyclonev_lcell_comb \dmem~70 (
// Equation(s):
// \dmem~70_combout  = ( \dmem~69_combout  & ( ((dmem_rtl_0_bypass[72] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[71]) ) ) # ( !\dmem~69_combout  & ( (dmem_rtl_0_bypass[71] & ((!dmem_rtl_0_bypass[72]) # (\dmem~42_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[72]),
	.datab(gnd),
	.datac(!\dmem~42_combout ),
	.datad(!dmem_rtl_0_bypass[71]),
	.datae(gnd),
	.dataf(!\dmem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~70 .extended_lut = "off";
defparam \dmem~70 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \dmem~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N24
cyclonev_lcell_comb \memin[21]~172 (
// Equation(s):
// \memin[21]~172_combout  = ( \DrPC~1_combout  & ( \dmem~70_combout  & ( (!PC[21] & (!\memin[17]~55_combout  & !\memin[31]~9_combout )) ) ) ) # ( !\DrPC~1_combout  & ( \dmem~70_combout  & ( (!\memin[17]~55_combout  & !\memin[31]~9_combout ) ) ) ) # ( 
// \DrPC~1_combout  & ( !\dmem~70_combout  & ( (!PC[21] & !\memin[17]~55_combout ) ) ) ) # ( !\DrPC~1_combout  & ( !\dmem~70_combout  & ( !\memin[17]~55_combout  ) ) )

	.dataa(gnd),
	.datab(!PC[21]),
	.datac(!\memin[17]~55_combout ),
	.datad(!\memin[31]~9_combout ),
	.datae(!\DrPC~1_combout ),
	.dataf(!\dmem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~172 .extended_lut = "off";
defparam \memin[21]~172 .lut_mask = 64'hF0F0C0C0F000C000;
defparam \memin[21]~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N12
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \Add0~101_sumout  & ( \memin[21]~172_combout  & ( (!\LdPC~0_combout ) # ((!\PC~37_combout ) # ((\memin[21]~176_combout  & \memin[19]~0_combout ))) ) ) ) # ( !\Add0~101_sumout  & ( \memin[21]~172_combout  & ( (\LdPC~0_combout  & 
// ((!\PC~37_combout ) # ((\memin[21]~176_combout  & \memin[19]~0_combout )))) ) ) ) # ( \Add0~101_sumout  & ( !\memin[21]~172_combout  ) ) # ( !\Add0~101_sumout  & ( !\memin[21]~172_combout  & ( \LdPC~0_combout  ) ) )

	.dataa(!\memin[21]~176_combout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\memin[19]~0_combout ),
	.datad(!\PC~37_combout ),
	.datae(!\Add0~101_sumout ),
	.dataf(!\memin[21]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h3333FFFF3301FFCD;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N13
dffeas \PC[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N0
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC[22]~DUPLICATE_q  ) + ( GND ) + ( \Add0~102  ))
// \Add0~62  = CARRY(( \PC[22]~DUPLICATE_q  ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N27
cyclonev_lcell_comb \memin[22]~288 (
// Equation(s):
// \memin[22]~288_combout  = ( \memin[31]~13_combout  & ( !\Selector19~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector19~0_combout ),
	.datae(gnd),
	.dataf(!\memin[31]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~288 .extended_lut = "off";
defparam \memin[22]~288 .lut_mask = 64'h00000000FF00FF00;
defparam \memin[22]~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N12
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( A[4] & ( A[3] & ( ((!B[0] & (A[6])) # (B[0] & ((A[5])))) # (\B[1]~_Duplicate_16 ) ) ) ) # ( !A[4] & ( A[3] & ( (!\B[1]~_Duplicate_16  & ((!B[0] & (A[6])) # (B[0] & ((A[5]))))) # (\B[1]~_Duplicate_16  & (((B[0])))) ) ) ) # ( 
// A[4] & ( !A[3] & ( (!\B[1]~_Duplicate_16  & ((!B[0] & (A[6])) # (B[0] & ((A[5]))))) # (\B[1]~_Duplicate_16  & (((!B[0])))) ) ) ) # ( !A[4] & ( !A[3] & ( (!\B[1]~_Duplicate_16  & ((!B[0] & (A[6])) # (B[0] & ((A[5]))))) ) ) )

	.dataa(!\B[1]~_Duplicate_16 ),
	.datab(!A[6]),
	.datac(!B[0]),
	.datad(!A[5]),
	.datae(!A[4]),
	.dataf(!A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h202A707A252F757F;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( A[1] & ( (!B[0] & ((!\B[1]~_Duplicate_16  & ((A[2]))) # (\B[1]~_Duplicate_16  & (\A[0]~DUPLICATE_q )))) # (B[0] & (((!\B[1]~_Duplicate_16 )))) ) ) # ( !A[1] & ( (!B[0] & ((!\B[1]~_Duplicate_16  & ((A[2]))) # 
// (\B[1]~_Duplicate_16  & (\A[0]~DUPLICATE_q )))) ) )

	.dataa(!B[0]),
	.datab(!\A[0]~DUPLICATE_q ),
	.datac(!\B[1]~_Duplicate_16 ),
	.datad(!A[2]),
	.datae(gnd),
	.dataf(!A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h02A202A252F252F2;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N3
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( \ShiftLeft0~11_combout  & ( (!B[3] & ((\ShiftLeft0~10_combout ) # (B[2]))) ) ) # ( !\ShiftLeft0~11_combout  & ( (!B[2] & (\ShiftLeft0~10_combout  & !B[3])) ) )

	.dataa(!B[2]),
	.datab(gnd),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(!B[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h0A000A005F005F00;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N24
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \B[0]~DUPLICATE_q  & ( B[1] & ( A[15] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( B[1] & ( \A[16]~DUPLICATE_q  ) ) ) # ( \B[0]~DUPLICATE_q  & ( !B[1] & ( A[17] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !B[1] & ( A[18] ) ) )

	.dataa(!A[18]),
	.datab(!\A[16]~DUPLICATE_q ),
	.datac(!A[15]),
	.datad(!A[17]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h555500FF33330F0F;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \A[22] .is_wysiwyg = "true";
defparam \A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N42
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( A[22] & ( A[21] & ( (!B[1]) # ((!\B[0]~DUPLICATE_q  & (A[20])) # (\B[0]~DUPLICATE_q  & ((\A[19]~DUPLICATE_q )))) ) ) ) # ( !A[22] & ( A[21] & ( (!\B[0]~DUPLICATE_q  & (A[20] & ((B[1])))) # (\B[0]~DUPLICATE_q  & (((!B[1]) # 
// (\A[19]~DUPLICATE_q )))) ) ) ) # ( A[22] & ( !A[21] & ( (!\B[0]~DUPLICATE_q  & (((!B[1])) # (A[20]))) # (\B[0]~DUPLICATE_q  & (((\A[19]~DUPLICATE_q  & B[1])))) ) ) ) # ( !A[22] & ( !A[21] & ( (B[1] & ((!\B[0]~DUPLICATE_q  & (A[20])) # (\B[0]~DUPLICATE_q  
// & ((\A[19]~DUPLICATE_q ))))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[20]),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!B[1]),
	.datae(!A[22]),
	.dataf(!A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h0027AA275527FF27;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N55
dffeas \B[1]~_Duplicate_7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_8 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_7 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N21
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( A[12] & ( A[13] & ( (!\B[1]~_Duplicate_8  & (((A[14]) # (\B[0]~_Duplicate_10 )))) # (\B[1]~_Duplicate_8  & (((!\B[0]~_Duplicate_10 )) # (A[11]))) ) ) ) # ( !A[12] & ( A[13] & ( (!\B[1]~_Duplicate_8  & (((A[14]) # 
// (\B[0]~_Duplicate_10 )))) # (\B[1]~_Duplicate_8  & (A[11] & (\B[0]~_Duplicate_10 ))) ) ) ) # ( A[12] & ( !A[13] & ( (!\B[1]~_Duplicate_8  & (((!\B[0]~_Duplicate_10  & A[14])))) # (\B[1]~_Duplicate_8  & (((!\B[0]~_Duplicate_10 )) # (A[11]))) ) ) ) # ( 
// !A[12] & ( !A[13] & ( (!\B[1]~_Duplicate_8  & (((!\B[0]~_Duplicate_10  & A[14])))) # (\B[1]~_Duplicate_8  & (A[11] & (\B[0]~_Duplicate_10 ))) ) ) )

	.dataa(!A[11]),
	.datab(!\B[1]~_Duplicate_8 ),
	.datac(!\B[0]~_Duplicate_10 ),
	.datad(!A[14]),
	.datae(!A[12]),
	.dataf(!A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N36
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( \ShiftLeft0~14_combout  & ( \ShiftLeft0~13_combout  & ( ((!B[2] & ((\ShiftLeft0~20_combout ))) # (B[2] & (\ShiftLeft0~21_combout ))) # (B[3]) ) ) ) # ( !\ShiftLeft0~14_combout  & ( \ShiftLeft0~13_combout  & ( (!B[3] & ((!B[2] & 
// ((\ShiftLeft0~20_combout ))) # (B[2] & (\ShiftLeft0~21_combout )))) # (B[3] & (((!B[2])))) ) ) ) # ( \ShiftLeft0~14_combout  & ( !\ShiftLeft0~13_combout  & ( (!B[3] & ((!B[2] & ((\ShiftLeft0~20_combout ))) # (B[2] & (\ShiftLeft0~21_combout )))) # (B[3] & 
// (((B[2])))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( !\ShiftLeft0~13_combout  & ( (!B[3] & ((!B[2] & ((\ShiftLeft0~20_combout ))) # (B[2] & (\ShiftLeft0~21_combout )))) ) ) )

	.dataa(!\ShiftLeft0~21_combout ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~20_combout ),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!\ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h04C407C734F437F7;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N18
cyclonev_lcell_comb \memin[22]~349 (
// Equation(s):
// \memin[22]~349_combout  = ( !\Selector20~0_combout  & ( (!B[4] & (((!\ShiftRight0~7_combout  & (\ShiftRight0~32_combout )) # (\ShiftRight0~7_combout  & ((A[31])))))) # (B[4] & (((A[31])))) ) ) # ( \Selector20~0_combout  & ( ((!\ShiftRight0~7_combout  & 
// ((!B[4] & ((\ShiftLeft0~22_combout ))) # (B[4] & (\ShiftLeft0~12_combout ))))) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~32_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(!A[31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~349 .extended_lut = "on";
defparam \memin[22]~349 .lut_mask = 64'h272705AF0F0F0000;
defparam \memin[22]~349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N46
dffeas \B[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[22]),
	.prn(vcc));
// synopsys translate_off
defparam \B[22] .is_wysiwyg = "true";
defparam \B[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N54
cyclonev_lcell_comb \memin[22]~54 (
// Equation(s):
// \memin[22]~54_combout  = ( \Selector18~0_combout  & ( \Add1~29_sumout  & ( (!B[22] & ((!\Selector19~0_combout  & (\Selector20~0_combout )) # (\Selector19~0_combout  & ((!A[22]))))) # (B[22] & (\Selector20~0_combout  & (!A[22] $ (\Selector19~0_combout )))) 
// ) ) ) # ( !\Selector18~0_combout  & ( \Add1~29_sumout  & ( (!B[22] & ((!\Selector19~0_combout  & (!\Selector20~0_combout )) # (\Selector19~0_combout  & ((A[22]))))) # (B[22] & ((!\Selector20~0_combout ) # (!A[22] $ (!\Selector19~0_combout )))) ) ) ) # ( 
// \Selector18~0_combout  & ( !\Add1~29_sumout  & ( (!B[22] & ((!\Selector19~0_combout  & (\Selector20~0_combout )) # (\Selector19~0_combout  & ((!A[22]))))) # (B[22] & (\Selector20~0_combout  & (!A[22] $ (\Selector19~0_combout )))) ) ) ) # ( 
// !\Selector18~0_combout  & ( !\Add1~29_sumout  & ( (!B[22] & (((A[22] & \Selector19~0_combout )))) # (B[22] & (!\Selector19~0_combout  $ (((!\Selector20~0_combout ) # (!A[22]))))) ) ) )

	.dataa(!B[22]),
	.datab(!\Selector20~0_combout ),
	.datac(!A[22]),
	.datad(!\Selector19~0_combout ),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~54 .extended_lut = "off";
defparam \memin[22]~54 .lut_mask = 64'h015E32A1CD5E32A1;
defparam \memin[22]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N6
cyclonev_lcell_comb \memin[22]~213 (
// Equation(s):
// \memin[22]~213_combout  = ( \Add2~29_sumout  & ( \memin[22]~54_combout  & ( ((\memin[22]~349_combout  & \memin[3]~2_combout )) # (\memin[19]~0_combout ) ) ) ) # ( !\Add2~29_sumout  & ( \memin[22]~54_combout  & ( ((\memin[22]~349_combout  & 
// \memin[3]~2_combout )) # (\memin[19]~0_combout ) ) ) ) # ( \Add2~29_sumout  & ( !\memin[22]~54_combout  & ( (!\memin[22]~288_combout  & (((\memin[22]~349_combout  & \memin[3]~2_combout )))) # (\memin[22]~288_combout  & (((\memin[22]~349_combout  & 
// \memin[3]~2_combout )) # (\memin[19]~0_combout ))) ) ) ) # ( !\Add2~29_sumout  & ( !\memin[22]~54_combout  & ( (\memin[22]~349_combout  & \memin[3]~2_combout ) ) ) )

	.dataa(!\memin[22]~288_combout ),
	.datab(!\memin[19]~0_combout ),
	.datac(!\memin[22]~349_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(!\Add2~29_sumout ),
	.dataf(!\memin[22]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~213 .extended_lut = "off";
defparam \memin[22]~213 .lut_mask = 64'h000F111F333F333F;
defparam \memin[22]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N48
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \Add0~61_sumout  & ( \memin[22]~213_combout  ) ) # ( !\Add0~61_sumout  & ( \memin[22]~213_combout  & ( \LdPC~0_combout  ) ) ) # ( \Add0~61_sumout  & ( !\memin[22]~213_combout  & ( (!\memin[22]~57_combout ) # ((!\LdPC~0_combout ) # 
// ((\regs~621_combout  & \WideOr32~0_combout ))) ) ) ) # ( !\Add0~61_sumout  & ( !\memin[22]~213_combout  & ( (\LdPC~0_combout  & ((!\memin[22]~57_combout ) # ((\regs~621_combout  & \WideOr32~0_combout )))) ) ) )

	.dataa(!\regs~621_combout ),
	.datab(!\memin[22]~57_combout ),
	.datac(!\LdPC~0_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\Add0~61_sumout ),
	.dataf(!\memin[22]~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h0C0DFCFD0F0FFFFF;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N49
dffeas \PC[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N3
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add0~62  ))
// \Add0~74  = CARRY(( PC[23] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N41
dffeas \regs~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~23 .is_wysiwyg = "true";
defparam \regs~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N58
dffeas \regs~151 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~151 .is_wysiwyg = "true";
defparam \regs~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N49
dffeas \regs~407 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~407 .is_wysiwyg = "true";
defparam \regs~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N14
dffeas \regs~279 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~279 .is_wysiwyg = "true";
defparam \regs~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N36
cyclonev_lcell_comb \regs~612 (
// Equation(s):
// \regs~612_combout  = ( \Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~407_q  ) ) ) # ( !\Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~151_q  ) ) ) # ( \Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~279_q  ) ) ) # ( 
// !\Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~23_q  ) ) )

	.dataa(!\regs~23_q ),
	.datab(!\regs~151_q ),
	.datac(!\regs~407_q ),
	.datad(!\regs~279_q ),
	.datae(!\Selector12~5_combout ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~612 .extended_lut = "off";
defparam \regs~612 .lut_mask = 64'h555500FF33330F0F;
defparam \regs~612 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y26_N55
dffeas \regs~55 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55 .is_wysiwyg = "true";
defparam \regs~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N28
dffeas \regs~311 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~311 .is_wysiwyg = "true";
defparam \regs~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N10
dffeas \regs~183 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~183 .is_wysiwyg = "true";
defparam \regs~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \regs~439 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~439 .is_wysiwyg = "true";
defparam \regs~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N6
cyclonev_lcell_comb \regs~613 (
// Equation(s):
// \regs~613_combout  = ( \Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~439_q  ) ) ) # ( !\Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~183_q  ) ) ) # ( \Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~311_q  ) ) ) # ( 
// !\Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~55_q  ) ) )

	.dataa(!\regs~55_q ),
	.datab(!\regs~311_q ),
	.datac(!\regs~183_q ),
	.datad(!\regs~439_q ),
	.datae(!\Selector12~5_combout ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~613 .extended_lut = "off";
defparam \regs~613 .lut_mask = 64'h555533330F0F00FF;
defparam \regs~613 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N58
dffeas \regs~87 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~87 .is_wysiwyg = "true";
defparam \regs~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N4
dffeas \regs~215 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~215 .is_wysiwyg = "true";
defparam \regs~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \regs~471 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~471 .is_wysiwyg = "true";
defparam \regs~471 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \regs~343 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~343 .is_wysiwyg = "true";
defparam \regs~343 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N15
cyclonev_lcell_comb \regs~614 (
// Equation(s):
// \regs~614_combout  = ( \regs~343_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout ) # (\regs~471_q ) ) ) ) # ( !\regs~343_q  & ( \Selector12~5_combout  & ( (\Selector13~5_combout  & \regs~471_q ) ) ) ) # ( \regs~343_q  & ( !\Selector12~5_combout  
// & ( (!\Selector13~5_combout  & (\regs~87_q )) # (\Selector13~5_combout  & ((\regs~215_q ))) ) ) ) # ( !\regs~343_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~87_q )) # (\Selector13~5_combout  & ((\regs~215_q ))) ) ) )

	.dataa(!\regs~87_q ),
	.datab(!\regs~215_q ),
	.datac(!\Selector13~5_combout ),
	.datad(!\regs~471_q ),
	.datae(!\regs~343_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~614 .extended_lut = "off";
defparam \regs~614 .lut_mask = 64'h53535353000FF0FF;
defparam \regs~614 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N38
dffeas \regs~119 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~119 .is_wysiwyg = "true";
defparam \regs~119 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N48
cyclonev_lcell_comb \regs~503feeder (
// Equation(s):
// \regs~503feeder_combout  = ( \memin[23]~212_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~503feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~503feeder .extended_lut = "off";
defparam \regs~503feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~503feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N49
dffeas \regs~503 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~503 .is_wysiwyg = "true";
defparam \regs~503 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N24
cyclonev_lcell_comb \Selector13~5_Duplicate_10 (
// Equation(s):
// \Selector13~5_Duplicate_11  = ( state[5] & ( !IR[2] ) ) # ( !state[5] & ( \Selector13~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[2]),
	.datad(!\Selector13~4_combout ),
	.datae(gnd),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_Duplicate_11 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5_Duplicate_10 .extended_lut = "off";
defparam \Selector13~5_Duplicate_10 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \Selector13~5_Duplicate_10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N34
dffeas \regs~375 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~375 .is_wysiwyg = "true";
defparam \regs~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N20
dffeas \regs~247 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~247 .is_wysiwyg = "true";
defparam \regs~247 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N18
cyclonev_lcell_comb \regs~615 (
// Equation(s):
// \regs~615_combout  = ( \regs~247_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_11  & ((\regs~375_q ))) # (\Selector13~5_Duplicate_11  & (\regs~503_q )) ) ) ) # ( !\regs~247_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_11  & 
// ((\regs~375_q ))) # (\Selector13~5_Duplicate_11  & (\regs~503_q )) ) ) ) # ( \regs~247_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_Duplicate_11 ) # (\regs~119_q ) ) ) ) # ( !\regs~247_q  & ( !\Selector12~5_combout  & ( (\regs~119_q  & 
// !\Selector13~5_Duplicate_11 ) ) ) )

	.dataa(!\regs~119_q ),
	.datab(!\regs~503_q ),
	.datac(!\Selector13~5_Duplicate_11 ),
	.datad(!\regs~375_q ),
	.datae(!\regs~247_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~615 .extended_lut = "off";
defparam \regs~615 .lut_mask = 64'h50505F5F03F303F3;
defparam \regs~615 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N48
cyclonev_lcell_comb \regs~616 (
// Equation(s):
// \regs~616_combout  = ( \regs~614_combout  & ( \regs~615_combout  & ( (!\Selector14~5_combout  & ((!\Selector15~5_combout  & (!\regs~612_combout )) # (\Selector15~5_combout  & ((!\regs~613_combout ))))) ) ) ) # ( !\regs~614_combout  & ( \regs~615_combout  
// & ( (!\Selector14~5_combout  & ((!\Selector15~5_combout  & (!\regs~612_combout )) # (\Selector15~5_combout  & ((!\regs~613_combout ))))) # (\Selector14~5_combout  & (((!\Selector15~5_combout )))) ) ) ) # ( \regs~614_combout  & ( !\regs~615_combout  & ( 
// (!\Selector14~5_combout  & ((!\Selector15~5_combout  & (!\regs~612_combout )) # (\Selector15~5_combout  & ((!\regs~613_combout ))))) # (\Selector14~5_combout  & (((\Selector15~5_combout )))) ) ) ) # ( !\regs~614_combout  & ( !\regs~615_combout  & ( 
// ((!\Selector15~5_combout  & (!\regs~612_combout )) # (\Selector15~5_combout  & ((!\regs~613_combout )))) # (\Selector14~5_combout ) ) ) )

	.dataa(!\regs~612_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~613_combout ),
	.datae(!\regs~614_combout ),
	.dataf(!\regs~615_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~616 .extended_lut = "off";
defparam \regs~616 .lut_mask = 64'hBFB38F83BCB08C80;
defparam \regs~616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N6
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \ShiftRight0~17_combout  & ( !B[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N51
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( state[2] & ( !\ShiftRight0~7_combout  & ( (!state[4] & ((!ALUfunc_buffer[0] & (!state[1] & state[0])) # (ALUfunc_buffer[0] & ((!state[1]) # (state[0]))))) ) ) ) # ( !state[2] & ( !\ShiftRight0~7_combout  & ( (!state[1] & (state[4] & 
// !state[0])) ) ) )

	.dataa(!ALUfunc_buffer[0]),
	.datab(!state[1]),
	.datac(!state[4]),
	.datad(!state[0]),
	.datae(!state[2]),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h0C0040D000000000;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N45
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( \ShiftLeft0~18_combout  & ( (!B[3] & ((!B[2]) # (\ShiftLeft0~0_combout ))) ) ) # ( !\ShiftLeft0~18_combout  & ( (\ShiftLeft0~0_combout  & (!B[3] & B[2])) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h00500050F050F050;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N54
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( B[2] & ( \ShiftLeft0~16_combout  & ( (!B[3] & (\ShiftLeft0~43_combout )) # (B[3] & ((\ShiftLeft0~17_combout ))) ) ) ) # ( !B[2] & ( \ShiftLeft0~16_combout  & ( (B[3]) # (\ShiftLeft0~42_combout ) ) ) ) # ( B[2] & ( 
// !\ShiftLeft0~16_combout  & ( (!B[3] & (\ShiftLeft0~43_combout )) # (B[3] & ((\ShiftLeft0~17_combout ))) ) ) ) # ( !B[2] & ( !\ShiftLeft0~16_combout  & ( (\ShiftLeft0~42_combout  & !B[3]) ) ) )

	.dataa(!\ShiftLeft0~42_combout ),
	.datab(!\ShiftLeft0~43_combout ),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~17_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h5050303F5F5F303F;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N51
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \ShiftLeft0~34_combout  & ( \ShiftLeft0~44_combout  ) ) # ( !\ShiftLeft0~34_combout  & ( \ShiftLeft0~44_combout  & ( !B[4] ) ) ) # ( \ShiftLeft0~34_combout  & ( !\ShiftLeft0~44_combout  & ( B[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[4]),
	.datad(gnd),
	.datae(!\ShiftLeft0~34_combout ),
	.dataf(!\ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N6
cyclonev_lcell_comb \memin[23]~281 (
// Equation(s):
// \memin[23]~281_combout  = ( \Mux8~0_combout  & ( \Mux24~0_combout  & ( ((!\Selector20~0_combout  & ((\Mux5~0_combout ) # (A[31])))) # (\Mux14~0_combout ) ) ) ) # ( !\Mux8~0_combout  & ( \Mux24~0_combout  & ( (!\Selector20~0_combout  & ((\Mux5~0_combout ) 
// # (A[31]))) ) ) ) # ( \Mux8~0_combout  & ( !\Mux24~0_combout  & ( ((A[31] & (!\Mux5~0_combout  & !\Selector20~0_combout ))) # (\Mux14~0_combout ) ) ) ) # ( !\Mux8~0_combout  & ( !\Mux24~0_combout  & ( (A[31] & (!\Mux5~0_combout  & !\Selector20~0_combout 
// )) ) ) )

	.dataa(!A[31]),
	.datab(!\Mux5~0_combout ),
	.datac(!\Mux14~0_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\Mux8~0_combout ),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~281 .extended_lut = "off";
defparam \memin[23]~281 .lut_mask = 64'h44004F0F77007F0F;
defparam \memin[23]~281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N35
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y28_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[23]~212_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[23]~212_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004025288A22B055E4248A50000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N3
cyclonev_lcell_comb \dmem~58 (
// Equation(s):
// \dmem~58_combout  = ( \dmem~24_q  & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )) ) ) ) # ( !\dmem~24_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) ) # ( \dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )) ) ) ) # ( !\dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datae(!\dmem~24_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~58 .extended_lut = "off";
defparam \dmem~58 .lut_mask = 64'h0003CCCF3033FCFF;
defparam \dmem~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N15
cyclonev_lcell_comb \dmem~59 (
// Equation(s):
// \dmem~59_combout  = ( \dmem~58_combout  & ( ((!\dmem~42_combout  & dmem_rtl_0_bypass[76])) # (dmem_rtl_0_bypass[75]) ) ) # ( !\dmem~58_combout  & ( (dmem_rtl_0_bypass[75] & ((!dmem_rtl_0_bypass[76]) # (\dmem~42_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[75]),
	.datab(gnd),
	.datac(!\dmem~42_combout ),
	.datad(!dmem_rtl_0_bypass[76]),
	.datae(gnd),
	.dataf(!\dmem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~59 .extended_lut = "off";
defparam \dmem~59 .lut_mask = 64'h5505550555F555F5;
defparam \dmem~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N0
cyclonev_lcell_comb \memin[23]~282 (
// Equation(s):
// \memin[23]~282_combout  = ( \dmem~59_combout  & ( ((\memin[23]~281_combout  & \memin[3]~2_combout )) # (\memin[31]~9_combout ) ) ) # ( !\dmem~59_combout  & ( (\memin[23]~281_combout  & \memin[3]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[23]~281_combout ),
	.datac(!\memin[3]~2_combout ),
	.datad(!\memin[31]~9_combout ),
	.datae(gnd),
	.dataf(!\dmem~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~282 .extended_lut = "off";
defparam \memin[23]~282 .lut_mask = 64'h0303030303FF03FF;
defparam \memin[23]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N30
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( !B[23] & ( !A[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!B[23]),
	.dataf(!A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'hFFFF000000000000;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N0
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( ALUfunc_buffer[2] & ( \Mux8~2_combout  & ( (!state[1] & (!state[4] & (state[2]))) # (state[1] & (state[0] & (!state[4] $ (!state[2])))) ) ) ) # ( !ALUfunc_buffer[2] & ( \Mux8~2_combout  & ( (state[0] & ((!state[4] & (!state[1] & 
// state[2])) # (state[4] & (state[1] & !state[2])))) ) ) ) # ( ALUfunc_buffer[2] & ( !\Mux8~2_combout  & ( (!state[1] & (((!state[2])) # (state[4]))) # (state[1] & ((!state[0]) # (!state[4] $ (state[2])))) ) ) ) # ( !ALUfunc_buffer[2] & ( !\Mux8~2_combout  
// & ( (!state[0]) # ((!state[4] & ((!state[2]) # (state[1]))) # (state[4] & ((!state[1]) # (state[2])))) ) ) )

	.dataa(!state[4]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!state[0]),
	.datae(!ALUfunc_buffer[2]),
	.dataf(!\Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'hFFE7F7E50018081A;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N12
cyclonev_lcell_comb \Equal0~16 (
// Equation(s):
// \Equal0~16_combout  = !B[23] $ (!A[23])

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[23]),
	.datad(!A[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~16 .extended_lut = "off";
defparam \Equal0~16 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \Equal0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N42
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( state[4] & ( \Equal0~16_combout  & ( ((!state[0]) # (!state[1])) # (state[2]) ) ) ) # ( !state[4] & ( \Equal0~16_combout  & ( (!state[2]) # ((!state[0] & ((!ALUfunc_buffer[2]) # (state[1]))) # (state[0] & (!ALUfunc_buffer[2] & 
// state[1]))) ) ) ) # ( state[4] & ( !\Equal0~16_combout  & ( (!state[2] & (state[0] & state[1])) ) ) ) # ( !state[4] & ( !\Equal0~16_combout  & ( (state[2] & ((!state[0] & (ALUfunc_buffer[2] & !state[1])) # (state[0] & ((!state[1]) # 
// (ALUfunc_buffer[2]))))) ) ) )

	.dataa(!state[2]),
	.datab(!state[0]),
	.datac(!ALUfunc_buffer[2]),
	.datad(!state[1]),
	.datae(!state[4]),
	.dataf(!\Equal0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h15010022EAFEFFDD;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N42
cyclonev_lcell_comb \memin[23]~128 (
// Equation(s):
// \memin[23]~128_combout  = ( PC[23] & ( \WideOr30~0_combout  & ( (!IR[23]) # ((\DrPC~0_combout  & \Decoder3~0_combout )) ) ) ) # ( !PC[23] & ( \WideOr30~0_combout  & ( !IR[23] ) ) ) # ( PC[23] & ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & 
// (((!IR[23] & \ShOff~0_combout )) # (\DrPC~0_combout ))) ) ) ) # ( !PC[23] & ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & (!IR[23] & \ShOff~0_combout )) ) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(!\Decoder3~0_combout ),
	.datac(!IR[23]),
	.datad(!\ShOff~0_combout ),
	.datae(!PC[23]),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~128 .extended_lut = "off";
defparam \memin[23]~128 .lut_mask = 64'h00301131F0F0F1F1;
defparam \memin[23]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N54
cyclonev_lcell_comb \memin[23]~129 (
// Equation(s):
// \memin[23]~129_combout  = ( \Selector20~0_combout  & ( !\memin[23]~128_combout  & ( (!\memin[8]~64_combout ) # ((!\WideOr23~3_combout ) # (!\Mux8~1_combout )) ) ) ) # ( !\Selector20~0_combout  & ( !\memin[23]~128_combout  & ( (!\Mux8~3_combout ) # 
// ((!\memin[8]~64_combout ) # (!\WideOr23~3_combout )) ) ) )

	.dataa(!\Mux8~3_combout ),
	.datab(!\memin[8]~64_combout ),
	.datac(!\WideOr23~3_combout ),
	.datad(!\Mux8~1_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\memin[23]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~129 .extended_lut = "off";
defparam \memin[23]~129 .lut_mask = 64'hFEFEFFFC00000000;
defparam \memin[23]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N39
cyclonev_lcell_comb \memin[23]~130 (
// Equation(s):
// \memin[23]~130_combout  = ( \Add2~73_sumout  & ( \memin[23]~129_combout  & ( (!\memin[23]~282_combout  & ((!\memin[31]~13_combout ) # ((!\WideOr23~3_combout ) # (!\memin[8]~63_combout )))) ) ) ) # ( !\Add2~73_sumout  & ( \memin[23]~129_combout  & ( 
// !\memin[23]~282_combout  ) ) )

	.dataa(!\memin[23]~282_combout ),
	.datab(!\memin[31]~13_combout ),
	.datac(!\WideOr23~3_combout ),
	.datad(!\memin[8]~63_combout ),
	.datae(!\Add2~73_sumout ),
	.dataf(!\memin[23]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~130 .extended_lut = "off";
defparam \memin[23]~130 .lut_mask = 64'h00000000AAAAAAA8;
defparam \memin[23]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N36
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \regs~616_combout  & ( \memin[23]~130_combout  & ( (!\LdPC~0_combout  & ((\Add0~73_sumout ))) # (\LdPC~0_combout  & (\memin[23]~131_combout )) ) ) ) # ( !\regs~616_combout  & ( \memin[23]~130_combout  & ( (!\LdPC~0_combout  & 
// (((\Add0~73_sumout )))) # (\LdPC~0_combout  & (((\WideOr32~0_combout )) # (\memin[23]~131_combout ))) ) ) ) # ( \regs~616_combout  & ( !\memin[23]~130_combout  & ( (\LdPC~0_combout ) # (\Add0~73_sumout ) ) ) ) # ( !\regs~616_combout  & ( 
// !\memin[23]~130_combout  & ( (\LdPC~0_combout ) # (\Add0~73_sumout ) ) ) )

	.dataa(!\memin[23]~131_combout ),
	.datab(!\Add0~73_sumout ),
	.datac(!\LdPC~0_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\regs~616_combout ),
	.dataf(!\memin[23]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h3F3F3F3F353F3535;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N37
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N6
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~74  ))
// \Add0~82  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N59
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N53
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[24]~210_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[24]~210_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N42
cyclonev_lcell_comb \dmem~61 (
// Equation(s):
// \dmem~61_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (\dmem~25_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & ((\dmem~25_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & ((\dmem~25_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & \dmem~25_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~25_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~61 .extended_lut = "off";
defparam \dmem~61 .lut_mask = 64'h0C0C1D1D2E2E3F3F;
defparam \dmem~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N21
cyclonev_lcell_comb \dmem~62 (
// Equation(s):
// \dmem~62_combout  = ( \dmem~61_combout  & ( ((!\dmem~42_combout  & dmem_rtl_0_bypass[78])) # (dmem_rtl_0_bypass[77]) ) ) # ( !\dmem~61_combout  & ( (dmem_rtl_0_bypass[77] & ((!dmem_rtl_0_bypass[78]) # (\dmem~42_combout ))) ) )

	.dataa(gnd),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[77]),
	.datad(!dmem_rtl_0_bypass[78]),
	.datae(gnd),
	.dataf(!\dmem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~62 .extended_lut = "off";
defparam \dmem~62 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \dmem~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N27
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( B[2] & ( \ShiftLeft0~47_combout  & ( (!B[3]) # (\ShiftLeft0~5_combout ) ) ) ) # ( !B[2] & ( \ShiftLeft0~47_combout  & ( (!B[3] & (\ShiftLeft0~46_combout )) # (B[3] & ((\ShiftLeft0~4_combout ))) ) ) ) # ( B[2] & ( 
// !\ShiftLeft0~47_combout  & ( (B[3] & \ShiftLeft0~5_combout ) ) ) ) # ( !B[2] & ( !\ShiftLeft0~47_combout  & ( (!B[3] & (\ShiftLeft0~46_combout )) # (B[3] & ((\ShiftLeft0~4_combout ))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~46_combout ),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\ShiftLeft0~4_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h227705052277AFAF;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N6
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( \ShiftLeft0~7_combout  & ( (!B[3] & (((\ShiftLeft0~6_combout )) # (B[2]))) # (B[3] & (!B[2] & (\ShiftLeft0~3_combout ))) ) ) # ( !\ShiftLeft0~7_combout  & ( (!B[2] & ((!B[3] & ((\ShiftLeft0~6_combout ))) # (B[3] & 
// (\ShiftLeft0~3_combout )))) ) )

	.dataa(!B[3]),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h048C048C26AE26AE;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N42
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \ShiftLeft0~38_combout  & ( (\ShiftLeft0~48_combout ) # (B[4]) ) ) # ( !\ShiftLeft0~38_combout  & ( (!B[4] & \ShiftLeft0~48_combout ) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!\ShiftLeft0~48_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N9
cyclonev_lcell_comb \memin[24]~286 (
// Equation(s):
// \memin[24]~286_combout  = ( \Mux7~0_combout  & ( \Mux23~0_combout  & ( ((!\Selector20~0_combout  & ((\Mux5~0_combout ) # (A[31])))) # (\Mux14~0_combout ) ) ) ) # ( !\Mux7~0_combout  & ( \Mux23~0_combout  & ( (!\Selector20~0_combout  & ((\Mux5~0_combout ) 
// # (A[31]))) ) ) ) # ( \Mux7~0_combout  & ( !\Mux23~0_combout  & ( ((A[31] & (!\Mux5~0_combout  & !\Selector20~0_combout ))) # (\Mux14~0_combout ) ) ) ) # ( !\Mux7~0_combout  & ( !\Mux23~0_combout  & ( (A[31] & (!\Mux5~0_combout  & !\Selector20~0_combout 
// )) ) ) )

	.dataa(!A[31]),
	.datab(!\Mux5~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\Mux14~0_combout ),
	.datae(!\Mux7~0_combout ),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~286 .extended_lut = "off";
defparam \memin[24]~286 .lut_mask = 64'h404040FF707070FF;
defparam \memin[24]~286 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N18
cyclonev_lcell_comb \memin[24]~287 (
// Equation(s):
// \memin[24]~287_combout  = ( \memin[24]~286_combout  & ( ((\dmem~62_combout  & \memin[31]~9_combout )) # (\memin[3]~2_combout ) ) ) # ( !\memin[24]~286_combout  & ( (\dmem~62_combout  & \memin[31]~9_combout ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(gnd),
	.datac(!\dmem~62_combout ),
	.datad(!\memin[31]~9_combout ),
	.datae(gnd),
	.dataf(!\memin[24]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~287 .extended_lut = "off";
defparam \memin[24]~287 .lut_mask = 64'h000F000F555F555F;
defparam \memin[24]~287 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N55
dffeas \B[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[24]),
	.prn(vcc));
// synopsys translate_off
defparam \B[24] .is_wysiwyg = "true";
defparam \B[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N18
cyclonev_lcell_comb \Equal0~18 (
// Equation(s):
// \Equal0~18_combout  = ( B[24] & ( !\A[24]~DUPLICATE_q  ) ) # ( !B[24] & ( \A[24]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\A[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~18 .extended_lut = "off";
defparam \Equal0~18 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Equal0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N24
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( ALUfunc_buffer[2] & ( \Equal0~18_combout  & ( (!state[1] & ((!state[2]) # ((state[4])))) # (state[1] & ((!state[0]) # (!state[2] $ (state[4])))) ) ) ) # ( !ALUfunc_buffer[2] & ( \Equal0~18_combout  & ( (!state[0]) # ((!state[2] & 
// ((!state[1]) # (!state[4]))) # (state[2] & ((state[4]) # (state[1])))) ) ) ) # ( ALUfunc_buffer[2] & ( !\Equal0~18_combout  & ( (!state[1] & (state[2] & (!state[4]))) # (state[1] & (state[0] & (!state[2] $ (!state[4])))) ) ) ) # ( !ALUfunc_buffer[2] & ( 
// !\Equal0~18_combout  & ( (state[0] & ((!state[2] & (state[1] & state[4])) # (state[2] & (!state[1] & !state[4])))) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[4]),
	.datad(!state[0]),
	.datae(!ALUfunc_buffer[2]),
	.dataf(!\Equal0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h00424052FFBDBFAD;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N42
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( !\A[24]~DUPLICATE_q  & ( !B[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N30
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( ALUfunc_buffer[2] & ( \Mux7~2_combout  & ( (!state[1] & (state[2] & (!state[4]))) # (state[1] & (state[0] & (!state[2] $ (!state[4])))) ) ) ) # ( !ALUfunc_buffer[2] & ( \Mux7~2_combout  & ( (state[0] & ((!state[2] & (state[1] & 
// state[4])) # (state[2] & (!state[1] & !state[4])))) ) ) ) # ( ALUfunc_buffer[2] & ( !\Mux7~2_combout  & ( (!state[1] & ((!state[2]) # ((state[4])))) # (state[1] & ((!state[0]) # (!state[2] $ (state[4])))) ) ) ) # ( !ALUfunc_buffer[2] & ( !\Mux7~2_combout  
// & ( (!state[0]) # ((!state[2] & ((!state[1]) # (!state[4]))) # (state[2] & ((state[4]) # (state[1])))) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[4]),
	.datad(!state[0]),
	.datae(!ALUfunc_buffer[2]),
	.dataf(!\Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'hFFBDBFAD00424052;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N6
cyclonev_lcell_comb \memin[24]~136 (
// Equation(s):
// \memin[24]~136_combout  = ( \ShOff~0_combout  & ( \WideOr30~0_combout  & ( (!IR[23]) # ((\Decoder3~0_combout  & (PC[24] & \DrPC~0_combout ))) ) ) ) # ( !\ShOff~0_combout  & ( \WideOr30~0_combout  & ( (!IR[23]) # ((\Decoder3~0_combout  & (PC[24] & 
// \DrPC~0_combout ))) ) ) ) # ( \ShOff~0_combout  & ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & ((!IR[23]) # ((PC[24] & \DrPC~0_combout )))) ) ) ) # ( !\ShOff~0_combout  & ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & (PC[24] & \DrPC~0_combout 
// )) ) ) )

	.dataa(!IR[23]),
	.datab(!\Decoder3~0_combout ),
	.datac(!PC[24]),
	.datad(!\DrPC~0_combout ),
	.datae(!\ShOff~0_combout ),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~136 .extended_lut = "off";
defparam \memin[24]~136 .lut_mask = 64'h00032223AAABAAAB;
defparam \memin[24]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N36
cyclonev_lcell_comb \memin[24]~137 (
// Equation(s):
// \memin[24]~137_combout  = ( \Selector20~0_combout  & ( !\memin[24]~136_combout  & ( (!\WideOr23~3_combout ) # ((!\memin[8]~64_combout ) # (!\Mux7~1_combout )) ) ) ) # ( !\Selector20~0_combout  & ( !\memin[24]~136_combout  & ( (!\WideOr23~3_combout ) # 
// ((!\memin[8]~64_combout ) # (!\Mux7~3_combout )) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(!\memin[8]~64_combout ),
	.datac(!\Mux7~1_combout ),
	.datad(!\Mux7~3_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\memin[24]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~137 .extended_lut = "off";
defparam \memin[24]~137 .lut_mask = 64'hFFEEFEFE00000000;
defparam \memin[24]~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N48
cyclonev_lcell_comb \memin[24]~138 (
// Equation(s):
// \memin[24]~138_combout  = ( \Add2~81_sumout  & ( \memin[24]~137_combout  & ( (!\memin[24]~287_combout  & ((!\memin[8]~63_combout ) # ((!\WideOr23~3_combout ) # (!\memin[31]~13_combout )))) ) ) ) # ( !\Add2~81_sumout  & ( \memin[24]~137_combout  & ( 
// !\memin[24]~287_combout  ) ) )

	.dataa(!\memin[8]~63_combout ),
	.datab(!\WideOr23~3_combout ),
	.datac(!\memin[24]~287_combout ),
	.datad(!\memin[31]~13_combout ),
	.datae(!\Add2~81_sumout ),
	.dataf(!\memin[24]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~138 .extended_lut = "off";
defparam \memin[24]~138 .lut_mask = 64'h00000000F0F0F0E0;
defparam \memin[24]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N24
cyclonev_lcell_comb \memin[24]~135 (
// Equation(s):
// \memin[24]~135_combout  = ( B[24] & ( \Add1~81_sumout  & ( (\memin[31]~79_combout  & (!\Selector18~0_combout  $ (((\Selector20~0_combout  & !\A[24]~DUPLICATE_q ))))) ) ) ) # ( !B[24] & ( \Add1~81_sumout  & ( (\memin[31]~79_combout  & 
// (!\Selector18~0_combout  $ (\Selector20~0_combout ))) ) ) ) # ( B[24] & ( !\Add1~81_sumout  & ( (\Selector20~0_combout  & (\memin[31]~79_combout  & (!\Selector18~0_combout  $ (!\A[24]~DUPLICATE_q )))) ) ) ) # ( !B[24] & ( !\Add1~81_sumout  & ( 
// (\Selector18~0_combout  & (\Selector20~0_combout  & \memin[31]~79_combout )) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\memin[31]~79_combout ),
	.datad(!\A[24]~DUPLICATE_q ),
	.datae(!B[24]),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~135 .extended_lut = "off";
defparam \memin[24]~135 .lut_mask = 64'h010101020909090A;
defparam \memin[24]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N54
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \memin[24]~138_combout  & ( \memin[24]~135_combout  & ( (\Add0~81_sumout ) # (\LdPC~0_combout ) ) ) ) # ( !\memin[24]~138_combout  & ( \memin[24]~135_combout  & ( (\Add0~81_sumout ) # (\LdPC~0_combout ) ) ) ) # ( \memin[24]~138_combout 
//  & ( !\memin[24]~135_combout  & ( (!\LdPC~0_combout  & (((\Add0~81_sumout )))) # (\LdPC~0_combout  & (\regs~652_combout  & ((\WideOr32~0_combout )))) ) ) ) # ( !\memin[24]~138_combout  & ( !\memin[24]~135_combout  & ( (\Add0~81_sumout ) # (\LdPC~0_combout 
// ) ) ) )

	.dataa(!\LdPC~0_combout ),
	.datab(!\regs~652_combout ),
	.datac(!\Add0~81_sumout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\memin[24]~138_combout ),
	.dataf(!\memin[24]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h5F5F0A1B5F5F5F5F;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N55
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N9
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~82  ))
// \Add0~106  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N27
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \Add0~105_sumout  & ( (!\LdPC~0_combout ) # ((\Selector18~0_combout  & !\Selector20~0_combout )) ) ) # ( !\Add0~105_sumout  & ( (\Selector18~0_combout  & (\LdPC~0_combout  & !\Selector20~0_combout )) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h10101010DCDCDCDC;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N38
dffeas \A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N3
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \B[0]~DUPLICATE_q  & ( (!B[1] & (A[30])) # (B[1] & ((\A[31]~DUPLICATE_q ))) ) ) # ( !\B[0]~DUPLICATE_q  & ( (!B[1] & (\A[29]~DUPLICATE_q )) # (B[1] & ((\A[31]~DUPLICATE_q ))) ) )

	.dataa(!\A[29]~DUPLICATE_q ),
	.datab(!A[30]),
	.datac(!B[1]),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h505F505F303F303F;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N0
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \B[0]~DUPLICATE_q  & ( B[1] & ( A[28] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( B[1] & ( A[27] ) ) ) # ( \B[0]~DUPLICATE_q  & ( !B[1] & ( A[26] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !B[1] & ( A[25] ) ) )

	.dataa(!A[27]),
	.datab(!A[26]),
	.datac(!A[25]),
	.datad(!A[28]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h0F0F3333555500FF;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N0
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \ShiftRight0~44_combout  & ( (!B[2]) # (\ShiftRight0~43_combout ) ) ) # ( !\ShiftRight0~44_combout  & ( (B[2] & \ShiftRight0~43_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[2]),
	.datad(!\ShiftRight0~43_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N6
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( \B[0]~DUPLICATE_q  & ( B[1] & ( \A[14]~DUPLICATE_q  ) ) ) # ( !\B[0]~DUPLICATE_q  & ( B[1] & ( A[15] ) ) ) # ( \B[0]~DUPLICATE_q  & ( !B[1] & ( \A[16]~DUPLICATE_q  ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !B[1] & ( A[17] ) ) )

	.dataa(!A[15]),
	.datab(!\A[14]~DUPLICATE_q ),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(!A[17]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h00FF0F0F55553333;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N33
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( A[25] & ( \A[24]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_1 ) # ((!\B[0]~_Duplicate_2  & (A[23])) # (\B[0]~_Duplicate_2  & ((\A[22]~DUPLICATE_q )))) ) ) ) # ( !A[25] & ( \A[24]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2  & (A[23] & 
// ((\B[1]~_Duplicate_1 )))) # (\B[0]~_Duplicate_2  & (((!\B[1]~_Duplicate_1 ) # (\A[22]~DUPLICATE_q )))) ) ) ) # ( A[25] & ( !\A[24]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2  & (((!\B[1]~_Duplicate_1 )) # (A[23]))) # (\B[0]~_Duplicate_2  & 
// (((\A[22]~DUPLICATE_q  & \B[1]~_Duplicate_1 )))) ) ) ) # ( !A[25] & ( !\A[24]~DUPLICATE_q  & ( (\B[1]~_Duplicate_1  & ((!\B[0]~_Duplicate_2  & (A[23])) # (\B[0]~_Duplicate_2  & ((\A[22]~DUPLICATE_q ))))) ) ) )

	.dataa(!A[23]),
	.datab(!\B[0]~_Duplicate_2 ),
	.datac(!\A[22]~DUPLICATE_q ),
	.datad(!\B[1]~_Duplicate_1 ),
	.datae(!A[25]),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h0047CC473347FF47;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N24
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \B[1]~_Duplicate_8DUPLICATE_q  & ( A[10] & ( (\B[0]~_Duplicate_10 ) # (A[11]) ) ) ) # ( !\B[1]~_Duplicate_8DUPLICATE_q  & ( A[10] & ( (!\B[0]~_Duplicate_10  & (A[13])) # (\B[0]~_Duplicate_10  & ((A[12]))) ) ) ) # ( 
// \B[1]~_Duplicate_8DUPLICATE_q  & ( !A[10] & ( (A[11] & !\B[0]~_Duplicate_10 ) ) ) ) # ( !\B[1]~_Duplicate_8DUPLICATE_q  & ( !A[10] & ( (!\B[0]~_Duplicate_10  & (A[13])) # (\B[0]~_Duplicate_10  & ((A[12]))) ) ) )

	.dataa(!A[13]),
	.datab(!A[12]),
	.datac(!A[11]),
	.datad(!\B[0]~_Duplicate_10 ),
	.datae(!\B[1]~_Duplicate_8DUPLICATE_q ),
	.dataf(!A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h55330F0055330FFF;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N9
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~30_combout  & ( \ShiftLeft0~27_combout  & ( (!B[2] & (((!B[3]) # (\ShiftLeft0~32_combout )))) # (B[2] & (((B[3])) # (\ShiftLeft0~31_combout ))) ) ) ) # ( !\ShiftLeft0~30_combout  & ( \ShiftLeft0~27_combout  & ( 
// (!B[2] & (((\ShiftLeft0~32_combout  & B[3])))) # (B[2] & (((B[3])) # (\ShiftLeft0~31_combout ))) ) ) ) # ( \ShiftLeft0~30_combout  & ( !\ShiftLeft0~27_combout  & ( (!B[2] & (((!B[3]) # (\ShiftLeft0~32_combout )))) # (B[2] & (\ShiftLeft0~31_combout  & 
// ((!B[3])))) ) ) ) # ( !\ShiftLeft0~30_combout  & ( !\ShiftLeft0~27_combout  & ( (!B[2] & (((\ShiftLeft0~32_combout  & B[3])))) # (B[2] & (\ShiftLeft0~31_combout  & ((!B[3])))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~31_combout ),
	.datac(!\ShiftLeft0~32_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~30_combout ),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( B[1] & ( A[7] & ( (!\B[0]~DUPLICATE_q ) # (A[6]) ) ) ) # ( !B[1] & ( A[7] & ( (!\B[0]~DUPLICATE_q  & ((A[9]))) # (\B[0]~DUPLICATE_q  & (A[8])) ) ) ) # ( B[1] & ( !A[7] & ( (A[6] & \B[0]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( !A[7] & 
// ( (!\B[0]~DUPLICATE_q  & ((A[9]))) # (\B[0]~DUPLICATE_q  & (A[8])) ) ) )

	.dataa(!A[8]),
	.datab(!A[6]),
	.datac(!A[9]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h0F5500330F55FF33;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N36
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \ShiftLeft0~25_combout  & ( \ShiftLeft0~24_combout  & ( (!B[2]) # ((!B[3] & \ShiftLeft0~23_combout )) ) ) ) # ( !\ShiftLeft0~25_combout  & ( \ShiftLeft0~24_combout  & ( (!B[3] & ((!B[2]) # (\ShiftLeft0~23_combout ))) ) ) ) # ( 
// \ShiftLeft0~25_combout  & ( !\ShiftLeft0~24_combout  & ( (!B[2] & (B[3])) # (B[2] & (!B[3] & \ShiftLeft0~23_combout )) ) ) ) # ( !\ShiftLeft0~25_combout  & ( !\ShiftLeft0~24_combout  & ( (B[2] & (!B[3] & \ShiftLeft0~23_combout )) ) ) )

	.dataa(!B[2]),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~25_combout ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h00500A5AA0F0AAFA;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N57
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \ShiftLeft0~26_combout  & ( (B[4]) # (\ShiftLeft0~59_combout ) ) ) # ( !\ShiftLeft0~26_combout  & ( (\ShiftLeft0~59_combout  & !B[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~59_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N24
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \Mux6~1_combout  & ( \Mux5~0_combout  & ( (!\Selector20~0_combout  & (\Mux6~0_combout )) # (\Selector20~0_combout  & ((!\ShiftRight0~7_combout ))) ) ) ) # ( !\Mux6~1_combout  & ( \Mux5~0_combout  & ( (\Mux6~0_combout  & 
// !\Selector20~0_combout ) ) ) ) # ( \Mux6~1_combout  & ( !\Mux5~0_combout  & ( (!\Selector20~0_combout  & ((A[31]))) # (\Selector20~0_combout  & (!\ShiftRight0~7_combout )) ) ) ) # ( !\Mux6~1_combout  & ( !\Mux5~0_combout  & ( (A[31] & 
// !\Selector20~0_combout ) ) ) )

	.dataa(!\Mux6~0_combout ),
	.datab(!\ShiftRight0~7_combout ),
	.datac(!A[31]),
	.datad(!\Selector20~0_combout ),
	.datae(!\Mux6~1_combout ),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h0F000FCC550055CC;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N6
cyclonev_lcell_comb \memin[25]~180 (
// Equation(s):
// \memin[25]~180_combout  = ( \memin[8]~63_combout  & ( \WideOr23~3_combout  & ( (\Selector20~0_combout  & (!\Selector18~0_combout  $ (((!B[25]) # (!A[25]))))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!B[25]),
	.datad(!A[25]),
	.datae(!\memin[8]~63_combout ),
	.dataf(!\WideOr23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~180 .extended_lut = "off";
defparam \memin[25]~180 .lut_mask = 64'h0000000000001114;
defparam \memin[25]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \Selector20~0_combout  & ( \Selector18~0_combout  & ( !A[25] $ (B[25]) ) ) ) # ( !\Selector20~0_combout  & ( \Selector18~0_combout  & ( (!A[25] & !B[25]) ) ) ) # ( \Selector20~0_combout  & ( !\Selector18~0_combout  & ( !A[25] $ 
// (!B[25]) ) ) ) # ( !\Selector20~0_combout  & ( !\Selector18~0_combout  & ( (B[25]) # (A[25]) ) ) )

	.dataa(gnd),
	.datab(!A[25]),
	.datac(!B[25]),
	.datad(gnd),
	.datae(!\Selector20~0_combout ),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h3F3F3C3CC0C0C3C3;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[25]~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \memin[25]~178 (
// Equation(s):
// \memin[25]~178_combout  = ( \Decoder3~0_combout  & ( (PC[25] & \DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(!PC[25]),
	.datac(gnd),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~178 .extended_lut = "off";
defparam \memin[25]~178 .lut_mask = 64'h0000000000330033;
defparam \memin[25]~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[25]~182_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[25]~182_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \dmem~71 (
// Equation(s):
// \dmem~71_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (\dmem~26_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem~0_q  & ((\dmem~26_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem~0_q  & ((\dmem~26_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem~0_q  & \dmem~26_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~26_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~71 .extended_lut = "off";
defparam \dmem~71 .lut_mask = 64'h0C0C1D1D2E2E3F3F;
defparam \dmem~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N22
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N0
cyclonev_lcell_comb \dmem~72 (
// Equation(s):
// \dmem~72_combout  = ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[80] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[80]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~72 .extended_lut = "off";
defparam \dmem~72 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dmem~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \memin[25]~179 (
// Equation(s):
// \memin[25]~179_combout  = ( \dmem~72_combout  & ( \memin[31]~9_combout  & ( (!\memin[17]~55_combout  & (!\memin[25]~178_combout  & !\dmem~71_combout )) ) ) ) # ( !\dmem~72_combout  & ( \memin[31]~9_combout  & ( (!dmem_rtl_0_bypass[79] & 
// (!\memin[17]~55_combout  & !\memin[25]~178_combout )) ) ) ) # ( \dmem~72_combout  & ( !\memin[31]~9_combout  & ( (!\memin[17]~55_combout  & !\memin[25]~178_combout ) ) ) ) # ( !\dmem~72_combout  & ( !\memin[31]~9_combout  & ( (!\memin[17]~55_combout  & 
// !\memin[25]~178_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[79]),
	.datab(!\memin[17]~55_combout ),
	.datac(!\memin[25]~178_combout ),
	.datad(!\dmem~71_combout ),
	.datae(!\dmem~72_combout ),
	.dataf(!\memin[31]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~179 .extended_lut = "off";
defparam \memin[25]~179 .lut_mask = 64'hC0C0C0C08080C000;
defparam \memin[25]~179 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \memin[25]~181 (
// Equation(s):
// \memin[25]~181_combout  = ( \Mux6~3_combout  & ( \memin[25]~179_combout  & ( (!\memin[23]~85_combout  & (!\memin[25]~180_combout  & ((!\Mux6~2_combout ) # (!\memin[3]~2_combout )))) ) ) ) # ( !\Mux6~3_combout  & ( \memin[25]~179_combout  & ( 
// (!\memin[25]~180_combout  & ((!\Mux6~2_combout ) # (!\memin[3]~2_combout ))) ) ) )

	.dataa(!\memin[23]~85_combout ),
	.datab(!\Mux6~2_combout ),
	.datac(!\memin[25]~180_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(!\Mux6~3_combout ),
	.dataf(!\memin[25]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~181 .extended_lut = "off";
defparam \memin[25]~181 .lut_mask = 64'h00000000F0C0A080;
defparam \memin[25]~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N12
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \Add2~113_sumout  & ( \memin[25]~181_combout  & ( (!\LdPC~0_combout  & (((\PC~30_combout )))) # (\LdPC~0_combout  & (((\memin[31]~79_combout  & \PC~30_combout )) # (\PC~29_combout ))) ) ) ) # ( !\Add2~113_sumout  & ( 
// \memin[25]~181_combout  & ( (!\LdPC~0_combout  & ((\PC~30_combout ))) # (\LdPC~0_combout  & (\PC~29_combout )) ) ) ) # ( \Add2~113_sumout  & ( !\memin[25]~181_combout  & ( (\PC~30_combout ) # (\LdPC~0_combout ) ) ) ) # ( !\Add2~113_sumout  & ( 
// !\memin[25]~181_combout  & ( (\PC~30_combout ) # (\LdPC~0_combout ) ) ) )

	.dataa(!\PC~29_combout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\memin[31]~79_combout ),
	.datad(!\PC~30_combout ),
	.datae(!\Add2~113_sumout ),
	.dataf(!\memin[25]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h33FF33FF11DD11DF;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N14
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N12
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~106  ))
// \Add0~114  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(!PC[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N16
dffeas \regs~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~26 .is_wysiwyg = "true";
defparam \regs~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N12
cyclonev_lcell_comb \regs~122feeder (
// Equation(s):
// \regs~122feeder_combout  = ( \memin[26]~191_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~122feeder .extended_lut = "off";
defparam \regs~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \regs~122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~122 .is_wysiwyg = "true";
defparam \regs~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N58
dffeas \regs~58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~58 .is_wysiwyg = "true";
defparam \regs~58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N39
cyclonev_lcell_comb \regs~90feeder (
// Equation(s):
// \regs~90feeder_combout  = ( \memin[26]~191_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~90feeder .extended_lut = "off";
defparam \regs~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N41
dffeas \regs~90 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~90 .is_wysiwyg = "true";
defparam \regs~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N6
cyclonev_lcell_comb \regs~673 (
// Equation(s):
// \regs~673_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~122_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~90_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~58_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~26_q  ) ) )

	.dataa(!\regs~26_q ),
	.datab(!\regs~122_q ),
	.datac(!\regs~58_q ),
	.datad(!\regs~90_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~673 .extended_lut = "off";
defparam \regs~673 .lut_mask = 64'h55550F0F00FF3333;
defparam \regs~673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N48
cyclonev_lcell_comb \regs~474feeder (
// Equation(s):
// \regs~474feeder_combout  = ( \memin[26]~191_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~474feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~474feeder .extended_lut = "off";
defparam \regs~474feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~474feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N49
dffeas \regs~474 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~474 .is_wysiwyg = "true";
defparam \regs~474 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N30
cyclonev_lcell_comb \regs~410feeder (
// Equation(s):
// \regs~410feeder_combout  = ( \memin[26]~191_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~410feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~410feeder .extended_lut = "off";
defparam \regs~410feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~410feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \regs~410 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~410 .is_wysiwyg = "true";
defparam \regs~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N24
cyclonev_lcell_comb \regs~442feeder (
// Equation(s):
// \regs~442feeder_combout  = ( \memin[26]~191_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~442feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~442feeder .extended_lut = "off";
defparam \regs~442feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~442feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \regs~442 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~442 .is_wysiwyg = "true";
defparam \regs~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N2
dffeas \regs~506 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~506 .is_wysiwyg = "true";
defparam \regs~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \regs~676 (
// Equation(s):
// \regs~676_combout  = ( \regs~506_q  & ( \Selector14~5_Duplicate_9  & ( (\Selector15~5_combout ) # (\regs~474_q ) ) ) ) # ( !\regs~506_q  & ( \Selector14~5_Duplicate_9  & ( (\regs~474_q  & !\Selector15~5_combout ) ) ) ) # ( \regs~506_q  & ( 
// !\Selector14~5_Duplicate_9  & ( (!\Selector15~5_combout  & (\regs~410_q )) # (\Selector15~5_combout  & ((\regs~442_q ))) ) ) ) # ( !\regs~506_q  & ( !\Selector14~5_Duplicate_9  & ( (!\Selector15~5_combout  & (\regs~410_q )) # (\Selector15~5_combout  & 
// ((\regs~442_q ))) ) ) )

	.dataa(!\regs~474_q ),
	.datab(!\regs~410_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~442_q ),
	.datae(!\regs~506_q ),
	.dataf(!\Selector14~5_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~676 .extended_lut = "off";
defparam \regs~676 .lut_mask = 64'h303F303F50505F5F;
defparam \regs~676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \regs~186feeder (
// Equation(s):
// \regs~186feeder_combout  = ( \memin[26]~191_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~186feeder .extended_lut = "off";
defparam \regs~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \regs~186 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~186 .is_wysiwyg = "true";
defparam \regs~186 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \regs~154feeder (
// Equation(s):
// \regs~154feeder_combout  = ( \memin[26]~191_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~154feeder .extended_lut = "off";
defparam \regs~154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N26
dffeas \regs~154 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~154 .is_wysiwyg = "true";
defparam \regs~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \regs~250 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~250 .is_wysiwyg = "true";
defparam \regs~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \regs~218 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~218 .is_wysiwyg = "true";
defparam \regs~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N45
cyclonev_lcell_comb \regs~674 (
// Equation(s):
// \regs~674_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~250_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~218_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~186_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~154_q  ) ) )

	.dataa(!\regs~186_q ),
	.datab(!\regs~154_q ),
	.datac(!\regs~250_q ),
	.datad(!\regs~218_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~674 .extended_lut = "off";
defparam \regs~674 .lut_mask = 64'h3333555500FF0F0F;
defparam \regs~674 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y22_N18
cyclonev_lcell_comb \regs~346feeder (
// Equation(s):
// \regs~346feeder_combout  = ( \memin[26]~191_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~346feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~346feeder .extended_lut = "off";
defparam \regs~346feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~346feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N19
dffeas \regs~346 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~346 .is_wysiwyg = "true";
defparam \regs~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N38
dffeas \regs~314 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~314 .is_wysiwyg = "true";
defparam \regs~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N49
dffeas \regs~282 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~282 .is_wysiwyg = "true";
defparam \regs~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N56
dffeas \regs~378 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~378 .is_wysiwyg = "true";
defparam \regs~378 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \regs~675 (
// Equation(s):
// \regs~675_combout  = ( \regs~378_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout ) # (\regs~314_q ) ) ) ) # ( !\regs~378_q  & ( \Selector15~5_combout  & ( (\regs~314_q  & !\Selector14~5_combout ) ) ) ) # ( \regs~378_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~282_q ))) # (\Selector14~5_combout  & (\regs~346_q )) ) ) ) # ( !\regs~378_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~282_q ))) # (\Selector14~5_combout  & (\regs~346_q )) ) ) )

	.dataa(!\regs~346_q ),
	.datab(!\regs~314_q ),
	.datac(!\regs~282_q ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~378_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~675 .extended_lut = "off";
defparam \regs~675 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~675 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N39
cyclonev_lcell_comb \regs~677 (
// Equation(s):
// \regs~677_combout  = ( \regs~674_combout  & ( \regs~675_combout  & ( (!\Selector12~5_combout  & (((\regs~673_combout )) # (\Selector13~5_combout ))) # (\Selector12~5_combout  & ((!\Selector13~5_combout ) # ((\regs~676_combout )))) ) ) ) # ( 
// !\regs~674_combout  & ( \regs~675_combout  & ( (!\Selector12~5_combout  & (!\Selector13~5_combout  & (\regs~673_combout ))) # (\Selector12~5_combout  & ((!\Selector13~5_combout ) # ((\regs~676_combout )))) ) ) ) # ( \regs~674_combout  & ( 
// !\regs~675_combout  & ( (!\Selector12~5_combout  & (((\regs~673_combout )) # (\Selector13~5_combout ))) # (\Selector12~5_combout  & (\Selector13~5_combout  & ((\regs~676_combout )))) ) ) ) # ( !\regs~674_combout  & ( !\regs~675_combout  & ( 
// (!\Selector12~5_combout  & (!\Selector13~5_combout  & (\regs~673_combout ))) # (\Selector12~5_combout  & (\Selector13~5_combout  & ((\regs~676_combout )))) ) ) )

	.dataa(!\Selector12~5_combout ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~673_combout ),
	.datad(!\regs~676_combout ),
	.datae(!\regs~674_combout ),
	.dataf(!\regs~675_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~677 .extended_lut = "off";
defparam \regs~677 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regs~677 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N54
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \Mux5~0_combout  & ( !\Selector20~0_combout  & ( \Mux21~0_combout  ) ) ) # ( !\Mux5~0_combout  & ( !\Selector20~0_combout  & ( A[31] ) ) )

	.dataa(gnd),
	.datab(!A[31]),
	.datac(gnd),
	.datad(!\Mux21~0_combout ),
	.datae(!\Mux5~0_combout ),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h333300FF00000000;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N36
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( \Mux5~2_combout  & ( (!\memin[3]~2_combout  & ((!\WideOr32~0_combout ) # (!\regs~677_combout ))) ) ) # ( !\Mux5~2_combout  & ( (!\WideOr32~0_combout  & (((!\Mux5~3_combout ) # (!\memin[3]~2_combout )))) # (\WideOr32~0_combout  & 
// (!\regs~677_combout  & ((!\Mux5~3_combout ) # (!\memin[3]~2_combout )))) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\regs~677_combout ),
	.datac(!\Mux5~3_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(gnd),
	.dataf(!\Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'hEEE0EEE0EE00EE00;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y23_N0
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( B[26] & ( \Selector20~0_combout  & ( !\Selector18~0_combout  $ (\A[26]~DUPLICATE_q ) ) ) ) # ( !B[26] & ( \Selector20~0_combout  & ( !\Selector18~0_combout  $ (!\A[26]~DUPLICATE_q ) ) ) ) # ( B[26] & ( !\Selector20~0_combout  & ( 
// !\Selector18~0_combout  ) ) ) # ( !B[26] & ( !\Selector20~0_combout  & ( !\Selector18~0_combout  $ (!\A[26]~DUPLICATE_q ) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(gnd),
	.datac(!\A[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!B[26]),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h5A5AAAAA5A5AA5A5;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N53
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[26]~191_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020008000000100008000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y26_N26
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[26]~191_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N24
cyclonev_lcell_comb \dmem~75 (
// Equation(s):
// \dmem~75_combout  = ( \dmem~27_q  & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~27_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) ) # ( !\dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(!\dmem~27_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~75 .extended_lut = "off";
defparam \dmem~75 .lut_mask = 64'h0050AAFA0555AFFF;
defparam \dmem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N6
cyclonev_lcell_comb \memin[26]~188 (
// Equation(s):
// \memin[26]~188_combout  = ( \dmem~75_combout  & ( (\memin[31]~9_combout  & (((dmem_rtl_0_bypass[82] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[81]))) ) ) # ( !\dmem~75_combout  & ( (dmem_rtl_0_bypass[81] & (\memin[31]~9_combout  & 
// ((!dmem_rtl_0_bypass[82]) # (\dmem~42_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[81]),
	.datab(!dmem_rtl_0_bypass[82]),
	.datac(!\dmem~42_combout ),
	.datad(!\memin[31]~9_combout ),
	.datae(gnd),
	.dataf(!\dmem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~188 .extended_lut = "off";
defparam \memin[26]~188 .lut_mask = 64'h0045004500750075;
defparam \memin[26]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N30
cyclonev_lcell_comb \memin[26]~189 (
// Equation(s):
// \memin[26]~189_combout  = ( PC[26] & ( !\memin[26]~188_combout  & ( (!\memin[17]~55_combout  & (!\DrPC~1_combout  & ((!\Mux5~1_combout ) # (!\memin[23]~85_combout )))) ) ) ) # ( !PC[26] & ( !\memin[26]~188_combout  & ( (!\memin[17]~55_combout  & 
// ((!\Mux5~1_combout ) # (!\memin[23]~85_combout ))) ) ) )

	.dataa(!\memin[17]~55_combout ),
	.datab(!\DrPC~1_combout ),
	.datac(!\Mux5~1_combout ),
	.datad(!\memin[23]~85_combout ),
	.datae(!PC[26]),
	.dataf(!\memin[26]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~189 .extended_lut = "off";
defparam \memin[26]~189 .lut_mask = 64'hAAA0888000000000;
defparam \memin[26]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N42
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \PC~31_combout  & ( \memin[26]~189_combout  & ( (!\LdPC~0_combout  & (((\Add0~113_sumout )))) # (\LdPC~0_combout  & (\memin[31]~79_combout  & (\memin[26]~190_combout ))) ) ) ) # ( !\PC~31_combout  & ( \memin[26]~189_combout  & ( 
// (\Add0~113_sumout ) # (\LdPC~0_combout ) ) ) ) # ( \PC~31_combout  & ( !\memin[26]~189_combout  & ( (\Add0~113_sumout ) # (\LdPC~0_combout ) ) ) ) # ( !\PC~31_combout  & ( !\memin[26]~189_combout  & ( (\Add0~113_sumout ) # (\LdPC~0_combout ) ) ) )

	.dataa(!\memin[31]~79_combout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\memin[26]~190_combout ),
	.datad(!\Add0~113_sumout ),
	.datae(!\PC~31_combout ),
	.dataf(!\memin[26]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h33FF33FF33FF01CD;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N43
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N15
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~114  ))
// \Add0~90  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \Add0~89_sumout  & ( (!\LdPC~0_combout ) # ((!\Selector20~0_combout  & \Selector18~0_combout )) ) ) # ( !\Add0~89_sumout  & ( (\LdPC~0_combout  & (!\Selector20~0_combout  & \Selector18~0_combout )) ) )

	.dataa(gnd),
	.datab(!\LdPC~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\Selector18~0_combout ),
	.datae(gnd),
	.dataf(!\Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h00300030CCFCCCFC;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N6
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \memin[27]~266_combout  & ( \PC~32_combout  ) ) # ( !\memin[27]~266_combout  & ( \PC~32_combout  & ( (!\LdPC~0_combout ) # ((!\memin[27]~147_combout ) # ((\memin[31]~79_combout  & \Add2~89_sumout ))) ) ) ) # ( \memin[27]~266_combout  & 
// ( !\PC~32_combout  & ( \LdPC~0_combout  ) ) ) # ( !\memin[27]~266_combout  & ( !\PC~32_combout  & ( (\LdPC~0_combout  & !\memin[27]~147_combout ) ) ) )

	.dataa(!\memin[31]~79_combout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\Add2~89_sumout ),
	.datad(!\memin[27]~147_combout ),
	.datae(!\memin[27]~266_combout ),
	.dataf(!\PC~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h33003333FFCDFFFF;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N18
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N36
cyclonev_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = ( !\LdPC~0_combout  & ( (((\Add0~93_sumout ))) ) ) # ( \LdPC~0_combout  & ( ((!\Add2~97_sumout  & (((!\Selector18~0_combout  & \PC~34_combout )) # (\PC~33_combout ))) # (\Add2~97_sumout  & (((\PC~34_combout ))))) # 
// (\memin[28]~258_combout ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Add2~97_sumout ),
	.datac(!\memin[28]~258_combout ),
	.datad(!\PC~33_combout ),
	.datae(!\LdPC~0_combout ),
	.dataf(!\PC~34_combout ),
	.datag(!\Add0~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~38 .extended_lut = "on";
defparam \PC~38 .lut_mask = 64'h0F0F0FCF0F0FBFFF;
defparam \PC~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N37
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N54
cyclonev_lcell_comb \memin[28]~155 (
// Equation(s):
// \memin[28]~155_combout  = ( \WideOr30~0_combout  & ( \ShOff~0_combout  & ( (!IR[23]) # ((\Decoder3~0_combout  & (PC[28] & \DrPC~0_combout ))) ) ) ) # ( !\WideOr30~0_combout  & ( \ShOff~0_combout  & ( (\Decoder3~0_combout  & ((!IR[23]) # ((PC[28] & 
// \DrPC~0_combout )))) ) ) ) # ( \WideOr30~0_combout  & ( !\ShOff~0_combout  & ( (!IR[23]) # ((\Decoder3~0_combout  & (PC[28] & \DrPC~0_combout ))) ) ) ) # ( !\WideOr30~0_combout  & ( !\ShOff~0_combout  & ( (\Decoder3~0_combout  & (PC[28] & \DrPC~0_combout 
// )) ) ) )

	.dataa(!IR[23]),
	.datab(!\Decoder3~0_combout ),
	.datac(!PC[28]),
	.datad(!\DrPC~0_combout ),
	.datae(!\WideOr30~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~155 .extended_lut = "off";
defparam \memin[28]~155 .lut_mask = 64'h0003AAAB2223AAAB;
defparam \memin[28]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N32
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N8
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[28]~158_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000680190048011004010018C10000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y20_N26
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[28]~158_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \dmem~66 (
// Equation(s):
// \dmem~66_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~29_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~66 .extended_lut = "off";
defparam \dmem~66 .lut_mask = 64'h02F202F207F707F7;
defparam \dmem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \memin[28]~156 (
// Equation(s):
// \memin[28]~156_combout  = ( \memin[31]~9_combout  & ( \dmem~66_combout  & ( (!\memin[28]~155_combout  & (!dmem_rtl_0_bypass[85] & ((!dmem_rtl_0_bypass[86]) # (\dmem~42_combout )))) ) ) ) # ( !\memin[31]~9_combout  & ( \dmem~66_combout  & ( 
// !\memin[28]~155_combout  ) ) ) # ( \memin[31]~9_combout  & ( !\dmem~66_combout  & ( (!\memin[28]~155_combout  & ((!dmem_rtl_0_bypass[85]) # ((dmem_rtl_0_bypass[86] & !\dmem~42_combout )))) ) ) ) # ( !\memin[31]~9_combout  & ( !\dmem~66_combout  & ( 
// !\memin[28]~155_combout  ) ) )

	.dataa(!\memin[28]~155_combout ),
	.datab(!dmem_rtl_0_bypass[86]),
	.datac(!\dmem~42_combout ),
	.datad(!dmem_rtl_0_bypass[85]),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\dmem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~156 .extended_lut = "off";
defparam \memin[28]~156 .lut_mask = 64'hAAAAAA20AAAA8A00;
defparam \memin[28]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \memin[28]~267 (
// Equation(s):
// \memin[28]~267_combout  = ( \Mux3~2_combout  & ( ((\memin[28]~157_combout  & (\memin[28]~38_combout  & \memin[20]~39_combout ))) # (\memin[23]~85_combout ) ) ) # ( !\Mux3~2_combout  & ( (\memin[28]~157_combout  & (\memin[28]~38_combout  & 
// \memin[20]~39_combout )) ) )

	.dataa(!\memin[28]~157_combout ),
	.datab(!\memin[23]~85_combout ),
	.datac(!\memin[28]~38_combout ),
	.datad(!\memin[20]~39_combout ),
	.datae(gnd),
	.dataf(!\Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~267 .extended_lut = "off";
defparam \memin[28]~267 .lut_mask = 64'h0005000533373337;
defparam \memin[28]~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N9
cyclonev_lcell_comb \memin[28]~268 (
// Equation(s):
// \memin[28]~268_combout  = ( \Mux3~1_combout  & ( \regs~662_combout  & ( (!\memin[3]~2_combout  & (!\WideOr32~0_combout  & !\memin[28]~267_combout )) ) ) ) # ( !\Mux3~1_combout  & ( \regs~662_combout  & ( (!\WideOr32~0_combout  & !\memin[28]~267_combout ) 
// ) ) ) # ( \Mux3~1_combout  & ( !\regs~662_combout  & ( (!\memin[3]~2_combout  & !\memin[28]~267_combout ) ) ) ) # ( !\Mux3~1_combout  & ( !\regs~662_combout  & ( !\memin[28]~267_combout  ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(gnd),
	.datac(!\WideOr32~0_combout ),
	.datad(!\memin[28]~267_combout ),
	.datae(!\Mux3~1_combout ),
	.dataf(!\regs~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~268 .extended_lut = "off";
defparam \memin[28]~268 .lut_mask = 64'hFF00AA00F000A000;
defparam \memin[28]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \memin[28]~158 (
// Equation(s):
// \memin[28]~158_combout  = ( \memin[28]~156_combout  & ( \memin[28]~268_combout  & ( (\memin[28]~269_combout  & (((!\Selector18~0_combout ) # (\Add2~97_sumout )) # (\Selector20~0_combout ))) ) ) ) # ( !\memin[28]~156_combout  & ( \memin[28]~268_combout  ) 
// ) # ( \memin[28]~156_combout  & ( !\memin[28]~268_combout  ) ) # ( !\memin[28]~156_combout  & ( !\memin[28]~268_combout  ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!\memin[28]~269_combout ),
	.datad(!\Add2~97_sumout ),
	.datae(!\memin[28]~156_combout ),
	.dataf(!\memin[28]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~158 .extended_lut = "off";
defparam \memin[28]~158 .lut_mask = 64'hFFFFFFFFFFFF0D0F;
defparam \memin[28]~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N14
dffeas \A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N27
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !\B[29]~DUPLICATE_q  $ (A[29]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~42  = CARRY(( !\B[29]~DUPLICATE_q  $ (A[29]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~43  = SHARE((!\B[29]~DUPLICATE_q  & A[29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[29]~DUPLICATE_q ),
	.datad(!A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(\Add2~99 ),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N6
cyclonev_lcell_comb \memin[29]~81 (
// Equation(s):
// \memin[29]~81_combout  = ( \Add2~41_sumout  & ( (\Selector18~0_combout  & (\memin[31]~79_combout  & ((!\Selector20~0_combout ) # (!\memin[29]~80_combout )))) ) ) # ( !\Add2~41_sumout  & ( (\Selector18~0_combout  & (\Selector20~0_combout  & 
// (\memin[31]~79_combout  & !\memin[29]~80_combout ))) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\memin[31]~79_combout ),
	.datad(!\memin[29]~80_combout ),
	.datae(gnd),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~81 .extended_lut = "off";
defparam \memin[29]~81 .lut_mask = 64'h0100010005040504;
defparam \memin[29]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N14
dffeas \regs~509 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~509 .is_wysiwyg = "true";
defparam \regs~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \regs~253 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~253 .is_wysiwyg = "true";
defparam \regs~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N56
dffeas \regs~125 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~125 .is_wysiwyg = "true";
defparam \regs~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \regs~381feeder (
// Equation(s):
// \regs~381feeder_combout  = ( \memin[29]~236_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~381feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~381feeder .extended_lut = "off";
defparam \regs~381feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~381feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N4
dffeas \regs~381 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~381 .is_wysiwyg = "true";
defparam \regs~381 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N0
cyclonev_lcell_comb \regs~641 (
// Equation(s):
// \regs~641_combout  = ( \Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~509_q  ) ) ) # ( !\Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~381_q  ) ) ) # ( \Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~253_q  ) ) ) # ( 
// !\Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~125_q  ) ) )

	.dataa(!\regs~509_q ),
	.datab(!\regs~253_q ),
	.datac(!\regs~125_q ),
	.datad(!\regs~381_q ),
	.datae(!\Selector13~5_combout ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~641 .extended_lut = "off";
defparam \regs~641 .lut_mask = 64'h0F0F333300FF5555;
defparam \regs~641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \regs~285 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~285 .is_wysiwyg = "true";
defparam \regs~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y29_N28
dffeas \regs~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~29 .is_wysiwyg = "true";
defparam \regs~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N16
dffeas \regs~157 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~157 .is_wysiwyg = "true";
defparam \regs~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N44
dffeas \regs~413 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~413 .is_wysiwyg = "true";
defparam \regs~413 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N42
cyclonev_lcell_comb \regs~638 (
// Equation(s):
// \regs~638_combout  = ( \regs~413_q  & ( \Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~285_q ) ) ) ) # ( !\regs~413_q  & ( \Selector12~5_combout  & ( (\regs~285_q  & !\Selector13~5_combout ) ) ) ) # ( \regs~413_q  & ( !\Selector12~5_combout  
// & ( (!\Selector13~5_combout  & (\regs~29_q )) # (\Selector13~5_combout  & ((\regs~157_q ))) ) ) ) # ( !\regs~413_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~29_q )) # (\Selector13~5_combout  & ((\regs~157_q ))) ) ) )

	.dataa(!\regs~285_q ),
	.datab(!\regs~29_q ),
	.datac(!\regs~157_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~413_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~638 .extended_lut = "off";
defparam \regs~638 .lut_mask = 64'h330F330F550055FF;
defparam \regs~638 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N45
cyclonev_lcell_comb \regs~189feeder (
// Equation(s):
// \regs~189feeder_combout  = ( \memin[29]~236_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~189feeder .extended_lut = "off";
defparam \regs~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N46
dffeas \regs~189 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~189 .is_wysiwyg = "true";
defparam \regs~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N50
dffeas \regs~317 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~317 .is_wysiwyg = "true";
defparam \regs~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N32
dffeas \regs~61 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~61 .is_wysiwyg = "true";
defparam \regs~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N14
dffeas \regs~445 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~445 .is_wysiwyg = "true";
defparam \regs~445 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \regs~639 (
// Equation(s):
// \regs~639_combout  = ( \regs~445_q  & ( \Selector12~5_combout  & ( (\regs~317_q ) # (\Selector13~5_combout ) ) ) ) # ( !\regs~445_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & \regs~317_q ) ) ) ) # ( \regs~445_q  & ( !\Selector12~5_combout  
// & ( (!\Selector13~5_combout  & ((\regs~61_q ))) # (\Selector13~5_combout  & (\regs~189_q )) ) ) ) # ( !\regs~445_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~61_q ))) # (\Selector13~5_combout  & (\regs~189_q )) ) ) )

	.dataa(!\regs~189_q ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~317_q ),
	.datad(!\regs~61_q ),
	.datae(!\regs~445_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~639 .extended_lut = "off";
defparam \regs~639 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \regs~639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N32
dffeas \regs~93 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~93 .is_wysiwyg = "true";
defparam \regs~93 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N6
cyclonev_lcell_comb \regs~349feeder (
// Equation(s):
// \regs~349feeder_combout  = ( \memin[29]~236_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~349feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~349feeder .extended_lut = "off";
defparam \regs~349feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~349feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N8
dffeas \regs~349 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~349 .is_wysiwyg = "true";
defparam \regs~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N44
dffeas \regs~221 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~221 .is_wysiwyg = "true";
defparam \regs~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N26
dffeas \regs~477 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~477 .is_wysiwyg = "true";
defparam \regs~477 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N15
cyclonev_lcell_comb \regs~640 (
// Equation(s):
// \regs~640_combout  = ( \Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~477_q  ) ) ) # ( !\Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~349_q  ) ) ) # ( \Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~221_q  ) ) ) # ( 
// !\Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~93_q  ) ) )

	.dataa(!\regs~93_q ),
	.datab(!\regs~349_q ),
	.datac(!\regs~221_q ),
	.datad(!\regs~477_q ),
	.datae(!\Selector13~5_combout ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~640 .extended_lut = "off";
defparam \regs~640 .lut_mask = 64'h55550F0F333300FF;
defparam \regs~640 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N30
cyclonev_lcell_comb \regs~642 (
// Equation(s):
// \regs~642_combout  = ( \Selector14~5_combout  & ( \regs~640_combout  & ( (!\Selector15~5_combout ) # (\regs~641_combout ) ) ) ) # ( !\Selector14~5_combout  & ( \regs~640_combout  & ( (!\Selector15~5_combout  & (\regs~638_combout )) # 
// (\Selector15~5_combout  & ((\regs~639_combout ))) ) ) ) # ( \Selector14~5_combout  & ( !\regs~640_combout  & ( (\regs~641_combout  & \Selector15~5_combout ) ) ) ) # ( !\Selector14~5_combout  & ( !\regs~640_combout  & ( (!\Selector15~5_combout  & 
// (\regs~638_combout )) # (\Selector15~5_combout  & ((\regs~639_combout ))) ) ) )

	.dataa(!\regs~641_combout ),
	.datab(!\regs~638_combout ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~639_combout ),
	.datae(!\Selector14~5_combout ),
	.dataf(!\regs~640_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~642 .extended_lut = "off";
defparam \regs~642 .lut_mask = 64'h303F0505303FF5F5;
defparam \regs~642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N21
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add0~94  ))
// \Add0~66  = CARRY(( PC[29] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N6
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \Selector20~0_combout  & ( \Selector18~0_combout  & ( !\A[29]~DUPLICATE_q  $ (\B[29]~DUPLICATE_q ) ) ) ) # ( !\Selector20~0_combout  & ( \Selector18~0_combout  & ( (!\A[29]~DUPLICATE_q  & !\B[29]~DUPLICATE_q ) ) ) ) # ( 
// \Selector20~0_combout  & ( !\Selector18~0_combout  & ( !\A[29]~DUPLICATE_q  $ (!\B[29]~DUPLICATE_q ) ) ) ) # ( !\Selector20~0_combout  & ( !\Selector18~0_combout  & ( (\B[29]~DUPLICATE_q ) # (\A[29]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\A[29]~DUPLICATE_q ),
	.datac(!\B[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Selector20~0_combout ),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h3F3F3C3CC0C0C3C3;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N12
cyclonev_lcell_comb \memin[29]~86 (
// Equation(s):
// \memin[29]~86_combout  = ( \memin[20]~39_combout  & ( \memin[29]~80_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[20]~39_combout ),
	.dataf(!\memin[29]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~86 .extended_lut = "off";
defparam \memin[29]~86 .lut_mask = 64'h000000000000FFFF;
defparam \memin[29]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N42
cyclonev_lcell_comb \memin[29]~87 (
// Equation(s):
// \memin[29]~87_combout  = ( \memin[29]~86_combout  & ( ((\memin[23]~85_combout  & \Mux2~3_combout )) # (\memin[28]~38_combout ) ) ) # ( !\memin[29]~86_combout  & ( (\memin[23]~85_combout  & \Mux2~3_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[23]~85_combout ),
	.datac(!\Mux2~3_combout ),
	.datad(!\memin[28]~38_combout ),
	.datae(gnd),
	.dataf(!\memin[29]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~87 .extended_lut = "off";
defparam \memin[29]~87 .lut_mask = 64'h0303030303FF03FF;
defparam \memin[29]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N24
cyclonev_lcell_comb \memin[31]~68 (
// Equation(s):
// \memin[31]~68_combout  = ( state[4] & ( A[31] & ( ((state[2]) # (state[1])) # (state[0]) ) ) ) # ( !state[4] & ( A[31] & ( (!state[2]) # ((!state[0] & ((!ALUfunc_buffer[0]) # (state[1]))) # (state[0] & (!ALUfunc_buffer[0] & state[1]))) ) ) )

	.dataa(!state[0]),
	.datab(!ALUfunc_buffer[0]),
	.datac(!state[1]),
	.datad(!state[2]),
	.datae(!state[4]),
	.dataf(!A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~68 .extended_lut = "off";
defparam \memin[31]~68 .lut_mask = 64'h00000000FF8E5FFF;
defparam \memin[31]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N33
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \ShiftRight0~3_combout  & ( (\memin[31]~68_combout  & ((!\ShiftRight0~6_combout ) # ((!\ShiftRight0~0_combout ) # (B[4])))) ) ) # ( !\ShiftRight0~3_combout  & ( \memin[31]~68_combout  ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!B[4]),
	.datac(!\memin[31]~68_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h0F0F0F0F0F0B0F0B;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N30
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( \B[0]~DUPLICATE_q  & ( A[28] & ( (!B[1]) # (A[26]) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[28] & ( (!B[1] & ((\A[29]~DUPLICATE_q ))) # (B[1] & (A[27])) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[28] & ( (A[26] & B[1]) ) ) ) # ( 
// !\B[0]~DUPLICATE_q  & ( !A[28] & ( (!B[1] & ((\A[29]~DUPLICATE_q ))) # (B[1] & (A[27])) ) ) )

	.dataa(!A[27]),
	.datab(!A[26]),
	.datac(!\A[29]~DUPLICATE_q ),
	.datad(!B[1]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h0F5500330F55FF33;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N48
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \ShiftLeft0~31_combout  & ( \ShiftLeft0~32_combout  & ( ((!B[2] & (\ShiftLeft0~29_combout )) # (B[2] & ((\ShiftLeft0~30_combout )))) # (B[3]) ) ) ) # ( !\ShiftLeft0~31_combout  & ( \ShiftLeft0~32_combout  & ( (!B[2] & 
// (\ShiftLeft0~29_combout  & ((!B[3])))) # (B[2] & (((B[3]) # (\ShiftLeft0~30_combout )))) ) ) ) # ( \ShiftLeft0~31_combout  & ( !\ShiftLeft0~32_combout  & ( (!B[2] & (((B[3])) # (\ShiftLeft0~29_combout ))) # (B[2] & (((\ShiftLeft0~30_combout  & !B[3])))) ) 
// ) ) # ( !\ShiftLeft0~31_combout  & ( !\ShiftLeft0~32_combout  & ( (!B[3] & ((!B[2] & (\ShiftLeft0~29_combout )) # (B[2] & ((\ShiftLeft0~30_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~29_combout ),
	.datac(!\ShiftLeft0~30_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h270027AA275527FF;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N12
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \ShiftLeft0~27_combout  & ( \ShiftLeft0~24_combout  & ( (!B[3]) # ((!B[2] & ((\ShiftLeft0~23_combout ))) # (B[2] & (\ShiftLeft0~25_combout ))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( \ShiftLeft0~24_combout  & ( (!B[3] & 
// (((B[2])))) # (B[3] & ((!B[2] & ((\ShiftLeft0~23_combout ))) # (B[2] & (\ShiftLeft0~25_combout )))) ) ) ) # ( \ShiftLeft0~27_combout  & ( !\ShiftLeft0~24_combout  & ( (!B[3] & (((!B[2])))) # (B[3] & ((!B[2] & ((\ShiftLeft0~23_combout ))) # (B[2] & 
// (\ShiftLeft0~25_combout )))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !\ShiftLeft0~24_combout  & ( (B[3] & ((!B[2] & ((\ShiftLeft0~23_combout ))) # (B[2] & (\ShiftLeft0~25_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~25_combout ),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N54
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \ShiftLeft0~28_combout  & ( (B[4]) # (\ShiftLeft0~33_combout ) ) ) # ( !\ShiftLeft0~28_combout  & ( (\ShiftLeft0~33_combout  & !B[4]) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(gnd),
	.datac(!B[4]),
	.datad(gnd),
	.datae(!\ShiftLeft0~28_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h50505F5F50505F5F;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N48
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \B[1]~_Duplicate_1  & ( \ShiftLeft0~1_combout  & ( \A[31]~DUPLICATE_q  ) ) ) # ( !\B[1]~_Duplicate_1  & ( \ShiftLeft0~1_combout  & ( (!\B[0]~_Duplicate_2  & ((\A[29]~DUPLICATE_q ))) # (\B[0]~_Duplicate_2  & (A[30])) ) ) ) # ( 
// \B[1]~_Duplicate_1  & ( !\ShiftLeft0~1_combout  & ( \A[31]~DUPLICATE_q  ) ) ) # ( !\B[1]~_Duplicate_1  & ( !\ShiftLeft0~1_combout  & ( \A[31]~DUPLICATE_q  ) ) )

	.dataa(!A[30]),
	.datab(!\B[0]~_Duplicate_2 ),
	.datac(!\A[29]~DUPLICATE_q ),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(!\B[1]~_Duplicate_1 ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h00FF00FF1D1D00FF;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N36
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \ShiftRight0~3_combout  & ( \Mux18~0_combout  & ( (\ShiftRight0~0_combout  & (!\Selector20~0_combout  & (\ShiftRight0~6_combout  & !B[4]))) ) ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!B[4]),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h0000000000000400;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N54
cyclonev_lcell_comb \memin[29]~82 (
// Equation(s):
// \memin[29]~82_combout  = ( \Mux2~0_combout  & ( \Mux2~2_combout  & ( \memin[3]~2_combout  ) ) ) # ( !\Mux2~0_combout  & ( \Mux2~2_combout  & ( \memin[3]~2_combout  ) ) ) # ( \Mux2~0_combout  & ( !\Mux2~2_combout  & ( (\memin[3]~2_combout  & 
// (((\Selector20~0_combout  & !\ShiftRight0~7_combout )) # (\Mux2~1_combout ))) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux2~2_combout  & ( (\memin[3]~2_combout  & \Mux2~1_combout ) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\Mux2~1_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~82 .extended_lut = "off";
defparam \memin[29]~82 .lut_mask = 64'h0055105555555555;
defparam \memin[29]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N27
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \B[29]~DUPLICATE_q  ) + ( \A[29]~DUPLICATE_q  ) + ( \Add1~98  ))
// \Add1~42  = CARRY(( \B[29]~DUPLICATE_q  ) + ( \A[29]~DUPLICATE_q  ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[29]~DUPLICATE_q ),
	.datad(!\B[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N9
cyclonev_lcell_comb \memin[29]~83 (
// Equation(s):
// \memin[29]~83_combout  = ( \Add1~41_sumout  & ( (!\Selector18~0_combout  & (!\Selector20~0_combout  & (\WideOr23~3_combout  & \memin[8]~63_combout ))) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\WideOr23~3_combout ),
	.datad(!\memin[8]~63_combout ),
	.datae(gnd),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~83 .extended_lut = "off";
defparam \memin[29]~83 .lut_mask = 64'h0000000000080008;
defparam \memin[29]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y29_N5
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N37
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y30_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[29]~236_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B95B34ED819B068195D8C59040000000000000000";
// synopsys translate_on

// Location: FF_X29_Y28_N38
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[29]~236_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N36
cyclonev_lcell_comb \dmem~47 (
// Equation(s):
// \dmem~47_combout  = ( \dmem~30_q  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~30_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~30_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~47 .extended_lut = "off";
defparam \dmem~47 .lut_mask = 64'h000CFF0C003FFF3F;
defparam \dmem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N33
cyclonev_lcell_comb \dmem~48 (
// Equation(s):
// \dmem~48_combout  = (!dmem_rtl_0_bypass[88] & (dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((!\dmem~42_combout  & ((\dmem~47_combout ))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[87]))))

	.dataa(!dmem_rtl_0_bypass[87]),
	.datab(!dmem_rtl_0_bypass[88]),
	.datac(!\dmem~42_combout ),
	.datad(!\dmem~47_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~48 .extended_lut = "off";
defparam \dmem~48 .lut_mask = 64'h4575457545754575;
defparam \dmem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N36
cyclonev_lcell_comb \memin[29]~88 (
// Equation(s):
// \memin[29]~88_combout  = ( !\memin[31]~9_combout  & ( \dmem~48_combout  & ( (!\memin[29]~84_combout  & (!\memin[29]~87_combout  & (!\memin[29]~82_combout  & !\memin[29]~83_combout ))) ) ) ) # ( \memin[31]~9_combout  & ( !\dmem~48_combout  & ( 
// (!\memin[29]~84_combout  & (!\memin[29]~87_combout  & (!\memin[29]~82_combout  & !\memin[29]~83_combout ))) ) ) ) # ( !\memin[31]~9_combout  & ( !\dmem~48_combout  & ( (!\memin[29]~84_combout  & (!\memin[29]~87_combout  & (!\memin[29]~82_combout  & 
// !\memin[29]~83_combout ))) ) ) )

	.dataa(!\memin[29]~84_combout ),
	.datab(!\memin[29]~87_combout ),
	.datac(!\memin[29]~82_combout ),
	.datad(!\memin[29]~83_combout ),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\dmem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~88 .extended_lut = "off";
defparam \memin[29]~88 .lut_mask = 64'h8000800080000000;
defparam \memin[29]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N12
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \Add0~65_sumout  & ( \memin[29]~88_combout  & ( (!\LdPC~0_combout ) # (((\regs~642_combout  & \WideOr32~0_combout )) # (\memin[29]~81_combout )) ) ) ) # ( !\Add0~65_sumout  & ( \memin[29]~88_combout  & ( (\LdPC~0_combout  & 
// (((\regs~642_combout  & \WideOr32~0_combout )) # (\memin[29]~81_combout ))) ) ) ) # ( \Add0~65_sumout  & ( !\memin[29]~88_combout  ) ) # ( !\Add0~65_sumout  & ( !\memin[29]~88_combout  & ( \LdPC~0_combout  ) ) )

	.dataa(!\LdPC~0_combout ),
	.datab(!\memin[29]~81_combout ),
	.datac(!\regs~642_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\Add0~65_sumout ),
	.dataf(!\memin[29]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h5555FFFF1115BBBF;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y29_N13
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N54
cyclonev_lcell_comb \memin[29]~84 (
// Equation(s):
// \memin[29]~84_combout  = ( \ShOff~0_combout  & ( \WideOr30~0_combout  & ( (!IR[23]) # ((\DrPC~0_combout  & (\Decoder3~0_combout  & PC[29]))) ) ) ) # ( !\ShOff~0_combout  & ( \WideOr30~0_combout  & ( (!IR[23]) # ((\DrPC~0_combout  & (\Decoder3~0_combout  & 
// PC[29]))) ) ) ) # ( \ShOff~0_combout  & ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & ((!IR[23]) # ((\DrPC~0_combout  & PC[29])))) ) ) ) # ( !\ShOff~0_combout  & ( !\WideOr30~0_combout  & ( (\DrPC~0_combout  & (\Decoder3~0_combout  & PC[29])) ) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(!\Decoder3~0_combout ),
	.datac(!IR[23]),
	.datad(!PC[29]),
	.datae(!\ShOff~0_combout ),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~84 .extended_lut = "off";
defparam \memin[29]~84 .lut_mask = 64'h00113031F0F1F0F1;
defparam \memin[29]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N30
cyclonev_lcell_comb \memin[29]~234 (
// Equation(s):
// \memin[29]~234_combout  = ( \memin[31]~9_combout  & ( (!dmem_rtl_0_bypass[88] & (dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((!\dmem~42_combout  & ((\dmem~47_combout ))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[87])))) ) )

	.dataa(!dmem_rtl_0_bypass[87]),
	.datab(!dmem_rtl_0_bypass[88]),
	.datac(!\dmem~47_combout ),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!\memin[31]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~234 .extended_lut = "off";
defparam \memin[29]~234 .lut_mask = 64'h0000000047554755;
defparam \memin[29]~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N48
cyclonev_lcell_comb \memin[29]~235 (
// Equation(s):
// \memin[29]~235_combout  = ( \memin[28]~38_combout  & ( !\memin[29]~234_combout  & ( (!\memin[29]~84_combout  & (!\memin[29]~86_combout  & ((!\memin[23]~85_combout ) # (!\Mux2~3_combout )))) ) ) ) # ( !\memin[28]~38_combout  & ( !\memin[29]~234_combout  & 
// ( (!\memin[29]~84_combout  & ((!\memin[23]~85_combout ) # (!\Mux2~3_combout ))) ) ) )

	.dataa(!\memin[29]~84_combout ),
	.datab(!\memin[23]~85_combout ),
	.datac(!\Mux2~3_combout ),
	.datad(!\memin[29]~86_combout ),
	.datae(!\memin[28]~38_combout ),
	.dataf(!\memin[29]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~235 .extended_lut = "off";
defparam \memin[29]~235 .lut_mask = 64'hA8A8A80000000000;
defparam \memin[29]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N3
cyclonev_lcell_comb \memin[29]~236 (
// Equation(s):
// \memin[29]~236_combout  = ( \memin[29]~82_combout  & ( \memin[29]~83_combout  ) ) # ( !\memin[29]~82_combout  & ( \memin[29]~83_combout  ) ) # ( \memin[29]~82_combout  & ( !\memin[29]~83_combout  ) ) # ( !\memin[29]~82_combout  & ( !\memin[29]~83_combout  
// & ( (!\memin[29]~235_combout ) # (((\WideOr32~0_combout  & \regs~642_combout )) # (\memin[29]~81_combout )) ) ) )

	.dataa(!\memin[29]~235_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[29]~81_combout ),
	.datad(!\regs~642_combout ),
	.datae(!\memin[29]~82_combout ),
	.dataf(!\memin[29]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~236 .extended_lut = "off";
defparam \memin[29]~236 .lut_mask = 64'hAFBFFFFFFFFFFFFF;
defparam \memin[29]~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N53
dffeas \A[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N39
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( B[1] & ( A[30] & ( (!\B[0]~DUPLICATE_q ) # (\A[31]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( A[30] & ( (!\B[0]~DUPLICATE_q  & ((\A[28]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[29]~DUPLICATE_q )) ) ) ) # ( B[1] & ( !A[30] & ( 
// (\B[0]~DUPLICATE_q  & \A[31]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( !A[30] & ( (!\B[0]~DUPLICATE_q  & ((\A[28]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[29]~DUPLICATE_q )) ) ) )

	.dataa(!\A[29]~DUPLICATE_q ),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[28]~DUPLICATE_q ),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N36
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \ShiftRight0~20_combout  & ( \ShiftRight0~21_combout  ) ) # ( !\ShiftRight0~20_combout  & ( \ShiftRight0~21_combout  & ( B[2] ) ) ) # ( \ShiftRight0~20_combout  & ( !\ShiftRight0~21_combout  & ( !B[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[2]),
	.datad(gnd),
	.datae(!\ShiftRight0~20_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N6
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \ShiftRight0~17_combout  & ( \Mux23~0_combout  & ( (!\Selector20~0_combout  & ((!B[3]) # (A[31]))) ) ) ) # ( !\ShiftRight0~17_combout  & ( \Mux23~0_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) ) # ( \ShiftRight0~17_combout  & ( 
// !\Mux23~0_combout  & ( (B[3] & (A[31] & !\Selector20~0_combout )) ) ) ) # ( !\ShiftRight0~17_combout  & ( !\Mux23~0_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!B[3]),
	.datac(!A[31]),
	.datad(!\Selector20~0_combout ),
	.datae(!\ShiftRight0~17_combout ),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h0F0003000F00CF00;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N12
cyclonev_lcell_comb \memin[24]~209 (
// Equation(s):
// \memin[24]~209_combout  = ( \Mux14~0_combout  & ( (\memin[3]~2_combout  & ((\Mux7~0_combout ) # (\Mux7~4_combout ))) ) ) # ( !\Mux14~0_combout  & ( (\Mux7~4_combout  & \memin[3]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux7~4_combout ),
	.datac(!\memin[3]~2_combout ),
	.datad(!\Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~209 .extended_lut = "off";
defparam \memin[24]~209 .lut_mask = 64'h03030303030F030F;
defparam \memin[24]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N39
cyclonev_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = ( \Selector20~0_combout  & ( !\A[24]~DUPLICATE_q  $ (!\Selector18~0_combout  $ (B[24])) ) ) # ( !\Selector20~0_combout  & ( !\Selector18~0_combout  $ (((!\A[24]~DUPLICATE_q  & !B[24]))) ) )

	.dataa(!\A[24]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector18~0_combout ),
	.datad(!B[24]),
	.datae(gnd),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~5 .extended_lut = "off";
defparam \Mux7~5 .lut_mask = 64'h5AF05AF05AA55AA5;
defparam \Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N48
cyclonev_lcell_comb \memin[24]~293 (
// Equation(s):
// \memin[24]~293_combout  = ( \regs~652_combout  & ( !\memin[24]~135_combout  & ( (!\memin[24]~136_combout  & (!\WideOr32~0_combout  & ((!\memin[23]~85_combout ) # (!\Mux7~5_combout )))) ) ) ) # ( !\regs~652_combout  & ( !\memin[24]~135_combout  & ( 
// (!\memin[24]~136_combout  & ((!\memin[23]~85_combout ) # (!\Mux7~5_combout ))) ) ) )

	.dataa(!\memin[24]~136_combout ),
	.datab(!\memin[23]~85_combout ),
	.datac(!\Mux7~5_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\regs~652_combout ),
	.dataf(!\memin[24]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~293 .extended_lut = "off";
defparam \memin[24]~293 .lut_mask = 64'hA8A8A80000000000;
defparam \memin[24]~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N0
cyclonev_lcell_comb \memin[24]~210 (
// Equation(s):
// \memin[24]~210_combout  = ( \Add2~81_sumout  & ( \memin[24]~293_combout  & ( (((\dmem~62_combout  & \memin[31]~9_combout )) # (\memin[23]~292_combout )) # (\memin[24]~209_combout ) ) ) ) # ( !\Add2~81_sumout  & ( \memin[24]~293_combout  & ( 
// ((\dmem~62_combout  & \memin[31]~9_combout )) # (\memin[24]~209_combout ) ) ) ) # ( \Add2~81_sumout  & ( !\memin[24]~293_combout  ) ) # ( !\Add2~81_sumout  & ( !\memin[24]~293_combout  ) )

	.dataa(!\memin[24]~209_combout ),
	.datab(!\memin[23]~292_combout ),
	.datac(!\dmem~62_combout ),
	.datad(!\memin[31]~9_combout ),
	.datae(!\Add2~81_sumout ),
	.dataf(!\memin[24]~293_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~210 .extended_lut = "off";
defparam \memin[24]~210 .lut_mask = 64'hFFFFFFFF555F777F;
defparam \memin[24]~210 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N37
dffeas \A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \A[24] .is_wysiwyg = "true";
defparam \A[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N54
cyclonev_lcell_comb \memin[25]~264 (
// Equation(s):
// \memin[25]~264_combout  = ( \memin[31]~79_combout  & ( \Add1~113_sumout  & ( !\Selector20~0_combout  ) ) ) # ( \memin[31]~79_combout  & ( !\Add1~113_sumout  & ( (\Selector18~0_combout  & !\Selector20~0_combout ) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[31]~79_combout ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~264 .extended_lut = "off";
defparam \memin[25]~264 .lut_mask = 64'h000044440000CCCC;
defparam \memin[25]~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \memin[25]~182 (
// Equation(s):
// \memin[25]~182_combout  = ( \memin[25]~264_combout  & ( \memin[25]~181_combout  & ( (!\Selector18~0_combout ) # (((\WideOr32~0_combout  & \regs~672_combout )) # (\Add2~113_sumout )) ) ) ) # ( !\memin[25]~264_combout  & ( \memin[25]~181_combout  & ( 
// (\WideOr32~0_combout  & \regs~672_combout ) ) ) ) # ( \memin[25]~264_combout  & ( !\memin[25]~181_combout  ) ) # ( !\memin[25]~264_combout  & ( !\memin[25]~181_combout  ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\regs~672_combout ),
	.datad(!\Add2~113_sumout ),
	.datae(!\memin[25]~264_combout ),
	.dataf(!\memin[25]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~182 .extended_lut = "off";
defparam \memin[25]~182 .lut_mask = 64'hFFFFFFFF0303ABFF;
defparam \memin[25]~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N53
dffeas \A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \A[25] .is_wysiwyg = "true";
defparam \A[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N42
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \B[0]~DUPLICATE_q  & ( B[1] & ( A[26] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( B[1] & ( A[25] ) ) ) # ( \B[0]~DUPLICATE_q  & ( !B[1] & ( \A[24]~DUPLICATE_q  ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !B[1] & ( A[23] ) ) )

	.dataa(!A[25]),
	.datab(!A[26]),
	.datac(!A[23]),
	.datad(!\A[24]~DUPLICATE_q ),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h0F0F00FF55553333;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N18
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \ShiftRight0~10_combout  & ( (\ShiftRight0~9_combout ) # (B[2]) ) ) # ( !\ShiftRight0~10_combout  & ( (!B[2] & \ShiftRight0~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[2]),
	.datad(!\ShiftRight0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N45
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( A[31] & ( (!\Selector20~0_combout  & (((!\ShiftRight0~17_combout ) # (\Mux24~0_combout )) # (B[3]))) ) ) # ( !A[31] & ( (!\Selector20~0_combout  & (!B[3] & (\Mux24~0_combout  & \ShiftRight0~17_combout ))) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!B[3]),
	.datac(!\Mux24~0_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(gnd),
	.dataf(!A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h00080008AA2AAA2A;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N24
cyclonev_lcell_comb \memin[23]~211 (
// Equation(s):
// \memin[23]~211_combout  = ( \Mux14~0_combout  & ( (\memin[23]~62_combout  & (\WideOr23~3_combout  & ((\Mux8~0_combout ) # (\Mux8~4_combout )))) ) ) # ( !\Mux14~0_combout  & ( (\memin[23]~62_combout  & (\WideOr23~3_combout  & \Mux8~4_combout )) ) )

	.dataa(!\memin[23]~62_combout ),
	.datab(!\WideOr23~3_combout ),
	.datac(!\Mux8~4_combout ),
	.datad(!\Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~211 .extended_lut = "off";
defparam \memin[23]~211 .lut_mask = 64'h0101010101110111;
defparam \memin[23]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N57
cyclonev_lcell_comb \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = ( B[23] & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & A[23]))) ) ) # ( !B[23] & ( !\Selector18~0_combout  $ (!A[23]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!A[23]),
	.datad(gnd),
	.datae(!B[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~5 .extended_lut = "off";
defparam \Mux8~5 .lut_mask = 64'h3C3CC9C93C3CC9C9;
defparam \Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N24
cyclonev_lcell_comb \memin[23]~291 (
// Equation(s):
// \memin[23]~291_combout  = ( \regs~616_combout  & ( !\memin[23]~131_combout  & ( (!\memin[23]~128_combout  & ((!\memin[23]~85_combout ) # (!\Mux8~5_combout ))) ) ) ) # ( !\regs~616_combout  & ( !\memin[23]~131_combout  & ( (!\memin[23]~128_combout  & 
// (!\WideOr32~0_combout  & ((!\memin[23]~85_combout ) # (!\Mux8~5_combout )))) ) ) )

	.dataa(!\memin[23]~85_combout ),
	.datab(!\memin[23]~128_combout ),
	.datac(!\Mux8~5_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\regs~616_combout ),
	.dataf(!\memin[23]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~291 .extended_lut = "off";
defparam \memin[23]~291 .lut_mask = 64'hC800C8C800000000;
defparam \memin[23]~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N30
cyclonev_lcell_comb \memin[23]~212 (
// Equation(s):
// \memin[23]~212_combout  = ( \Add2~73_sumout  & ( \memin[23]~291_combout  & ( (((\memin[31]~9_combout  & \dmem~59_combout )) # (\memin[23]~211_combout )) # (\memin[23]~292_combout ) ) ) ) # ( !\Add2~73_sumout  & ( \memin[23]~291_combout  & ( 
// ((\memin[31]~9_combout  & \dmem~59_combout )) # (\memin[23]~211_combout ) ) ) ) # ( \Add2~73_sumout  & ( !\memin[23]~291_combout  ) ) # ( !\Add2~73_sumout  & ( !\memin[23]~291_combout  ) )

	.dataa(!\memin[23]~292_combout ),
	.datab(!\memin[31]~9_combout ),
	.datac(!\memin[23]~211_combout ),
	.datad(!\dmem~59_combout ),
	.datae(!\Add2~73_sumout ),
	.dataf(!\memin[23]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~212 .extended_lut = "off";
defparam \memin[23]~212 .lut_mask = 64'hFFFFFFFF0F3F5F7F;
defparam \memin[23]~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N41
dffeas \B[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[23]),
	.prn(vcc));
// synopsys translate_off
defparam \B[23] .is_wysiwyg = "true";
defparam \B[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N48
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( !\B[27]~DUPLICATE_q  & ( (!B[26] & (!\B[28]~DUPLICATE_q  & !B[25])) ) )

	.dataa(gnd),
	.datab(!B[26]),
	.datac(!\B[28]~DUPLICATE_q ),
	.datad(!B[25]),
	.datae(gnd),
	.dataf(!\B[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hC000C00000000000;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N57
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( !\B[24]~DUPLICATE_q  & ( \ShiftRight0~5_combout  & ( (\ShiftRight0~4_combout  & (!\B[17]~DUPLICATE_q  & (!B[23] & !B[18]))) ) ) )

	.dataa(!\ShiftRight0~4_combout ),
	.datab(!\B[17]~DUPLICATE_q ),
	.datac(!B[23]),
	.datad(!B[18]),
	.datae(!\B[24]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h0000000040000000;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N21
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \memin[31]~68_combout  & ( \ShiftRight0~3_combout  & ( (!\ShiftRight0~6_combout ) # (!\ShiftRight0~0_combout ) ) ) ) # ( \memin[31]~68_combout  & ( !\ShiftRight0~3_combout  ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~0_combout ),
	.datad(gnd),
	.datae(!\memin[31]~68_combout ),
	.dataf(!\ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h0000FFFF0000FAFA;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N54
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( A[15] & ( A[12] & ( (!\B[1]~_Duplicate_1  & ((!\B[0]~_Duplicate_2 ) # ((A[13])))) # (\B[1]~_Duplicate_1  & (((A[14])) # (\B[0]~_Duplicate_2 ))) ) ) ) # ( !A[15] & ( A[12] & ( (!\B[1]~_Duplicate_1  & ((!\B[0]~_Duplicate_2 ) # 
// ((A[13])))) # (\B[1]~_Duplicate_1  & (!\B[0]~_Duplicate_2  & ((A[14])))) ) ) ) # ( A[15] & ( !A[12] & ( (!\B[1]~_Duplicate_1  & (\B[0]~_Duplicate_2  & (A[13]))) # (\B[1]~_Duplicate_1  & (((A[14])) # (\B[0]~_Duplicate_2 ))) ) ) ) # ( !A[15] & ( !A[12] & ( 
// (!\B[1]~_Duplicate_1  & (\B[0]~_Duplicate_2  & (A[13]))) # (\B[1]~_Duplicate_1  & (!\B[0]~_Duplicate_2  & ((A[14])))) ) ) )

	.dataa(!\B[1]~_Duplicate_1 ),
	.datab(!\B[0]~_Duplicate_2 ),
	.datac(!A[13]),
	.datad(!A[14]),
	.datae(!A[15]),
	.dataf(!A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h024613578ACE9BDF;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N41
dffeas \B[1]~_Duplicate_3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_4 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_3 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \B[0]~_Duplicate_5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_6 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_5 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N21
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \B[0]~_Duplicate_6  & ( \A[11]~DUPLICATE_q  & ( (A[9]) # (\B[1]~_Duplicate_4 ) ) ) ) # ( !\B[0]~_Duplicate_6  & ( \A[11]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_4  & (A[8])) # (\B[1]~_Duplicate_4  & ((A[10]))) ) ) ) # ( 
// \B[0]~_Duplicate_6  & ( !\A[11]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_4  & A[9]) ) ) ) # ( !\B[0]~_Duplicate_6  & ( !\A[11]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_4  & (A[8])) # (\B[1]~_Duplicate_4  & ((A[10]))) ) ) )

	.dataa(!A[8]),
	.datab(!A[10]),
	.datac(!\B[1]~_Duplicate_4 ),
	.datad(!A[9]),
	.datae(!\B[0]~_Duplicate_6 ),
	.dataf(!\A[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h535300F053530FFF;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N9
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( A[20] & ( \B[0]~_Duplicate_2  & ( (!\B[1]~_Duplicate_1  & ((\A[21]~_Duplicate_1 ))) # (\B[1]~_Duplicate_1  & (A[23])) ) ) ) # ( !A[20] & ( \B[0]~_Duplicate_2  & ( (!\B[1]~_Duplicate_1  & ((\A[21]~_Duplicate_1 ))) # 
// (\B[1]~_Duplicate_1  & (A[23])) ) ) ) # ( A[20] & ( !\B[0]~_Duplicate_2  & ( (!\B[1]~_Duplicate_1 ) # (\A[22]~DUPLICATE_q ) ) ) ) # ( !A[20] & ( !\B[0]~_Duplicate_2  & ( (\A[22]~DUPLICATE_q  & \B[1]~_Duplicate_1 ) ) ) )

	.dataa(!A[23]),
	.datab(!\A[21]~_Duplicate_1 ),
	.datac(!\A[22]~DUPLICATE_q ),
	.datad(!\B[1]~_Duplicate_1 ),
	.datae(!A[20]),
	.dataf(!\B[0]~_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h000FFF0F33553355;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N39
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( A[18] & ( \A[16]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_2 ) # ((!\B[1]~_Duplicate_1  & (A[17])) # (\B[1]~_Duplicate_1  & ((\A[19]~_Duplicate_2 )))) ) ) ) # ( !A[18] & ( \A[16]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_1  & 
// ((!\B[0]~_Duplicate_2 ) # ((A[17])))) # (\B[1]~_Duplicate_1  & (\B[0]~_Duplicate_2  & ((\A[19]~_Duplicate_2 )))) ) ) ) # ( A[18] & ( !\A[16]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_1  & (\B[0]~_Duplicate_2  & (A[17]))) # (\B[1]~_Duplicate_1  & 
// ((!\B[0]~_Duplicate_2 ) # ((\A[19]~_Duplicate_2 )))) ) ) ) # ( !A[18] & ( !\A[16]~DUPLICATE_q  & ( (\B[0]~_Duplicate_2  & ((!\B[1]~_Duplicate_1  & (A[17])) # (\B[1]~_Duplicate_1  & ((\A[19]~_Duplicate_2 ))))) ) ) )

	.dataa(!\B[1]~_Duplicate_1 ),
	.datab(!\B[0]~_Duplicate_2 ),
	.datac(!A[17]),
	.datad(!\A[19]~_Duplicate_2 ),
	.datae(!A[18]),
	.dataf(!\A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N0
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \ShiftRight0~19_combout  & ( \ShiftRight0~18_combout  & ( ((!B[2] & ((\ShiftRight0~25_combout ))) # (B[2] & (\ShiftRight0~26_combout ))) # (B[3]) ) ) ) # ( !\ShiftRight0~19_combout  & ( \ShiftRight0~18_combout  & ( (!B[3] & 
// ((!B[2] & ((\ShiftRight0~25_combout ))) # (B[2] & (\ShiftRight0~26_combout )))) # (B[3] & (((!B[2])))) ) ) ) # ( \ShiftRight0~19_combout  & ( !\ShiftRight0~18_combout  & ( (!B[3] & ((!B[2] & ((\ShiftRight0~25_combout ))) # (B[2] & (\ShiftRight0~26_combout 
// )))) # (B[3] & (((B[2])))) ) ) ) # ( !\ShiftRight0~19_combout  & ( !\ShiftRight0~18_combout  & ( (!B[3] & ((!B[2] & ((\ShiftRight0~25_combout ))) # (B[2] & (\ShiftRight0~26_combout )))) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftRight0~25_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h04C407C734F437F7;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N12
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \Mux23~0_combout  & ( (!B[4] & (((\ShiftRight0~55_combout )))) # (B[4] & (((!B[3])) # (\A[31]~DUPLICATE_q ))) ) ) # ( !\Mux23~0_combout  & ( (!B[4] & (((\ShiftRight0~55_combout )))) # (B[4] & (\A[31]~DUPLICATE_q  & (B[3]))) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~55_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h0F110F110FDD0FDD;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N24
cyclonev_lcell_comb \memin[8]~101 (
// Equation(s):
// \memin[8]~101_combout  = ( \Mux23~1_combout  & ( \Mux20~0_combout  & ( (\memin[3]~2_combout  & (((\Mux28~1_combout ) # (\ShiftLeft0~38_combout )) # (\Mux28~3_combout ))) ) ) ) # ( !\Mux23~1_combout  & ( \Mux20~0_combout  & ( (\memin[3]~2_combout  & 
// ((\ShiftLeft0~38_combout ) # (\Mux28~3_combout ))) ) ) ) # ( \Mux23~1_combout  & ( !\Mux20~0_combout  & ( (\memin[3]~2_combout  & ((\Mux28~1_combout ) # (\Mux28~3_combout ))) ) ) ) # ( !\Mux23~1_combout  & ( !\Mux20~0_combout  & ( (\Mux28~3_combout  & 
// \memin[3]~2_combout ) ) ) )

	.dataa(!\Mux28~3_combout ),
	.datab(!\ShiftLeft0~38_combout ),
	.datac(!\memin[3]~2_combout ),
	.datad(!\Mux28~1_combout ),
	.datae(!\Mux23~1_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~101 .extended_lut = "off";
defparam \memin[8]~101 .lut_mask = 64'h0505050F0707070F;
defparam \memin[8]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N38
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N42
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( PC[3] & ( \PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[7] & (!PC[6] $ (!PC[5]))) # (PC[7] & (PC[6] & PC[5])))) ) ) ) # ( !PC[3] & ( \PC~1_combout  & ( (!PC[7] & (PC[6] & PC[5])) ) ) ) # ( PC[3] & ( !\PC~1_combout  & ( (PC[7] & 
// ((!\PC[4]~DUPLICATE_q  & (!PC[6] & !PC[5])) # (\PC[4]~DUPLICATE_q  & (!PC[6] $ (!PC[5]))))) ) ) ) # ( !PC[3] & ( !\PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & (((PC[6] & PC[5])))) # (\PC[4]~DUPLICATE_q  & ((!PC[7] & ((PC[5]))) # (PC[7] & (!PC[6] & 
// !PC[5])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'h104E2110000C0882;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N48
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( !PC[3] & ( \PC~1_combout  & ( !PC[7] ) ) ) # ( !PC[3] & ( !\PC~1_combout  & ( (PC[7] & PC[5]) ) ) )

	.dataa(gnd),
	.datab(!PC[7]),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'h00330000CCCC0000;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N12
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( PC[9] & ( \imem~36_combout  & ( ((!\imem~113_combout ) # (PC[6])) # (\PC[4]~DUPLICATE_q ) ) ) ) # ( !PC[9] & ( \imem~36_combout  & ( !\imem~114_combout  ) ) ) # ( PC[9] & ( !\imem~36_combout  ) ) # ( !PC[9] & ( !\imem~36_combout  ) 
// )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\imem~114_combout ),
	.datac(!\imem~113_combout ),
	.datad(!PC[6]),
	.datae(!PC[9]),
	.dataf(!\imem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'hFFFFFFFFCCCCF5FF;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y23_N13
dffeas \IR[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~115_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[14] .is_wysiwyg = "true";
defparam \IR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N18
cyclonev_lcell_comb \memin[8]~103 (
// Equation(s):
// \memin[8]~103_combout  = ( \DrPC~1_combout  & ( \WideOr30~0_combout  & ( (PC[8] & IR[16]) ) ) ) # ( !\DrPC~1_combout  & ( \WideOr30~0_combout  & ( IR[16] ) ) ) # ( \DrPC~1_combout  & ( !\WideOr30~0_combout  & ( (PC[8] & ((!\ShOff~1_combout ) # (IR[14]))) 
// ) ) ) # ( !\DrPC~1_combout  & ( !\WideOr30~0_combout  & ( (!\ShOff~1_combout ) # (IR[14]) ) ) )

	.dataa(!PC[8]),
	.datab(!\ShOff~1_combout ),
	.datac(!IR[14]),
	.datad(!IR[16]),
	.datae(!\DrPC~1_combout ),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~103 .extended_lut = "off";
defparam \memin[8]~103 .lut_mask = 64'hCFCF454500FF0055;
defparam \memin[8]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N48
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \Selector18~0_combout  & ( A[8] & ( (\Selector20~0_combout  & B[8]) ) ) ) # ( !\Selector18~0_combout  & ( A[8] & ( (!\Selector20~0_combout ) # (!B[8]) ) ) ) # ( \Selector18~0_combout  & ( !A[8] & ( !B[8] ) ) ) # ( 
// !\Selector18~0_combout  & ( !A[8] & ( B[8] ) ) )

	.dataa(gnd),
	.datab(!\Selector20~0_combout ),
	.datac(!B[8]),
	.datad(gnd),
	.datae(!\Selector18~0_combout ),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h0F0FF0F0FCFC0303;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N42
cyclonev_lcell_comb \memin[8]~102 (
// Equation(s):
// \memin[8]~102_combout  = ( \Add2~53_sumout  & ( \Add1~53_sumout  & ( (!\Selector20~0_combout ) # (!\Selector18~0_combout  $ (((!B[8]) # (!A[8])))) ) ) ) # ( !\Add2~53_sumout  & ( \Add1~53_sumout  & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & 
// ((!B[8]) # (!A[8]))))) ) ) ) # ( \Add2~53_sumout  & ( !\Add1~53_sumout  & ( !\Selector18~0_combout  $ (((!B[8]) # ((!\Selector20~0_combout ) # (!A[8])))) ) ) ) # ( !\Add2~53_sumout  & ( !\Add1~53_sumout  & ( (\Selector20~0_combout  & 
// (!\Selector18~0_combout  $ (((!B[8]) # (!A[8]))))) ) ) )

	.dataa(!B[8]),
	.datab(!\Selector20~0_combout ),
	.datac(!A[8]),
	.datad(!\Selector18~0_combout ),
	.datae(!\Add2~53_sumout ),
	.dataf(!\Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~102 .extended_lut = "off";
defparam \memin[8]~102 .lut_mask = 64'h013201FECD32CDFE;
defparam \memin[8]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N42
cyclonev_lcell_comb \memin[8]~203 (
// Equation(s):
// \memin[8]~203_combout  = ( \memin[8]~102_combout  & ( ((\Mux23~2_combout  & \memin[23]~85_combout )) # (\memin[31]~79_combout ) ) ) # ( !\memin[8]~102_combout  & ( (\Mux23~2_combout  & \memin[23]~85_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[31]~79_combout ),
	.datac(!\Mux23~2_combout ),
	.datad(!\memin[23]~85_combout ),
	.datae(gnd),
	.dataf(!\memin[8]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~203 .extended_lut = "off";
defparam \memin[8]~203 .lut_mask = 64'h000F000F333F333F;
defparam \memin[8]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N21
cyclonev_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (\Equal2~8_combout  & !MAR[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal2~8_combout ),
	.datad(!MAR[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~9 .extended_lut = "off";
defparam \Equal2~9 .lut_mask = 64'h0F000F000F000F00;
defparam \Equal2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N59
dffeas \MAR[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[19] .is_wysiwyg = "true";
defparam \MAR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( MAR[15] & ( (MAR[18] & (MAR[14] & MAR[19])) ) )

	.dataa(!MAR[18]),
	.datab(gnd),
	.datac(!MAR[14]),
	.datad(!MAR[19]),
	.datae(gnd),
	.dataf(!MAR[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h0000000000050005;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N8
dffeas \MAR[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[30]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[30] .is_wysiwyg = "true";
defparam \MAR[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \MAR[0]~feeder (
// Equation(s):
// \MAR[0]~feeder_combout  = ( \memin[0]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[0]~feeder .extended_lut = "off";
defparam \MAR[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \MAR[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[0] .is_wysiwyg = "true";
defparam \MAR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N38
dffeas \MAR[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[1] .is_wysiwyg = "true";
defparam \MAR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N27
cyclonev_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = ( MAR[31] & ( (MAR[30] & (!MAR[0] & !MAR[1])) ) )

	.dataa(gnd),
	.datab(!MAR[30]),
	.datac(!MAR[0]),
	.datad(!MAR[1]),
	.datae(gnd),
	.dataf(!MAR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~5 .extended_lut = "off";
defparam \Equal2~5 .lut_mask = 64'h0000000030003000;
defparam \Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N44
dffeas \MAR[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[17] .is_wysiwyg = "true";
defparam \MAR[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \MAR[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[16] .is_wysiwyg = "true";
defparam \MAR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N39
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( MAR[16] & ( MAR[12] & ( (MAR[17] & MAR[13]) ) ) )

	.dataa(gnd),
	.datab(!MAR[17]),
	.datac(!MAR[13]),
	.datad(gnd),
	.datae(!MAR[16]),
	.dataf(!MAR[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h0000000000000303;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N41
dffeas \MAR[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[26]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N20
dffeas \MAR[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[29]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N5
dffeas \MAR[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[27]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N35
dffeas \MAR[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[28]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N48
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( \MAR[28]~DUPLICATE_q  & ( (\MAR[26]~DUPLICATE_q  & (\MAR[29]~DUPLICATE_q  & \MAR[27]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\MAR[26]~DUPLICATE_q ),
	.datac(!\MAR[29]~DUPLICATE_q ),
	.datad(!\MAR[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\MAR[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h0000000000030003;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ( \Equal2~4_combout  & ( (\Equal2~2_combout  & (\Equal2~5_combout  & \Equal2~3_combout )) ) )

	.dataa(!\Equal2~2_combout ),
	.datab(gnd),
	.datac(!\Equal2~5_combout ),
	.datad(!\Equal2~3_combout ),
	.datae(gnd),
	.dataf(!\Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~6 .extended_lut = "off";
defparam \Equal2~6 .lut_mask = 64'h0000000000050005;
defparam \Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N20
dffeas \MAR[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[20]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[20] .is_wysiwyg = "true";
defparam \MAR[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N44
dffeas \MAR[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[25]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[25] .is_wysiwyg = "true";
defparam \MAR[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N57
cyclonev_lcell_comb \MAR[21]~feeder (
// Equation(s):
// \MAR[21]~feeder_combout  = ( \memin[21]~177_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[21]~feeder .extended_lut = "off";
defparam \MAR[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N59
dffeas \MAR[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[21]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[21] .is_wysiwyg = "true";
defparam \MAR[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \MAR[23]~feeder (
// Equation(s):
// \MAR[23]~feeder_combout  = ( \memin[23]~212_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[23]~feeder .extended_lut = "off";
defparam \MAR[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N38
dffeas \MAR[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[23]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[23] .is_wysiwyg = "true";
defparam \MAR[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N6
cyclonev_lcell_comb \MAR[24]~feeder (
// Equation(s):
// \MAR[24]~feeder_combout  = ( \memin[24]~210_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[24]~feeder .extended_lut = "off";
defparam \MAR[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N8
dffeas \MAR[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[24]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[24] .is_wysiwyg = "true";
defparam \MAR[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N33
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( MAR[22] & ( MAR[24] & ( (MAR[20] & (MAR[25] & (MAR[21] & MAR[23]))) ) ) )

	.dataa(!MAR[20]),
	.datab(!MAR[25]),
	.datac(!MAR[21]),
	.datad(!MAR[23]),
	.datae(!MAR[22]),
	.dataf(!MAR[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000000000001;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( !\MAR[2]~DUPLICATE_q  & ( (!MAR[11] & (!MAR[10] & !MAR[3])) ) )

	.dataa(gnd),
	.datab(!MAR[11]),
	.datac(!MAR[10]),
	.datad(!MAR[3]),
	.datae(gnd),
	.dataf(!\MAR[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'hC000C00000000000;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N33
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( !MAR[6] & ( \dmem~34_combout  & ( (!MAR[9] & (!MAR[8] & \Equal2~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!MAR[9]),
	.datac(!MAR[8]),
	.datad(!\Equal2~0_combout ),
	.datae(!MAR[6]),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000C00000;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N9
cyclonev_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = ( \Equal2~6_combout  & ( \Equal2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal2~6_combout ),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~7 .extended_lut = "off";
defparam \Equal2~7 .lut_mask = 64'h000000000000FFFF;
defparam \Equal2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N33
cyclonev_lcell_comb \memin[5]~23 (
// Equation(s):
// \memin[5]~23_combout  = ( !\Equal2~9_combout  & ( \Equal2~7_combout  & ( (!state[2] & (!state[3] & (\Decoder2~1_combout  & !state[4]))) ) ) ) # ( \Equal2~9_combout  & ( !\Equal2~7_combout  & ( (!state[2] & (!state[3] & (\Decoder2~1_combout  & !state[4]))) 
// ) ) ) # ( !\Equal2~9_combout  & ( !\Equal2~7_combout  & ( (!state[2] & (!state[3] & (\Decoder2~1_combout  & !state[4]))) ) ) )

	.dataa(!state[2]),
	.datab(!state[3]),
	.datac(!\Decoder2~1_combout ),
	.datad(!state[4]),
	.datae(!\Equal2~9_combout ),
	.dataf(!\Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~23 .extended_lut = "off";
defparam \memin[5]~23 .lut_mask = 64'h0800080008000000;
defparam \memin[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N44
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N27
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( \Equal2~7_combout  & ( (MAR[4] & \Equal2~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!MAR[4]),
	.datad(!\Equal2~8_combout ),
	.datae(gnd),
	.dataf(!\Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h00000000000F000F;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y32_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[8]~204_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000148403218B04008C238C12400000000000000000";
// synopsys translate_on

// Location: FF_X31_Y24_N41
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[8]~204_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N39
cyclonev_lcell_comb \MemVal~5 (
// Equation(s):
// \MemVal~5_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~9_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~5 .extended_lut = "off";
defparam \MemVal~5 .lut_mask = 64'h02F202F207F707F7;
defparam \MemVal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N42
cyclonev_lcell_comb \memin[8]~336 (
// Equation(s):
// \memin[8]~336_combout  = ( !\Equal3~0_combout  & ( (\memin[5]~23_combout  & ((!dmem_rtl_0_bypass[46] & (dmem_rtl_0_bypass[45])) # (dmem_rtl_0_bypass[46] & ((!\dmem~42_combout  & ((\MemVal~5_combout ))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[45])))))) ) 
// ) # ( \Equal3~0_combout  & ( (\memin[5]~23_combout  & (((\SW[8]~input_o )))) ) )

	.dataa(!\memin[5]~23_combout ),
	.datab(!dmem_rtl_0_bypass[46]),
	.datac(!\SW[8]~input_o ),
	.datad(!\dmem~42_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\MemVal~5_combout ),
	.datag(!dmem_rtl_0_bypass[45]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~336 .extended_lut = "on";
defparam \memin[8]~336 .lut_mask = 64'h0405050515050505;
defparam \memin[8]~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \regs~136feeder (
// Equation(s):
// \regs~136feeder_combout  = ( \memin[8]~204_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~136feeder .extended_lut = "off";
defparam \regs~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N56
dffeas \regs~136 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~136 .is_wysiwyg = "true";
defparam \regs~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \regs~200feeder (
// Equation(s):
// \regs~200feeder_combout  = ( \memin[8]~204_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~200feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~200feeder .extended_lut = "off";
defparam \regs~200feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~200feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N14
dffeas \regs~200 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~200 .is_wysiwyg = "true";
defparam \regs~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N54
cyclonev_lcell_comb \regs~232feeder (
// Equation(s):
// \regs~232feeder_combout  = ( \memin[8]~204_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~232feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~232feeder .extended_lut = "off";
defparam \regs~232feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~232feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N56
dffeas \regs~232 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~232 .is_wysiwyg = "true";
defparam \regs~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N8
dffeas \regs~168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~168 .is_wysiwyg = "true";
defparam \regs~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N6
cyclonev_lcell_comb \regs~568 (
// Equation(s):
// \regs~568_combout  = ( \regs~168_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~200_q )) # (\Selector15~5_combout  & ((\regs~232_q ))) ) ) ) # ( !\regs~168_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~200_q )) # 
// (\Selector15~5_combout  & ((\regs~232_q ))) ) ) ) # ( \regs~168_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~136_q ) ) ) ) # ( !\regs~168_q  & ( !\Selector14~5_combout  & ( (\regs~136_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~136_q ),
	.datab(!\regs~200_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~232_q ),
	.datae(!\regs~168_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~568 .extended_lut = "off";
defparam \regs~568 .lut_mask = 64'h50505F5F303F303F;
defparam \regs~568 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \regs~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~8 .is_wysiwyg = "true";
defparam \regs~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N41
dffeas \regs~104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~104 .is_wysiwyg = "true";
defparam \regs~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N28
dffeas \regs~40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40 .is_wysiwyg = "true";
defparam \regs~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N34
dffeas \regs~72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~72 .is_wysiwyg = "true";
defparam \regs~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \regs~567 (
// Equation(s):
// \regs~567_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~104_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~72_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~40_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~8_q  ) ) )

	.dataa(!\regs~8_q ),
	.datab(!\regs~104_q ),
	.datac(!\regs~40_q ),
	.datad(!\regs~72_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~567 .extended_lut = "off";
defparam \regs~567 .lut_mask = 64'h55550F0F00FF3333;
defparam \regs~567 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N54
cyclonev_lcell_comb \regs~296feeder (
// Equation(s):
// \regs~296feeder_combout  = ( \memin[8]~204_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~296feeder .extended_lut = "off";
defparam \regs~296feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N55
dffeas \regs~296 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~296 .is_wysiwyg = "true";
defparam \regs~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N4
dffeas \regs~328 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~328 .is_wysiwyg = "true";
defparam \regs~328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N12
cyclonev_lcell_comb \regs~264feeder (
// Equation(s):
// \regs~264feeder_combout  = ( \memin[8]~204_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~264feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~264feeder .extended_lut = "off";
defparam \regs~264feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~264feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N13
dffeas \regs~264 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~264 .is_wysiwyg = "true";
defparam \regs~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \regs~360 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~360 .is_wysiwyg = "true";
defparam \regs~360 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N21
cyclonev_lcell_comb \regs~569 (
// Equation(s):
// \regs~569_combout  = ( \regs~360_q  & ( \Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~328_q ) ) ) ) # ( !\regs~360_q  & ( \Selector14~5_combout  & ( (\regs~328_q  & !\Selector15~5_combout ) ) ) ) # ( \regs~360_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & ((\regs~264_q ))) # (\Selector15~5_combout  & (\regs~296_q )) ) ) ) # ( !\regs~360_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~264_q ))) # (\Selector15~5_combout  & (\regs~296_q )) ) ) )

	.dataa(!\regs~296_q ),
	.datab(!\regs~328_q ),
	.datac(!\regs~264_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~360_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~569 .extended_lut = "off";
defparam \regs~569 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~569 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \regs~392feeder (
// Equation(s):
// \regs~392feeder_combout  = ( \memin[8]~204_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~392feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~392feeder .extended_lut = "off";
defparam \regs~392feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~392feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N50
dffeas \regs~392 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~392 .is_wysiwyg = "true";
defparam \regs~392 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \regs~456 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~456 .is_wysiwyg = "true";
defparam \regs~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \regs~424 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~424 .is_wysiwyg = "true";
defparam \regs~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N56
dffeas \regs~488 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~488 .is_wysiwyg = "true";
defparam \regs~488 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \regs~570 (
// Equation(s):
// \regs~570_combout  = ( \regs~488_q  & ( \Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~456_q ) ) ) ) # ( !\regs~488_q  & ( \Selector14~5_combout  & ( (\regs~456_q  & !\Selector15~5_combout ) ) ) ) # ( \regs~488_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & (\regs~392_q )) # (\Selector15~5_combout  & ((\regs~424_q ))) ) ) ) # ( !\regs~488_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~392_q )) # (\Selector15~5_combout  & ((\regs~424_q ))) ) ) )

	.dataa(!\regs~392_q ),
	.datab(!\regs~456_q ),
	.datac(!\regs~424_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~488_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~570 .extended_lut = "off";
defparam \regs~570 .lut_mask = 64'h550F550F330033FF;
defparam \regs~570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \regs~571 (
// Equation(s):
// \regs~571_combout  = ( \Selector12~5_combout  & ( \regs~570_combout  & ( (\regs~569_combout ) # (\Selector13~5_combout ) ) ) ) # ( !\Selector12~5_combout  & ( \regs~570_combout  & ( (!\Selector13~5_combout  & ((\regs~567_combout ))) # 
// (\Selector13~5_combout  & (\regs~568_combout )) ) ) ) # ( \Selector12~5_combout  & ( !\regs~570_combout  & ( (!\Selector13~5_combout  & \regs~569_combout ) ) ) ) # ( !\Selector12~5_combout  & ( !\regs~570_combout  & ( (!\Selector13~5_combout  & 
// ((\regs~567_combout ))) # (\Selector13~5_combout  & (\regs~568_combout )) ) ) )

	.dataa(!\regs~568_combout ),
	.datab(!\regs~567_combout ),
	.datac(!\Selector13~5_combout ),
	.datad(!\regs~569_combout ),
	.datae(!\Selector12~5_combout ),
	.dataf(!\regs~570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~571 .extended_lut = "off";
defparam \regs~571 .lut_mask = 64'h353500F035350FFF;
defparam \regs~571 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N54
cyclonev_lcell_comb \memin[8]~204 (
// Equation(s):
// \memin[8]~204_combout  = ( \memin[8]~336_combout  & ( \regs~571_combout  ) ) # ( !\memin[8]~336_combout  & ( \regs~571_combout  & ( (((!\memin[8]~103_combout ) # (\memin[8]~203_combout )) # (\memin[8]~101_combout )) # (\WideOr32~0_combout ) ) ) ) # ( 
// \memin[8]~336_combout  & ( !\regs~571_combout  ) ) # ( !\memin[8]~336_combout  & ( !\regs~571_combout  & ( ((!\memin[8]~103_combout ) # (\memin[8]~203_combout )) # (\memin[8]~101_combout ) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\memin[8]~101_combout ),
	.datac(!\memin[8]~103_combout ),
	.datad(!\memin[8]~203_combout ),
	.datae(!\memin[8]~336_combout ),
	.dataf(!\regs~571_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~204 .extended_lut = "off";
defparam \memin[8]~204 .lut_mask = 64'hF3FFFFFFF7FFFFFF;
defparam \memin[8]~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \MAR[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[8] .is_wysiwyg = "true";
defparam \MAR[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[16]~17_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000020208400006120008000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[16]~17_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \memin[16]~274 (
// Equation(s):
// \memin[16]~274_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (\dmem~0_q ) # (\dmem~17_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\dmem~0_q  & ((\dmem~17_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\dmem~0_q  & ((\dmem~17_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (\dmem~17_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~17_q ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~274 .extended_lut = "off";
defparam \memin[16]~274 .lut_mask = 64'h30303A3A35353F3F;
defparam \memin[16]~274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[16]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N36
cyclonev_lcell_comb \memin[16]~12 (
// Equation(s):
// \memin[16]~12_combout  = ( \memin[16]~274_combout  & ( dmem_rtl_0_bypass[61] & ( (!\memin[31]~9_combout  & !\memin[16]~312_combout ) ) ) ) # ( !\memin[16]~274_combout  & ( dmem_rtl_0_bypass[61] & ( (!\memin[16]~312_combout  & ((!\memin[31]~9_combout ) # 
// ((dmem_rtl_0_bypass[62] & !\dmem~42_combout )))) ) ) ) # ( \memin[16]~274_combout  & ( !dmem_rtl_0_bypass[61] & ( (!\memin[16]~312_combout  & ((!dmem_rtl_0_bypass[62]) # ((!\memin[31]~9_combout ) # (\dmem~42_combout )))) ) ) ) # ( !\memin[16]~274_combout  
// & ( !dmem_rtl_0_bypass[61] & ( !\memin[16]~312_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[62]),
	.datab(!\dmem~42_combout ),
	.datac(!\memin[31]~9_combout ),
	.datad(!\memin[16]~312_combout ),
	.datae(!\memin[16]~274_combout ),
	.dataf(!dmem_rtl_0_bypass[61]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~12 .extended_lut = "off";
defparam \memin[16]~12 .lut_mask = 64'hFF00FB00F400F000;
defparam \memin[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N36
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( !B[12] $ (A[12]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~66  = CARRY(( !B[12] $ (A[12]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~67  = SHARE((!B[12] & A[12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[12]),
	.datad(!A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(\Add2~63 ),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N39
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( !A[13] $ (B[13]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( !A[13] $ (B[13]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~71  = SHARE((A[13] & !B[13]))

	.dataa(!A[13]),
	.datab(gnd),
	.datac(!B[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(\Add2~67 ),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout(\Add2~71 ));
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N42
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !B[14] $ (A[14]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~22  = CARRY(( !B[14] $ (A[14]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~23  = SHARE((!B[14] & A[14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[14]),
	.datad(!A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(\Add2~71 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N45
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !B[15] $ (A[15]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( !B[15] $ (A[15]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~27  = SHARE((!B[15] & A[15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[15]),
	.datad(!A[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N48
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !\A[16]~DUPLICATE_q  $ (B[16]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~6  = CARRY(( !\A[16]~DUPLICATE_q  $ (B[16]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~7  = SHARE((\A[16]~DUPLICATE_q  & !B[16]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(!B[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N54
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( \ShiftRight0~21_combout  & ( \ShiftRight0~18_combout  & ( (!B[2] & (((!B[3]) # (\ShiftRight0~20_combout )))) # (B[2] & (((B[3])) # (\ShiftRight0~19_combout ))) ) ) ) # ( !\ShiftRight0~21_combout  & ( \ShiftRight0~18_combout  & 
// ( (!B[2] & (((!B[3]) # (\ShiftRight0~20_combout )))) # (B[2] & (\ShiftRight0~19_combout  & ((!B[3])))) ) ) ) # ( \ShiftRight0~21_combout  & ( !\ShiftRight0~18_combout  & ( (!B[2] & (((\ShiftRight0~20_combout  & B[3])))) # (B[2] & (((B[3])) # 
// (\ShiftRight0~19_combout ))) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\ShiftRight0~18_combout  & ( (!B[2] & (((\ShiftRight0~20_combout  & B[3])))) # (B[2] & (\ShiftRight0~19_combout  & ((!B[3])))) ) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!B[2]),
	.datad(!B[3]),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h0530053FF530F53F;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N42
cyclonev_lcell_comb \ShiftRight0~17_Duplicate (
// Equation(s):
// \ShiftRight0~17_Duplicate_68  = ( \ShiftRight0~6_combout  & ( (!B[4] & (\ShiftRight0~0_combout  & \ShiftRight0~3_Duplicate_66 )) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(!\ShiftRight0~0_combout ),
	.datad(!\ShiftRight0~3_Duplicate_66 ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_Duplicate_68 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17_Duplicate .extended_lut = "off";
defparam \ShiftRight0~17_Duplicate .lut_mask = 64'h00000000000C000C;
defparam \ShiftRight0~17_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N27
cyclonev_lcell_comb \memin[16]~15 (
// Equation(s):
// \memin[16]~15_combout  = ( \ShiftRight0~17_Duplicate_68  & ( (!\Selector20~0_combout  & \ShiftRight0~22_combout ) ) ) # ( !\ShiftRight0~17_Duplicate_68  & ( (\A[31]~DUPLICATE_q  & !\Selector20~0_combout ) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Selector20~0_combout ),
	.datad(!\ShiftRight0~22_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_Duplicate_68 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~15 .extended_lut = "off";
defparam \memin[16]~15 .lut_mask = 64'h5050505000F000F0;
defparam \memin[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N15
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \ShiftLeft0~6_combout  & ( \ShiftLeft0~4_combout  & ( (!B[2]) # ((!B[3] & ((\ShiftLeft0~5_combout ))) # (B[3] & (\ShiftLeft0~7_combout ))) ) ) ) # ( !\ShiftLeft0~6_combout  & ( \ShiftLeft0~4_combout  & ( (!B[2] & (((!B[3])))) # 
// (B[2] & ((!B[3] & ((\ShiftLeft0~5_combout ))) # (B[3] & (\ShiftLeft0~7_combout )))) ) ) ) # ( \ShiftLeft0~6_combout  & ( !\ShiftLeft0~4_combout  & ( (!B[2] & (((B[3])))) # (B[2] & ((!B[3] & ((\ShiftLeft0~5_combout ))) # (B[3] & (\ShiftLeft0~7_combout )))) 
// ) ) ) # ( !\ShiftLeft0~6_combout  & ( !\ShiftLeft0~4_combout  & ( (B[2] & ((!B[3] & ((\ShiftLeft0~5_combout ))) # (B[3] & (\ShiftLeft0~7_combout )))) ) ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N45
cyclonev_lcell_comb \memin[16]~14 (
// Equation(s):
// \memin[16]~14_combout  = ( \Mux14~0_combout  & ( (!B[4] & (((\ShiftLeft0~8_combout )))) # (B[4] & (\ShiftLeft0~3_combout  & ((\ShiftLeft0~1_combout )))) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!B[4]),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~14 .extended_lut = "off";
defparam \memin[16]~14 .lut_mask = 64'h000000000C1D0C1D;
defparam \memin[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N46
dffeas \regs~80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~80 .is_wysiwyg = "true";
defparam \regs~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \regs~112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~112 .is_wysiwyg = "true";
defparam \regs~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N52
dffeas \regs~48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~48 .is_wysiwyg = "true";
defparam \regs~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N34
dffeas \regs~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~16 .is_wysiwyg = "true";
defparam \regs~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
cyclonev_lcell_comb \regs~607 (
// Equation(s):
// \regs~607_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~112_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~80_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~48_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~16_q  ) ) )

	.dataa(!\regs~80_q ),
	.datab(!\regs~112_q ),
	.datac(!\regs~48_q ),
	.datad(!\regs~16_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~607 .extended_lut = "off";
defparam \regs~607 .lut_mask = 64'h00FF0F0F55553333;
defparam \regs~607 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \regs~368 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~368 .is_wysiwyg = "true";
defparam \regs~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N38
dffeas \regs~336 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~336 .is_wysiwyg = "true";
defparam \regs~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N53
dffeas \regs~272 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~272 .is_wysiwyg = "true";
defparam \regs~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N20
dffeas \regs~304 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~304 .is_wysiwyg = "true";
defparam \regs~304 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N18
cyclonev_lcell_comb \regs~609 (
// Equation(s):
// \regs~609_combout  = ( \regs~304_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~368_q ) ) ) ) # ( !\regs~304_q  & ( \Selector15~5_combout  & ( (\regs~368_q  & \Selector14~5_combout ) ) ) ) # ( \regs~304_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~272_q ))) # (\Selector14~5_combout  & (\regs~336_q )) ) ) ) # ( !\regs~304_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~272_q ))) # (\Selector14~5_combout  & (\regs~336_q )) ) ) )

	.dataa(!\regs~368_q ),
	.datab(!\regs~336_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~272_q ),
	.datae(!\regs~304_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~609 .extended_lut = "off";
defparam \regs~609 .lut_mask = 64'h03F303F30505F5F5;
defparam \regs~609 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N36
cyclonev_lcell_comb \regs~464feeder (
// Equation(s):
// \regs~464feeder_combout  = ( \memin[16]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~464feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~464feeder .extended_lut = "off";
defparam \regs~464feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~464feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N37
dffeas \regs~464 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~464 .is_wysiwyg = "true";
defparam \regs~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N52
dffeas \regs~496 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~496 .is_wysiwyg = "true";
defparam \regs~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \regs~400 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~400 .is_wysiwyg = "true";
defparam \regs~400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N42
cyclonev_lcell_comb \regs~432feeder (
// Equation(s):
// \regs~432feeder_combout  = ( \memin[16]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~432feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~432feeder .extended_lut = "off";
defparam \regs~432feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~432feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N44
dffeas \regs~432 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~432 .is_wysiwyg = "true";
defparam \regs~432 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N36
cyclonev_lcell_comb \regs~610 (
// Equation(s):
// \regs~610_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~496_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~464_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~432_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~400_q  ) ) )

	.dataa(!\regs~464_q ),
	.datab(!\regs~496_q ),
	.datac(!\regs~400_q ),
	.datad(!\regs~432_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~610 .extended_lut = "off";
defparam \regs~610 .lut_mask = 64'h0F0F00FF55553333;
defparam \regs~610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N26
dffeas \regs~208 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~208 .is_wysiwyg = "true";
defparam \regs~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N44
dffeas \regs~144 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~144 .is_wysiwyg = "true";
defparam \regs~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N36
cyclonev_lcell_comb \regs~240feeder (
// Equation(s):
// \regs~240feeder_combout  = ( \memin[16]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~240feeder .extended_lut = "off";
defparam \regs~240feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~240feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N37
dffeas \regs~240 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~240 .is_wysiwyg = "true";
defparam \regs~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N14
dffeas \regs~176 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~176 .is_wysiwyg = "true";
defparam \regs~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \regs~608 (
// Equation(s):
// \regs~608_combout  = ( \regs~176_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~240_q ) ) ) ) # ( !\regs~176_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout  & \regs~240_q ) ) ) ) # ( \regs~176_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~144_q ))) # (\Selector14~5_combout  & (\regs~208_q )) ) ) ) # ( !\regs~176_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~144_q ))) # (\Selector14~5_combout  & (\regs~208_q )) ) ) )

	.dataa(!\regs~208_q ),
	.datab(!\regs~144_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~240_q ),
	.datae(!\regs~176_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~608 .extended_lut = "off";
defparam \regs~608 .lut_mask = 64'h35353535000FF0FF;
defparam \regs~608 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N51
cyclonev_lcell_comb \regs~611 (
// Equation(s):
// \regs~611_combout  = ( \regs~610_combout  & ( \regs~608_combout  & ( (!\Selector13~5_combout  & ((!\Selector12~5_combout  & (!\regs~607_combout )) # (\Selector12~5_combout  & ((!\regs~609_combout ))))) ) ) ) # ( !\regs~610_combout  & ( \regs~608_combout  
// & ( (!\Selector13~5_combout  & ((!\Selector12~5_combout  & (!\regs~607_combout )) # (\Selector12~5_combout  & ((!\regs~609_combout ))))) # (\Selector13~5_combout  & (\Selector12~5_combout )) ) ) ) # ( \regs~610_combout  & ( !\regs~608_combout  & ( 
// (!\Selector13~5_combout  & ((!\Selector12~5_combout  & (!\regs~607_combout )) # (\Selector12~5_combout  & ((!\regs~609_combout ))))) # (\Selector13~5_combout  & (!\Selector12~5_combout )) ) ) ) # ( !\regs~610_combout  & ( !\regs~608_combout  & ( 
// ((!\Selector12~5_combout  & (!\regs~607_combout )) # (\Selector12~5_combout  & ((!\regs~609_combout )))) # (\Selector13~5_combout ) ) ) )

	.dataa(!\Selector13~5_combout ),
	.datab(!\Selector12~5_combout ),
	.datac(!\regs~607_combout ),
	.datad(!\regs~609_combout ),
	.datae(!\regs~610_combout ),
	.dataf(!\regs~608_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~611 .extended_lut = "off";
defparam \regs~611 .lut_mask = 64'hF7D5E6C4B391A280;
defparam \regs~611 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N42
cyclonev_lcell_comb \memin[16]~275 (
// Equation(s):
// \memin[16]~275_combout  = ( \memin[16]~14_combout  & ( \regs~611_combout  & ( !\memin[3]~2_combout  ) ) ) # ( !\memin[16]~14_combout  & ( \regs~611_combout  & ( (!\memin[3]~2_combout ) # (!\memin[16]~15_combout ) ) ) ) # ( \memin[16]~14_combout  & ( 
// !\regs~611_combout  & ( (!\memin[3]~2_combout  & !\WideOr32~0_combout ) ) ) ) # ( !\memin[16]~14_combout  & ( !\regs~611_combout  & ( (!\WideOr32~0_combout  & ((!\memin[3]~2_combout ) # (!\memin[16]~15_combout ))) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[16]~15_combout ),
	.datad(gnd),
	.datae(!\memin[16]~14_combout ),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~275 .extended_lut = "off";
defparam \memin[16]~275 .lut_mask = 64'hC8C88888FAFAAAAA;
defparam \memin[16]~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N9
cyclonev_lcell_comb \memin[16]~17 (
// Equation(s):
// \memin[16]~17_combout  = ( \memin[16]~275_combout  & ( (!\memin[16]~12_combout ) # ((\memin[16]~263_combout  & ((\Add2~5_sumout ) # (\memin[16]~262_combout )))) ) ) # ( !\memin[16]~275_combout  )

	.dataa(!\memin[16]~263_combout ),
	.datab(!\memin[16]~12_combout ),
	.datac(!\memin[16]~262_combout ),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\memin[16]~275_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~17 .extended_lut = "off";
defparam \memin[16]~17 .lut_mask = 64'hFFFFFFFFCDDDCDDD;
defparam \memin[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \A[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[16]~DUPLICATE .is_wysiwyg = "true";
defparam \A[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N51
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( !\B[17]~DUPLICATE_q  $ (A[17]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~78  = CARRY(( !\B[17]~DUPLICATE_q  $ (A[17]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~79  = SHARE((!\B[17]~DUPLICATE_q  & A[17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[17]~DUPLICATE_q ),
	.datad(!A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout(\Add2~79 ));
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N48
cyclonev_lcell_comb \memin[20]~194 (
// Equation(s):
// \memin[20]~194_combout  = ( \Selector19~0_combout  & ( \Add2~125_sumout  & ( !\Selector18~0_combout  $ (((!A[20] & (!B[20])) # (A[20] & (B[20] & \Selector20~0_combout )))) ) ) ) # ( !\Selector19~0_combout  & ( \Add2~125_sumout  & ( (\Selector18~0_combout  
// & ((!A[20]) # ((!B[20]) # (!\Selector20~0_combout )))) ) ) ) # ( \Selector19~0_combout  & ( !\Add2~125_sumout  & ( !\Selector18~0_combout  $ (((!A[20] & (!B[20])) # (A[20] & (B[20] & \Selector20~0_combout )))) ) ) ) # ( !\Selector19~0_combout  & ( 
// !\Add2~125_sumout  & ( (\Selector20~0_combout  & (\Selector18~0_combout  & ((!A[20]) # (!B[20])))) ) ) )

	.dataa(!A[20]),
	.datab(!B[20]),
	.datac(!\Selector20~0_combout ),
	.datad(!\Selector18~0_combout ),
	.datae(!\Selector19~0_combout ),
	.dataf(!\Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~194 .extended_lut = "off";
defparam \memin[20]~194 .lut_mask = 64'h000E768900FE7689;
defparam \memin[20]~194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N56
dffeas \regs~340 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~340 .is_wysiwyg = "true";
defparam \regs~340 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N12
cyclonev_lcell_comb \regs~308feeder (
// Equation(s):
// \regs~308feeder_combout  = ( \memin[20]~197_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~308feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~308feeder .extended_lut = "off";
defparam \regs~308feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~308feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \regs~308 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~308 .is_wysiwyg = "true";
defparam \regs~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N6
cyclonev_lcell_comb \regs~276feeder (
// Equation(s):
// \regs~276feeder_combout  = ( \memin[20]~197_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~276feeder .extended_lut = "off";
defparam \regs~276feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~276feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N7
dffeas \regs~276 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~276 .is_wysiwyg = "true";
defparam \regs~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N38
dffeas \regs~372 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~372 .is_wysiwyg = "true";
defparam \regs~372 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \regs~629 (
// Equation(s):
// \regs~629_combout  = ( \regs~372_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout ) # (\regs~308_q ) ) ) ) # ( !\regs~372_q  & ( \Selector15~5_combout  & ( (\regs~308_q  & !\Selector14~5_combout ) ) ) ) # ( \regs~372_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~276_q ))) # (\Selector14~5_combout  & (\regs~340_q )) ) ) ) # ( !\regs~372_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~276_q ))) # (\Selector14~5_combout  & (\regs~340_q )) ) ) )

	.dataa(!\regs~340_q ),
	.datab(!\regs~308_q ),
	.datac(!\regs~276_q ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~372_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~629 .extended_lut = "off";
defparam \regs~629 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~629 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \regs~180feeder (
// Equation(s):
// \regs~180feeder_combout  = ( \memin[20]~197_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~180feeder .extended_lut = "off";
defparam \regs~180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~180feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N38
dffeas \regs~180 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~180 .is_wysiwyg = "true";
defparam \regs~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \regs~212 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~212 .is_wysiwyg = "true";
defparam \regs~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N31
dffeas \regs~244 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~244 .is_wysiwyg = "true";
defparam \regs~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N53
dffeas \regs~148 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~148 .is_wysiwyg = "true";
defparam \regs~148 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N51
cyclonev_lcell_comb \regs~628 (
// Equation(s):
// \regs~628_combout  = ( \regs~148_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~180_q )) # (\Selector14~5_combout  & ((\regs~244_q ))) ) ) ) # ( !\regs~148_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~180_q )) # 
// (\Selector14~5_combout  & ((\regs~244_q ))) ) ) ) # ( \regs~148_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~212_q ) ) ) ) # ( !\regs~148_q  & ( !\Selector15~5_combout  & ( (\regs~212_q  & \Selector14~5_combout ) ) ) )

	.dataa(!\regs~180_q ),
	.datab(!\regs~212_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~244_q ),
	.datae(!\regs~148_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~628 .extended_lut = "off";
defparam \regs~628 .lut_mask = 64'h0303F3F3505F505F;
defparam \regs~628 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N43
dffeas \regs~404 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~404 .is_wysiwyg = "true";
defparam \regs~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \regs~436 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~436 .is_wysiwyg = "true";
defparam \regs~436 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \regs~468feeder (
// Equation(s):
// \regs~468feeder_combout  = ( \memin[20]~197_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~468feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~468feeder .extended_lut = "off";
defparam \regs~468feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~468feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \regs~468 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~468 .is_wysiwyg = "true";
defparam \regs~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N44
dffeas \regs~500 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~500 .is_wysiwyg = "true";
defparam \regs~500 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \regs~630 (
// Equation(s):
// \regs~630_combout  = ( \regs~500_q  & ( \Selector15~5_combout  & ( (\Selector14~5_Duplicate_9 ) # (\regs~436_q ) ) ) ) # ( !\regs~500_q  & ( \Selector15~5_combout  & ( (\regs~436_q  & !\Selector14~5_Duplicate_9 ) ) ) ) # ( \regs~500_q  & ( 
// !\Selector15~5_combout  & ( (!\Selector14~5_Duplicate_9  & (\regs~404_q )) # (\Selector14~5_Duplicate_9  & ((\regs~468_q ))) ) ) ) # ( !\regs~500_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_Duplicate_9  & (\regs~404_q )) # 
// (\Selector14~5_Duplicate_9  & ((\regs~468_q ))) ) ) )

	.dataa(!\regs~404_q ),
	.datab(!\regs~436_q ),
	.datac(!\Selector14~5_Duplicate_9 ),
	.datad(!\regs~468_q ),
	.datae(!\regs~500_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~630 .extended_lut = "off";
defparam \regs~630 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~630 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \regs~116feeder (
// Equation(s):
// \regs~116feeder_combout  = ( \memin[20]~197_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~116feeder .extended_lut = "off";
defparam \regs~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N2
dffeas \regs~116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~116 .is_wysiwyg = "true";
defparam \regs~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N55
dffeas \regs~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~20 .is_wysiwyg = "true";
defparam \regs~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \regs~84feeder (
// Equation(s):
// \regs~84feeder_combout  = ( \memin[20]~197_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~84feeder .extended_lut = "off";
defparam \regs~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N37
dffeas \regs~84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~84 .is_wysiwyg = "true";
defparam \regs~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N26
dffeas \regs~52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52 .is_wysiwyg = "true";
defparam \regs~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \regs~627 (
// Equation(s):
// \regs~627_combout  = ( \regs~52_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~116_q ) ) ) ) # ( !\regs~52_q  & ( \Selector15~5_combout  & ( (\regs~116_q  & \Selector14~5_combout ) ) ) ) # ( \regs~52_q  & ( !\Selector15~5_combout  & 
// ( (!\Selector14~5_combout  & (\regs~20_q )) # (\Selector14~5_combout  & ((\regs~84_q ))) ) ) ) # ( !\regs~52_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~20_q )) # (\Selector14~5_combout  & ((\regs~84_q ))) ) ) )

	.dataa(!\regs~116_q ),
	.datab(!\regs~20_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~84_q ),
	.datae(!\regs~52_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~627 .extended_lut = "off";
defparam \regs~627 .lut_mask = 64'h303F303F0505F5F5;
defparam \regs~627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \regs~631 (
// Equation(s):
// \regs~631_combout  = ( \regs~630_combout  & ( \regs~627_combout  & ( (!\Selector12~5_combout  & (((!\Selector13~5_combout ) # (\regs~628_combout )))) # (\Selector12~5_combout  & (((\Selector13~5_combout )) # (\regs~629_combout ))) ) ) ) # ( 
// !\regs~630_combout  & ( \regs~627_combout  & ( (!\Selector12~5_combout  & (((!\Selector13~5_combout ) # (\regs~628_combout )))) # (\Selector12~5_combout  & (\regs~629_combout  & ((!\Selector13~5_combout )))) ) ) ) # ( \regs~630_combout  & ( 
// !\regs~627_combout  & ( (!\Selector12~5_combout  & (((\regs~628_combout  & \Selector13~5_combout )))) # (\Selector12~5_combout  & (((\Selector13~5_combout )) # (\regs~629_combout ))) ) ) ) # ( !\regs~630_combout  & ( !\regs~627_combout  & ( 
// (!\Selector12~5_combout  & (((\regs~628_combout  & \Selector13~5_combout )))) # (\Selector12~5_combout  & (\regs~629_combout  & ((!\Selector13~5_combout )))) ) ) )

	.dataa(!\regs~629_combout ),
	.datab(!\Selector12~5_combout ),
	.datac(!\regs~628_combout ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~630_combout ),
	.dataf(!\regs~627_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~631 .extended_lut = "off";
defparam \regs~631 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regs~631 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N3
cyclonev_lcell_comb \memin[20]~193 (
// Equation(s):
// \memin[20]~193_combout  = ( \Add1~125_sumout  & ( (!\Selector20~0_combout  & !\Selector17~0_combout ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(gnd),
	.datac(!\Selector17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~193 .extended_lut = "off";
defparam \memin[20]~193 .lut_mask = 64'h00000000A0A0A0A0;
defparam \memin[20]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N30
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( \ShiftRight0~21_combout  & ( \A[31]~DUPLICATE_q  & ( ((!B[2] & ((\ShiftRight0~19_combout ))) # (B[2] & (\ShiftRight0~20_combout ))) # (B[3]) ) ) ) # ( !\ShiftRight0~21_combout  & ( \A[31]~DUPLICATE_q  & ( (!B[2] & 
// (((\ShiftRight0~19_combout  & !B[3])))) # (B[2] & (((B[3])) # (\ShiftRight0~20_combout ))) ) ) ) # ( \ShiftRight0~21_combout  & ( !\A[31]~DUPLICATE_q  & ( (!B[2] & (((B[3]) # (\ShiftRight0~19_combout )))) # (B[2] & (\ShiftRight0~20_combout  & ((!B[3])))) 
// ) ) ) # ( !\ShiftRight0~21_combout  & ( !\A[31]~DUPLICATE_q  & ( (!B[3] & ((!B[2] & ((\ShiftRight0~19_combout ))) # (B[2] & (\ShiftRight0~20_combout )))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!B[3]),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N15
cyclonev_lcell_comb \memin[20]~196 (
// Equation(s):
// \memin[20]~196_combout  = ( \ShiftRight0~17_Duplicate_68  & ( \ShiftRight0~59_combout  ) ) # ( !\ShiftRight0~17_Duplicate_68  & ( \A[31]~DUPLICATE_q  ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ShiftRight0~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_Duplicate_68 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~196 .extended_lut = "off";
defparam \memin[20]~196 .lut_mask = 64'h555555550F0F0F0F;
defparam \memin[20]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N48
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \ShiftLeft0~7_combout  & ( (!B[3] & ((!B[2]) # (\ShiftLeft0~3_combout ))) ) ) # ( !\ShiftLeft0~7_combout  & ( (B[2] & (!B[3] & \ShiftLeft0~3_combout )) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h040404048C8C8C8C;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N36
cyclonev_lcell_comb \ShiftLeft0~62 (
// Equation(s):
// \ShiftLeft0~62_combout  = ( \ShiftLeft0~5_combout  & ( \ShiftLeft0~47_combout  & ( (!B[2]) # ((!B[3] & ((\ShiftLeft0~4_combout ))) # (B[3] & (\ShiftLeft0~6_combout ))) ) ) ) # ( !\ShiftLeft0~5_combout  & ( \ShiftLeft0~47_combout  & ( (!B[2] & (((!B[3])))) 
// # (B[2] & ((!B[3] & ((\ShiftLeft0~4_combout ))) # (B[3] & (\ShiftLeft0~6_combout )))) ) ) ) # ( \ShiftLeft0~5_combout  & ( !\ShiftLeft0~47_combout  & ( (!B[2] & (((B[3])))) # (B[2] & ((!B[3] & ((\ShiftLeft0~4_combout ))) # (B[3] & (\ShiftLeft0~6_combout 
// )))) ) ) ) # ( !\ShiftLeft0~5_combout  & ( !\ShiftLeft0~47_combout  & ( (B[2] & ((!B[3] & ((\ShiftLeft0~4_combout ))) # (B[3] & (\ShiftLeft0~6_combout )))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~5_combout ),
	.dataf(!\ShiftLeft0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~62 .extended_lut = "off";
defparam \ShiftLeft0~62 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ShiftLeft0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N24
cyclonev_lcell_comb \memin[20]~195 (
// Equation(s):
// \memin[20]~195_combout  = ( \ShiftLeft0~62_combout  & ( (!B[4]) # (\ShiftLeft0~52_combout ) ) ) # ( !\ShiftLeft0~62_combout  & ( (\ShiftLeft0~52_combout  & B[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~52_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~195 .extended_lut = "off";
defparam \memin[20]~195 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \memin[20]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N36
cyclonev_lcell_comb \memin[20]~316 (
// Equation(s):
// \memin[20]~316_combout  = ( !\Selector17~0_combout  & ( (A[20] & (((B[20] & (\Selector20~0_combout ))))) ) ) # ( \Selector17~0_combout  & ( ((!\Selector20~0_combout  & (\memin[20]~196_combout )) # (\Selector20~0_combout  & (((\memin[20]~195_combout  & 
// !\ShiftRight0~7_combout ))))) ) )

	.dataa(!A[20]),
	.datab(!\memin[20]~196_combout ),
	.datac(!\memin[20]~195_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(!B[20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~316 .extended_lut = "on";
defparam \memin[20]~316 .lut_mask = 64'h0005330F00053300;
defparam \memin[20]~316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N9
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( \memin[20]~316_combout  & ( (!\memin[28]~38_combout  & ((!\regs~631_combout ) # (!\WideOr32~0_combout ))) ) ) # ( !\memin[20]~316_combout  & ( (!\regs~631_combout  & (((!\memin[28]~38_combout ) # (!\memin[20]~193_combout )))) # 
// (\regs~631_combout  & (!\WideOr32~0_combout  & ((!\memin[28]~38_combout ) # (!\memin[20]~193_combout )))) ) )

	.dataa(!\regs~631_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[28]~38_combout ),
	.datad(!\memin[20]~193_combout ),
	.datae(gnd),
	.dataf(!\memin[20]~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'hEEE0EEE0E0E0E0E0;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N42
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \Add0~117_sumout  & ( \PC~36_combout  & ( (!\memin[20]~192_combout ) # ((!\LdPC~0_combout ) # ((\memin[20]~194_combout  & \memin[19]~0_combout ))) ) ) ) # ( !\Add0~117_sumout  & ( \PC~36_combout  & ( (\LdPC~0_combout  & 
// ((!\memin[20]~192_combout ) # ((\memin[20]~194_combout  & \memin[19]~0_combout )))) ) ) ) # ( \Add0~117_sumout  & ( !\PC~36_combout  ) ) # ( !\Add0~117_sumout  & ( !\PC~36_combout  & ( \LdPC~0_combout  ) ) )

	.dataa(!\memin[20]~194_combout ),
	.datab(!\memin[20]~192_combout ),
	.datac(!\memin[19]~0_combout ),
	.datad(!\LdPC~0_combout ),
	.datae(!\Add0~117_sumout ),
	.dataf(!\PC~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h00FFFFFF00CDFFCD;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N44
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N43
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N38
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[20]~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[20]~197_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[20]~197_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025228A0A8255E10C88D0000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N15
cyclonev_lcell_comb \dmem~76 (
// Equation(s):
// \dmem~76_combout  = ( \dmem~21_q  & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) ) # ( !\dmem~21_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( \dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) ) # ( !\dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datae(!\dmem~21_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~76 .extended_lut = "off";
defparam \dmem~76 .lut_mask = 64'h0011CCDD2233EEFF;
defparam \dmem~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N12
cyclonev_lcell_comb \dmem~77 (
// Equation(s):
// \dmem~77_combout  = ( \dmem~76_combout  & ( ((dmem_rtl_0_bypass[70] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[69]) ) ) # ( !\dmem~76_combout  & ( (dmem_rtl_0_bypass[69] & ((!dmem_rtl_0_bypass[70]) # (\dmem~42_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[70]),
	.datac(!dmem_rtl_0_bypass[69]),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!\dmem~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~77 .extended_lut = "off";
defparam \dmem~77 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \dmem~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N18
cyclonev_lcell_comb \memin[20]~192 (
// Equation(s):
// \memin[20]~192_combout  = ( !\memin[31]~9_combout  & ( \dmem~77_combout  & ( (!\memin[17]~55_combout  & ((!\DrPC~1_combout ) # (!PC[20]))) ) ) ) # ( \memin[31]~9_combout  & ( !\dmem~77_combout  & ( (!\memin[17]~55_combout  & ((!\DrPC~1_combout ) # 
// (!PC[20]))) ) ) ) # ( !\memin[31]~9_combout  & ( !\dmem~77_combout  & ( (!\memin[17]~55_combout  & ((!\DrPC~1_combout ) # (!PC[20]))) ) ) )

	.dataa(!\DrPC~1_combout ),
	.datab(!PC[20]),
	.datac(!\memin[17]~55_combout ),
	.datad(gnd),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\dmem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~192 .extended_lut = "off";
defparam \memin[20]~192 .lut_mask = 64'hE0E0E0E0E0E00000;
defparam \memin[20]~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N54
cyclonev_lcell_comb \memin[20]~272 (
// Equation(s):
// \memin[20]~272_combout  = ( \memin[20]~316_combout  & ( ((\WideOr32~0_combout  & \regs~631_combout )) # (\memin[28]~38_combout ) ) ) # ( !\memin[20]~316_combout  & ( (\WideOr32~0_combout  & \regs~631_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[28]~38_combout ),
	.datad(!\regs~631_combout ),
	.datae(gnd),
	.dataf(!\memin[20]~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~272 .extended_lut = "off";
defparam \memin[20]~272 .lut_mask = 64'h003300330F3F0F3F;
defparam \memin[20]~272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N36
cyclonev_lcell_comb \memin[20]~197 (
// Equation(s):
// \memin[20]~197_combout  = ( \memin[20]~193_combout  & ( \memin[20]~194_combout  & ( ((!\memin[20]~192_combout ) # ((\memin[28]~38_combout ) # (\memin[20]~272_combout ))) # (\memin[19]~0_combout ) ) ) ) # ( !\memin[20]~193_combout  & ( 
// \memin[20]~194_combout  & ( ((!\memin[20]~192_combout ) # (\memin[20]~272_combout )) # (\memin[19]~0_combout ) ) ) ) # ( \memin[20]~193_combout  & ( !\memin[20]~194_combout  & ( (!\memin[20]~192_combout ) # ((\memin[28]~38_combout ) # 
// (\memin[20]~272_combout )) ) ) ) # ( !\memin[20]~193_combout  & ( !\memin[20]~194_combout  & ( (!\memin[20]~192_combout ) # (\memin[20]~272_combout ) ) ) )

	.dataa(!\memin[19]~0_combout ),
	.datab(!\memin[20]~192_combout ),
	.datac(!\memin[20]~272_combout ),
	.datad(!\memin[28]~38_combout ),
	.datae(!\memin[20]~193_combout ),
	.dataf(!\memin[20]~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~197 .extended_lut = "off";
defparam \memin[20]~197 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[20]~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N44
dffeas \A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \A[20] .is_wysiwyg = "true";
defparam \A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N51
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( \A[19]~DUPLICATE_q  & ( A[20] & ( (!\B[1]~_Duplicate_12DUPLICATE_q  & (((\B[0]~_Duplicate_14DUPLICATE_q ) # (A[21])))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (((!\B[0]~_Duplicate_14DUPLICATE_q )) # (A[18]))) ) ) ) # ( 
// !\A[19]~DUPLICATE_q  & ( A[20] & ( (!\B[1]~_Duplicate_12DUPLICATE_q  & (((\B[0]~_Duplicate_14DUPLICATE_q ) # (A[21])))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (A[18] & ((\B[0]~_Duplicate_14DUPLICATE_q )))) ) ) ) # ( \A[19]~DUPLICATE_q  & ( !A[20] & ( 
// (!\B[1]~_Duplicate_12DUPLICATE_q  & (((A[21] & !\B[0]~_Duplicate_14DUPLICATE_q )))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (((!\B[0]~_Duplicate_14DUPLICATE_q )) # (A[18]))) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( !A[20] & ( (!\B[1]~_Duplicate_12DUPLICATE_q  & 
// (((A[21] & !\B[0]~_Duplicate_14DUPLICATE_q )))) # (\B[1]~_Duplicate_12DUPLICATE_q  & (A[18] & ((\B[0]~_Duplicate_14DUPLICATE_q )))) ) ) )

	.dataa(!A[18]),
	.datab(!\B[1]~_Duplicate_12DUPLICATE_q ),
	.datac(!A[21]),
	.datad(!\B[0]~_Duplicate_14DUPLICATE_q ),
	.datae(!\A[19]~DUPLICATE_q ),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N54
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( \ShiftLeft0~27_combout  & ( \ShiftLeft0~24_combout  & ( ((!B[2] & (\ShiftLeft0~31_combout )) # (B[2] & ((\ShiftLeft0~32_combout )))) # (B[3]) ) ) ) # ( !\ShiftLeft0~27_combout  & ( \ShiftLeft0~24_combout  & ( (!B[3] & ((!B[2] & 
// (\ShiftLeft0~31_combout )) # (B[2] & ((\ShiftLeft0~32_combout ))))) # (B[3] & (((B[2])))) ) ) ) # ( \ShiftLeft0~27_combout  & ( !\ShiftLeft0~24_combout  & ( (!B[3] & ((!B[2] & (\ShiftLeft0~31_combout )) # (B[2] & ((\ShiftLeft0~32_combout ))))) # (B[3] & 
// (((!B[2])))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !\ShiftLeft0~24_combout  & ( (!B[3] & ((!B[2] & (\ShiftLeft0~31_combout )) # (B[2] & ((\ShiftLeft0~32_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~31_combout ),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~32_combout ),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h202A707A252F757F;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N21
cyclonev_lcell_comb \memin[21]~174 (
// Equation(s):
// \memin[21]~174_combout  = ( \ShiftLeft0~58_combout  & ( (!B[4]) # (\ShiftLeft0~55_combout ) ) ) # ( !\ShiftLeft0~58_combout  & ( (\ShiftLeft0~55_combout  & B[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~55_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~174 .extended_lut = "off";
defparam \memin[21]~174 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \memin[21]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N51
cyclonev_lcell_comb \memin[21]~175 (
// Equation(s):
// \memin[21]~175_combout  = ( \ShiftRight0~17_combout  & ( \ShiftRight0~61_combout  ) ) # ( !\ShiftRight0~17_combout  & ( A[31] ) )

	.dataa(!A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftRight0~61_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~175 .extended_lut = "off";
defparam \memin[21]~175 .lut_mask = 64'h5555555500FF00FF;
defparam \memin[21]~175 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N42
cyclonev_lcell_comb \memin[21]~320 (
// Equation(s):
// \memin[21]~320_combout  = ( !\Selector17~0_combout  & ( (\Selector20~0_combout  & (A[21] & (B[21]))) ) ) # ( \Selector17~0_combout  & ( (!\Selector20~0_combout  & ((((\memin[21]~175_combout ))))) # (\Selector20~0_combout  & (((\memin[21]~174_combout  & 
// (!\ShiftRight0~7_combout ))))) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!A[21]),
	.datac(!\memin[21]~174_combout ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\memin[21]~175_combout ),
	.datag(!B[21]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~320 .extended_lut = "on";
defparam \memin[21]~320 .lut_mask = 64'h010105000101AFAA;
defparam \memin[21]~320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N18
cyclonev_lcell_comb \memin[21]~273 (
// Equation(s):
// \memin[21]~273_combout  = ( \memin[28]~38_combout  & ( \memin[21]~320_combout  ) ) # ( !\memin[28]~38_combout  & ( \memin[21]~320_combout  & ( (\WideOr32~0_combout  & !\regs~626_Duplicate_701 ) ) ) ) # ( \memin[28]~38_combout  & ( !\memin[21]~320_combout  
// & ( (\WideOr32~0_combout  & !\regs~626_Duplicate_701 ) ) ) ) # ( !\memin[28]~38_combout  & ( !\memin[21]~320_combout  & ( (\WideOr32~0_combout  & !\regs~626_Duplicate_701 ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr32~0_combout ),
	.datad(!\regs~626_Duplicate_701 ),
	.datae(!\memin[28]~38_combout ),
	.dataf(!\memin[21]~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~273 .extended_lut = "off";
defparam \memin[21]~273 .lut_mask = 64'h0F000F000F00FFFF;
defparam \memin[21]~273 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N54
cyclonev_lcell_comb \memin[21]~177 (
// Equation(s):
// \memin[21]~177_combout  = ( \memin[21]~176_combout  & ( \memin[21]~172_combout  & ( (((\memin[28]~38_combout  & \memin[21]~173_combout )) # (\memin[19]~0_combout )) # (\memin[21]~273_combout ) ) ) ) # ( !\memin[21]~176_combout  & ( \memin[21]~172_combout  
// & ( ((\memin[28]~38_combout  & \memin[21]~173_combout )) # (\memin[21]~273_combout ) ) ) ) # ( \memin[21]~176_combout  & ( !\memin[21]~172_combout  ) ) # ( !\memin[21]~176_combout  & ( !\memin[21]~172_combout  ) )

	.dataa(!\memin[21]~273_combout ),
	.datab(!\memin[28]~38_combout ),
	.datac(!\memin[21]~173_combout ),
	.datad(!\memin[19]~0_combout ),
	.datae(!\memin[21]~176_combout ),
	.dataf(!\memin[21]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~177 .extended_lut = "off";
defparam \memin[21]~177 .lut_mask = 64'hFFFFFFFF575757FF;
defparam \memin[21]~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N35
dffeas \A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \A[21] .is_wysiwyg = "true";
defparam \A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N36
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \B[1]~_Duplicate_8DUPLICATE_q  & ( \A[24]~DUPLICATE_q  & ( (\B[0]~_Duplicate_10 ) # (A[23]) ) ) ) # ( !\B[1]~_Duplicate_8DUPLICATE_q  & ( \A[24]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_10  & (A[21])) # (\B[0]~_Duplicate_10  & 
// ((A[22]))) ) ) ) # ( \B[1]~_Duplicate_8DUPLICATE_q  & ( !\A[24]~DUPLICATE_q  & ( (A[23] & !\B[0]~_Duplicate_10 ) ) ) ) # ( !\B[1]~_Duplicate_8DUPLICATE_q  & ( !\A[24]~DUPLICATE_q  & ( (!\B[0]~_Duplicate_10  & (A[21])) # (\B[0]~_Duplicate_10  & ((A[22]))) 
// ) ) )

	.dataa(!A[21]),
	.datab(!A[23]),
	.datac(!A[22]),
	.datad(!\B[0]~_Duplicate_10 ),
	.datae(!\B[1]~_Duplicate_8DUPLICATE_q ),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h550F3300550F33FF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N30
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( B[2] & ( \ShiftRight0~43_combout  & ( (!B[3] & ((\ShiftRight0~44_combout ))) # (B[3] & (A[31])) ) ) ) # ( !B[2] & ( \ShiftRight0~43_combout  & ( (B[3]) # (\ShiftRight0~48_combout ) ) ) ) # ( B[2] & ( !\ShiftRight0~43_combout  
// & ( (!B[3] & ((\ShiftRight0~44_combout ))) # (B[3] & (A[31])) ) ) ) # ( !B[2] & ( !\ShiftRight0~43_combout  & ( (\ShiftRight0~48_combout  & !B[3]) ) ) )

	.dataa(!\ShiftRight0~48_combout ),
	.datab(!B[3]),
	.datac(!A[31]),
	.datad(!\ShiftRight0~44_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h444403CF777703CF;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N0
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( A[10] & ( A[9] & ( (!\B[1]~_Duplicate_8 ) # ((!\B[0]~_Duplicate_10  & (A[11])) # (\B[0]~_Duplicate_10  & ((A[12])))) ) ) ) # ( !A[10] & ( A[9] & ( (!\B[1]~_Duplicate_8  & (((!\B[0]~_Duplicate_10 )))) # (\B[1]~_Duplicate_8  & 
// ((!\B[0]~_Duplicate_10  & (A[11])) # (\B[0]~_Duplicate_10  & ((A[12]))))) ) ) ) # ( A[10] & ( !A[9] & ( (!\B[1]~_Duplicate_8  & (((\B[0]~_Duplicate_10 )))) # (\B[1]~_Duplicate_8  & ((!\B[0]~_Duplicate_10  & (A[11])) # (\B[0]~_Duplicate_10  & ((A[12]))))) 
// ) ) ) # ( !A[10] & ( !A[9] & ( (\B[1]~_Duplicate_8  & ((!\B[0]~_Duplicate_10  & (A[11])) # (\B[0]~_Duplicate_10  & ((A[12]))))) ) ) )

	.dataa(!A[11]),
	.datab(!\B[1]~_Duplicate_8 ),
	.datac(!A[12]),
	.datad(!\B[0]~_Duplicate_10 ),
	.datae(!A[10]),
	.dataf(!A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N36
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \B[0]~DUPLICATE_q  & ( A[5] & ( (!B[1] & (A[6])) # (B[1] & ((A[8]))) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[5] & ( (!B[1]) # (A[7]) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[5] & ( (!B[1] & (A[6])) # (B[1] & ((A[8]))) ) ) ) # ( 
// !\B[0]~DUPLICATE_q  & ( !A[5] & ( (A[7] & B[1]) ) ) )

	.dataa(!A[7]),
	.datab(!A[6]),
	.datac(!B[1]),
	.datad(!A[8]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h0505303FF5F5303F;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N0
cyclonev_lcell_comb \ShiftRight0~62 (
// Equation(s):
// \ShiftRight0~62_combout  = ( \ShiftRight0~46_combout  & ( \ShiftRight0~52_combout  & ( (!B[2]) # ((!B[3] & (\ShiftRight0~45_combout )) # (B[3] & ((\ShiftRight0~47_combout )))) ) ) ) # ( !\ShiftRight0~46_combout  & ( \ShiftRight0~52_combout  & ( (!B[2] & 
// (((!B[3])))) # (B[2] & ((!B[3] & (\ShiftRight0~45_combout )) # (B[3] & ((\ShiftRight0~47_combout ))))) ) ) ) # ( \ShiftRight0~46_combout  & ( !\ShiftRight0~52_combout  & ( (!B[2] & (((B[3])))) # (B[2] & ((!B[3] & (\ShiftRight0~45_combout )) # (B[3] & 
// ((\ShiftRight0~47_combout ))))) ) ) ) # ( !\ShiftRight0~46_combout  & ( !\ShiftRight0~52_combout  & ( (B[2] & ((!B[3] & (\ShiftRight0~45_combout )) # (B[3] & ((\ShiftRight0~47_combout ))))) ) ) )

	.dataa(!\ShiftRight0~45_combout ),
	.datab(!\ShiftRight0~47_combout ),
	.datac(!B[2]),
	.datad(!B[3]),
	.datae(!\ShiftRight0~46_combout ),
	.dataf(!\ShiftRight0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~62 .extended_lut = "off";
defparam \ShiftRight0~62 .lut_mask = 64'h050305F3F503F5F3;
defparam \ShiftRight0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N54
cyclonev_lcell_comb \memin[5]~324 (
// Equation(s):
// \memin[5]~324_combout  = ( !\Selector20~0_combout  & ( (!\ShiftRight0~7_combout  & (((!B[4] & ((\ShiftRight0~62_combout ))) # (B[4] & (\ShiftRight0~61_combout ))))) # (\ShiftRight0~7_combout  & ((((A[31]))))) ) ) # ( \Selector20~0_combout  & ( 
// (((\ShiftLeft0~55_combout  & (!B[4] & !\ShiftRight0~7_combout )))) ) )

	.dataa(!\ShiftRight0~61_combout ),
	.datab(!\ShiftRight0~62_combout ),
	.datac(!\ShiftLeft0~55_combout ),
	.datad(!B[4]),
	.datae(!\Selector20~0_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(!A[31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~324 .extended_lut = "on";
defparam \memin[5]~324 .lut_mask = 64'h33550F000F0F0000;
defparam \memin[5]~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N0
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~10  = CARRY(( B[0] ) + ( A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[0]),
	.datad(!B[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N3
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( B[1] ) + ( A[1] ) + ( \Add1~10  ))
// \Add1~38  = CARRY(( B[1] ) + ( A[1] ) + ( \Add1~10  ))

	.dataa(!A[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N6
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( B[2] ) + ( A[2] ) + ( \Add1~38  ))
// \Add1~18  = CARRY(( B[2] ) + ( A[2] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[2]),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N9
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( B[3] ) + ( A[3] ) + ( \Add1~18  ))
// \Add1~2  = CARRY(( B[3] ) + ( A[3] ) + ( \Add1~18  ))

	.dataa(!A[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( B[4] ) + ( A[4] ) + ( \Add1~2  ))
// \Add1~94  = CARRY(( B[4] ) + ( A[4] ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!A[4]),
	.datac(gnd),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N15
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( B[5] ) + ( A[5] ) + ( \Add1~94  ))
// \Add1~102  = CARRY(( B[5] ) + ( A[5] ) + ( \Add1~94  ))

	.dataa(!A[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \memin[5]~328 (
// Equation(s):
// \memin[5]~328_combout  = ( !\Selector18~0_combout  & ( (!\Selector19~0_combout  & ((!\Selector20~0_combout  & (((\Add1~101_sumout )))) # (\Selector20~0_combout  & (B[5] & ((A[5])))))) ) ) # ( \Selector18~0_combout  & ( (!\Selector19~0_combout  & 
// ((!\Selector20~0_combout  & (((\Add2~101_sumout )))) # (\Selector20~0_combout  & ((!B[5]) # ((!A[5])))))) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!B[5]),
	.datac(!\Add2~101_sumout ),
	.datad(!A[5]),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Selector20~0_combout ),
	.datag(!\Add1~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~328 .extended_lut = "on";
defparam \memin[5]~328 .lut_mask = 64'h0A0A0A0A0022AA88;
defparam \memin[5]~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N18
cyclonev_lcell_comb \memin[5]~163 (
// Equation(s):
// \memin[5]~163_combout  = ( \memin[5]~324_combout  & ( \memin[5]~328_combout  & ( (!\memin[19]~0_combout  & !\memin[3]~2_combout ) ) ) ) # ( !\memin[5]~324_combout  & ( \memin[5]~328_combout  & ( !\memin[19]~0_combout  ) ) ) # ( \memin[5]~324_combout  & ( 
// !\memin[5]~328_combout  & ( (!\memin[3]~2_combout  & ((!\memin[19]~0_combout ) # (!\memin[5]~162_combout ))) ) ) ) # ( !\memin[5]~324_combout  & ( !\memin[5]~328_combout  & ( (!\memin[19]~0_combout ) # (!\memin[5]~162_combout ) ) ) )

	.dataa(!\memin[19]~0_combout ),
	.datab(gnd),
	.datac(!\memin[5]~162_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(!\memin[5]~324_combout ),
	.dataf(!\memin[5]~328_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~163 .extended_lut = "off";
defparam \memin[5]~163 .lut_mask = 64'hFAFAFA00AAAAAA00;
defparam \memin[5]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N24
cyclonev_lcell_comb \memin[5]~161 (
// Equation(s):
// \memin[5]~161_combout  = ( PC[5] & ( (!IR[13] & (((\Decoder3~0_combout  & \DrPC~0_combout )))) # (IR[13] & (((\Decoder3~0_combout  & \DrPC~0_combout )) # (\WideOr30~0_combout ))) ) ) # ( !PC[5] & ( (IR[13] & \WideOr30~0_combout ) ) )

	.dataa(!IR[13]),
	.datab(!\WideOr30~0_combout ),
	.datac(!\Decoder3~0_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(!PC[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~161 .extended_lut = "off";
defparam \memin[5]~161 .lut_mask = 64'h1111111F1111111F;
defparam \memin[5]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y28_N13
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N18
cyclonev_lcell_comb \MemVal~9 (
// Equation(s):
// \MemVal~9_combout  = ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[40] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~9 .extended_lut = "off";
defparam \MemVal~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \MemVal~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N22
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N43
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[5]~164_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[5]~164_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000045510EC7081202070C004200200000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N24
cyclonev_lcell_comb \MemVal~8 (
// Equation(s):
// \MemVal~8_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\dmem~6_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & ((\dmem~6_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & ((\dmem~6_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & \dmem~6_q ) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~6_q ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~8 .extended_lut = "off";
defparam \MemVal~8 .lut_mask = 64'h00CC03CF30FC33FF;
defparam \MemVal~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N42
cyclonev_lcell_comb \memin[5]~159 (
// Equation(s):
// \memin[5]~159_combout  = ( \memin[5]~23_combout  & ( \Equal3~0_combout  & ( \SW[5]~input_o  ) ) ) # ( \memin[5]~23_combout  & ( !\Equal3~0_combout  & ( (!\MemVal~9_combout  & (dmem_rtl_0_bypass[39])) # (\MemVal~9_combout  & ((\MemVal~8_combout ))) ) ) )

	.dataa(!\MemVal~9_combout ),
	.datab(!dmem_rtl_0_bypass[39]),
	.datac(!\MemVal~8_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(!\memin[5]~23_combout ),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~159 .extended_lut = "off";
defparam \memin[5]~159 .lut_mask = 64'h00002727000000FF;
defparam \memin[5]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N2
dffeas \regs~293 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~293 .is_wysiwyg = "true";
defparam \regs~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N10
dffeas \regs~37 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~37 .is_wysiwyg = "true";
defparam \regs~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N46
dffeas \regs~421 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~421 .is_wysiwyg = "true";
defparam \regs~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N8
dffeas \regs~165 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~165 .is_wysiwyg = "true";
defparam \regs~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \regs~543 (
// Equation(s):
// \regs~543_combout  = ( \regs~165_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~293_q )) # (\Selector13~5_combout  & ((\regs~421_q ))) ) ) ) # ( !\regs~165_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~293_q )) # 
// (\Selector13~5_combout  & ((\regs~421_q ))) ) ) ) # ( \regs~165_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~37_q ) ) ) ) # ( !\regs~165_q  & ( !\Selector12~5_combout  & ( (\regs~37_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~293_q ),
	.datab(!\regs~37_q ),
	.datac(!\regs~421_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~165_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~543 .extended_lut = "off";
defparam \regs~543 .lut_mask = 64'h330033FF550F550F;
defparam \regs~543 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N2
dffeas \regs~261 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~261 .is_wysiwyg = "true";
defparam \regs~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y25_N48
cyclonev_lcell_comb \regs~5feeder (
// Equation(s):
// \regs~5feeder_combout  = ( \memin[5]~164_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~5feeder .extended_lut = "off";
defparam \regs~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y25_N49
dffeas \regs~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~5 .is_wysiwyg = "true";
defparam \regs~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N53
dffeas \regs~389 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~389 .is_wysiwyg = "true";
defparam \regs~389 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N8
dffeas \regs~133 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~133 .is_wysiwyg = "true";
defparam \regs~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N6
cyclonev_lcell_comb \regs~542 (
// Equation(s):
// \regs~542_combout  = ( \regs~133_q  & ( \Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & (\regs~261_q )) # (\Selector13~5_Duplicate_7  & ((\regs~389_q ))) ) ) ) # ( !\regs~133_q  & ( \Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  
// & (\regs~261_q )) # (\Selector13~5_Duplicate_7  & ((\regs~389_q ))) ) ) ) # ( \regs~133_q  & ( !\Selector12~5_Duplicate_9  & ( (\Selector13~5_Duplicate_7 ) # (\regs~5_q ) ) ) ) # ( !\regs~133_q  & ( !\Selector12~5_Duplicate_9  & ( (\regs~5_q  & 
// !\Selector13~5_Duplicate_7 ) ) ) )

	.dataa(!\regs~261_q ),
	.datab(!\regs~5_q ),
	.datac(!\regs~389_q ),
	.datad(!\Selector13~5_Duplicate_7 ),
	.datae(!\regs~133_q ),
	.dataf(!\Selector12~5_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~542 .extended_lut = "off";
defparam \regs~542 .lut_mask = 64'h330033FF550F550F;
defparam \regs~542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N16
dffeas \regs~325 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~325 .is_wysiwyg = "true";
defparam \regs~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N14
dffeas \regs~69 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~69 .is_wysiwyg = "true";
defparam \regs~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \regs~453 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~453 .is_wysiwyg = "true";
defparam \regs~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N47
dffeas \regs~197 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~197 .is_wysiwyg = "true";
defparam \regs~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N45
cyclonev_lcell_comb \regs~544 (
// Equation(s):
// \regs~544_combout  = ( \regs~197_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~325_q )) # (\Selector13~5_combout  & ((\regs~453_q ))) ) ) ) # ( !\regs~197_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~325_q )) # 
// (\Selector13~5_combout  & ((\regs~453_q ))) ) ) ) # ( \regs~197_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~69_q ) ) ) ) # ( !\regs~197_q  & ( !\Selector12~5_combout  & ( (\regs~69_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~325_q ),
	.datab(!\regs~69_q ),
	.datac(!\Selector13~5_combout ),
	.datad(!\regs~453_q ),
	.datae(!\regs~197_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~544 .extended_lut = "off";
defparam \regs~544 .lut_mask = 64'h30303F3F505F505F;
defparam \regs~544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N58
dffeas \regs~357 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~357 .is_wysiwyg = "true";
defparam \regs~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N7
dffeas \regs~101 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~101 .is_wysiwyg = "true";
defparam \regs~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \regs~485 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~485 .is_wysiwyg = "true";
defparam \regs~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N35
dffeas \regs~229 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~229 .is_wysiwyg = "true";
defparam \regs~229 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N33
cyclonev_lcell_comb \regs~545 (
// Equation(s):
// \regs~545_combout  = ( \regs~229_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~357_q )) # (\Selector13~5_combout  & ((\regs~485_q ))) ) ) ) # ( !\regs~229_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~357_q )) # 
// (\Selector13~5_combout  & ((\regs~485_q ))) ) ) ) # ( \regs~229_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~101_q ) ) ) ) # ( !\regs~229_q  & ( !\Selector12~5_combout  & ( (\regs~101_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~357_q ),
	.datab(!\regs~101_q ),
	.datac(!\regs~485_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~229_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~545 .extended_lut = "off";
defparam \regs~545 .lut_mask = 64'h330033FF550F550F;
defparam \regs~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N21
cyclonev_lcell_comb \regs~546 (
// Equation(s):
// \regs~546_combout  = ( \regs~544_combout  & ( \regs~545_combout  & ( (!\Selector14~5_combout  & ((!\Selector15~5_combout  & ((!\regs~542_combout ))) # (\Selector15~5_combout  & (!\regs~543_combout )))) ) ) ) # ( !\regs~544_combout  & ( \regs~545_combout  
// & ( (!\Selector15~5_combout  & (((!\regs~542_combout ) # (\Selector14~5_combout )))) # (\Selector15~5_combout  & (!\regs~543_combout  & (!\Selector14~5_combout ))) ) ) ) # ( \regs~544_combout  & ( !\regs~545_combout  & ( (!\Selector15~5_combout  & 
// (((!\Selector14~5_combout  & !\regs~542_combout )))) # (\Selector15~5_combout  & ((!\regs~543_combout ) # ((\Selector14~5_combout )))) ) ) ) # ( !\regs~544_combout  & ( !\regs~545_combout  & ( ((!\Selector15~5_combout  & ((!\regs~542_combout ))) # 
// (\Selector15~5_combout  & (!\regs~543_combout ))) # (\Selector14~5_combout ) ) ) )

	.dataa(!\regs~543_combout ),
	.datab(!\Selector15~5_combout ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~542_combout ),
	.datae(!\regs~544_combout ),
	.dataf(!\regs~545_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~546 .extended_lut = "off";
defparam \regs~546 .lut_mask = 64'hEF2FE323EC2CE020;
defparam \regs~546 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N54
cyclonev_lcell_comb \memin[5]~164 (
// Equation(s):
// \memin[5]~164_combout  = ( \memin[5]~159_combout  & ( \regs~546_combout  ) ) # ( !\memin[5]~159_combout  & ( \regs~546_combout  & ( ((!\memin[5]~163_combout ) # (\memin[5]~161_combout )) # (\memin[5]~160_combout ) ) ) ) # ( \memin[5]~159_combout  & ( 
// !\regs~546_combout  ) ) # ( !\memin[5]~159_combout  & ( !\regs~546_combout  & ( ((!\memin[5]~163_combout ) # ((\memin[5]~161_combout ) # (\WideOr32~0_combout ))) # (\memin[5]~160_combout ) ) ) )

	.dataa(!\memin[5]~160_combout ),
	.datab(!\memin[5]~163_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\memin[5]~161_combout ),
	.datae(!\memin[5]~159_combout ),
	.dataf(!\regs~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~164 .extended_lut = "off";
defparam \memin[5]~164 .lut_mask = 64'hDFFFFFFFDDFFFFFF;
defparam \memin[5]~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N53
dffeas \MAR[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~164_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[5] .is_wysiwyg = "true";
defparam \MAR[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[22]~214_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y27_N56
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~214_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[22]~214_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025208A029055E0048040000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N54
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(!\dmem~23_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N50
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N15
cyclonev_lcell_comb \memin[22]~56 (
// Equation(s):
// \memin[22]~56_combout  = ( PC[22] & ( (\Decoder3~0_combout  & \DrPC~0_combout ) ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~56 .extended_lut = "off";
defparam \memin[22]~56 .lut_mask = 64'h0000000005050505;
defparam \memin[22]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N2
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N57
cyclonev_lcell_comb \dmem~46 (
// Equation(s):
// \dmem~46_combout  = (!\dmem~42_combout  & dmem_rtl_0_bypass[74])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem~42_combout ),
	.datad(!dmem_rtl_0_bypass[74]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~46 .extended_lut = "off";
defparam \dmem~46 .lut_mask = 64'h00F000F000F000F0;
defparam \dmem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N42
cyclonev_lcell_comb \memin[22]~57 (
// Equation(s):
// \memin[22]~57_combout  = ( \memin[31]~9_combout  & ( \dmem~46_combout  & ( (!\memin[17]~55_combout  & (!\dmem~45_combout  & !\memin[22]~56_combout )) ) ) ) # ( !\memin[31]~9_combout  & ( \dmem~46_combout  & ( (!\memin[17]~55_combout  & 
// !\memin[22]~56_combout ) ) ) ) # ( \memin[31]~9_combout  & ( !\dmem~46_combout  & ( (!dmem_rtl_0_bypass[73] & (!\memin[17]~55_combout  & !\memin[22]~56_combout )) ) ) ) # ( !\memin[31]~9_combout  & ( !\dmem~46_combout  & ( (!\memin[17]~55_combout  & 
// !\memin[22]~56_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[73]),
	.datab(!\memin[17]~55_combout ),
	.datac(!\dmem~45_combout ),
	.datad(!\memin[22]~56_combout ),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\dmem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~57 .extended_lut = "off";
defparam \memin[22]~57 .lut_mask = 64'hCC008800CC00C000;
defparam \memin[22]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N3
cyclonev_lcell_comb \memin[22]~214 (
// Equation(s):
// \memin[22]~214_combout  = ( \memin[22]~213_combout  ) # ( !\memin[22]~213_combout  & ( (!\memin[22]~57_combout ) # ((\WideOr32~0_combout  & \regs~621_combout )) ) )

	.dataa(gnd),
	.datab(!\memin[22]~57_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\regs~621_combout ),
	.datae(gnd),
	.dataf(!\memin[22]~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~214 .extended_lut = "off";
defparam \memin[22]~214 .lut_mask = 64'hCCCFCCCFFFFFFFFF;
defparam \memin[22]~214 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N0
cyclonev_lcell_comb \MAR[22]~feeder (
// Equation(s):
// \MAR[22]~feeder_combout  = ( \memin[22]~214_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MAR[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MAR[22]~feeder .extended_lut = "off";
defparam \MAR[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MAR[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N2
dffeas \MAR[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MAR[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[22]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[22] .is_wysiwyg = "true";
defparam \MAR[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N18
cyclonev_lcell_comb \MemWE~2 (
// Equation(s):
// \MemWE~2_combout  = ( !MAR[20] & ( !MAR[25] & ( (!MAR[22] & (!MAR[21] & (!MAR[23] & !MAR[24]))) ) ) )

	.dataa(!MAR[22]),
	.datab(!MAR[21]),
	.datac(!MAR[23]),
	.datad(!MAR[24]),
	.datae(!MAR[20]),
	.dataf(!MAR[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~2 .extended_lut = "off";
defparam \MemWE~2 .lut_mask = 64'h8000000000000000;
defparam \MemWE~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !MAR[4] & ( !MAR[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!MAR[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'hF0F0F0F000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N3
cyclonev_lcell_comb \dmem~79 (
// Equation(s):
// \dmem~79_combout  = ( !MAR[12] & ( (!MAR[14] & (!MAR[13] & !MAR[5])) ) )

	.dataa(!MAR[14]),
	.datab(!MAR[13]),
	.datac(!MAR[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~79 .extended_lut = "off";
defparam \dmem~79 .lut_mask = 64'h8080808000000000;
defparam \dmem~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N51
cyclonev_lcell_comb \dmem~80 (
// Equation(s):
// \dmem~80_combout  = ( \dmem~79_combout  & ( \dmem~34_combout  & ( (\dmem~33_combout  & (!MAR[8] & (!MAR[9] & !MAR[6]))) ) ) )

	.dataa(!\dmem~33_combout ),
	.datab(!MAR[8]),
	.datac(!MAR[9]),
	.datad(!MAR[6]),
	.datae(!\dmem~79_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~80 .extended_lut = "off";
defparam \dmem~80 .lut_mask = 64'h0000000000004000;
defparam \dmem~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N48
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \Decoder2~0_combout  & ( state[2] & ( (!state[5] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (state[4] & state[3]))) ) ) )

	.dataa(!state[5]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!state[4]),
	.datad(!state[3]),
	.datae(!\Decoder2~0_combout ),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000000000002;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \dmem~81 (
// Equation(s):
// \dmem~81_combout  = ( \dmem~80_combout  & ( \MemWE~0_combout  & ( (\MemWE~1_combout  & (\MemWE~3_combout  & (!MAR[15] & \MemWE~2_combout ))) ) ) )

	.dataa(!\MemWE~1_combout ),
	.datab(!\MemWE~3_combout ),
	.datac(!MAR[15]),
	.datad(!\MemWE~2_combout ),
	.datae(!\dmem~80_combout ),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~81 .extended_lut = "off";
defparam \dmem~81 .lut_mask = 64'h0000000000000010;
defparam \dmem~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N32
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y34_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[12]~233_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280000022209000004120C08020000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[12]~233_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N39
cyclonev_lcell_comb \dmem~55 (
// Equation(s):
// \dmem~55_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q  & (((\dmem~13_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q  & (((\dmem~13_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~13_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~55 .extended_lut = "off";
defparam \dmem~55 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \dmem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N54
cyclonev_lcell_comb \memin[12]~118 (
// Equation(s):
// \memin[12]~118_combout  = ( \memin[31]~9_combout  & ( \dmem~55_combout  & ( ((!\dmem~42_combout  & dmem_rtl_0_bypass[54])) # (dmem_rtl_0_bypass[53]) ) ) ) # ( \memin[31]~9_combout  & ( !\dmem~55_combout  & ( (dmem_rtl_0_bypass[53] & 
// ((!dmem_rtl_0_bypass[54]) # (\dmem~42_combout ))) ) ) )

	.dataa(!\dmem~42_combout ),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[54]),
	.datad(!dmem_rtl_0_bypass[53]),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\dmem~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~118 .extended_lut = "off";
defparam \memin[12]~118 .lut_mask = 64'h000000F500000AFF;
defparam \memin[12]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N21
cyclonev_lcell_comb \memin[12]~119 (
// Equation(s):
// \memin[12]~119_combout  = ( IR[20] & ( ((\Decoder3~0_combout  & (PC[12] & \DrPC~0_combout ))) # (\WideOr30~0_combout ) ) ) # ( !IR[20] & ( (\Decoder3~0_combout  & (PC[12] & \DrPC~0_combout )) ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(!\WideOr30~0_combout ),
	.datac(!PC[12]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!IR[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~119 .extended_lut = "off";
defparam \memin[12]~119 .lut_mask = 64'h0005000533373337;
defparam \memin[12]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N15
cyclonev_lcell_comb \memin[12]~232 (
// Equation(s):
// \memin[12]~232_combout  = ( \ShOff~1_combout  & ( (!\memin[12]~119_combout  & ((\WideOr30~0_combout ) # (IR[18]))) ) ) # ( !\ShOff~1_combout  & ( !\memin[12]~119_combout  ) )

	.dataa(!IR[18]),
	.datab(gnd),
	.datac(!\memin[12]~119_combout ),
	.datad(!\WideOr30~0_combout ),
	.datae(gnd),
	.dataf(!\ShOff~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~232 .extended_lut = "off";
defparam \memin[12]~232 .lut_mask = 64'hF0F0F0F050F050F0;
defparam \memin[12]~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N24
cyclonev_lcell_comb \memin[18]~278 (
// Equation(s):
// \memin[18]~278_combout  = ( \WideOr23~3_combout  & ( \memin[8]~63_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[8]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~278 .extended_lut = "off";
defparam \memin[18]~278 .lut_mask = 64'h000000000F0F0F0F;
defparam \memin[18]~278 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N21
cyclonev_lcell_comb \memin[12]~121 (
// Equation(s):
// \memin[12]~121_combout  = ( \WideOr23~3_combout  & ( \Selector20~0_combout  & ( (\memin[8]~64_combout  & (!B[12] $ (!A[12] $ (\Selector18~0_combout )))) ) ) ) # ( \WideOr23~3_combout  & ( !\Selector20~0_combout  & ( (\memin[8]~64_combout  & 
// (!\Selector18~0_combout  $ (((!B[12] & !A[12]))))) ) ) )

	.dataa(!B[12]),
	.datab(!A[12]),
	.datac(!\Selector18~0_combout ),
	.datad(!\memin[8]~64_combout ),
	.datae(!\WideOr23~3_combout ),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~121 .extended_lut = "off";
defparam \memin[12]~121 .lut_mask = 64'h0000007800000069;
defparam \memin[12]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N36
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( B[12] ) + ( A[12] ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( B[12] ) + ( A[12] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[12]),
	.datad(!B[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \memin[12]~344 (
// Equation(s):
// \memin[12]~344_combout  = ( !\Selector20~0_combout  & ( ((\WideOr23~3_combout  & (\Add1~65_sumout  & (\memin[8]~63_combout  & !\Selector18~0_combout )))) ) ) # ( \Selector20~0_combout  & ( (\WideOr23~3_combout  & (\memin[8]~63_combout  & 
// (!\Selector18~0_combout  $ (((!B[12]) # (!A[12])))))) ) )

	.dataa(!B[12]),
	.datab(!\WideOr23~3_combout ),
	.datac(!A[12]),
	.datad(!\memin[8]~63_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\Selector18~0_combout ),
	.datag(!\Add1~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~344 .extended_lut = "on";
defparam \memin[12]~344 .lut_mask = 64'h0003000100000032;
defparam \memin[12]~344 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N45
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \ShiftRight0~26_combout  & ( \ShiftRight0~18_combout  & ( (!B[3]) # ((!B[2] & (\ShiftRight0~19_combout )) # (B[2] & ((\ShiftRight0~20_combout )))) ) ) ) # ( !\ShiftRight0~26_combout  & ( \ShiftRight0~18_combout  & ( (!B[3] & 
// (B[2])) # (B[3] & ((!B[2] & (\ShiftRight0~19_combout )) # (B[2] & ((\ShiftRight0~20_combout ))))) ) ) ) # ( \ShiftRight0~26_combout  & ( !\ShiftRight0~18_combout  & ( (!B[3] & (!B[2])) # (B[3] & ((!B[2] & (\ShiftRight0~19_combout )) # (B[2] & 
// ((\ShiftRight0~20_combout ))))) ) ) ) # ( !\ShiftRight0~26_combout  & ( !\ShiftRight0~18_combout  & ( (B[3] & ((!B[2] & (\ShiftRight0~19_combout )) # (B[2] & ((\ShiftRight0~20_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!B[2]),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N6
cyclonev_lcell_comb \memin[12]~294 (
// Equation(s):
// \memin[12]~294_combout  = ( \ShiftRight0~58_combout  & ( \ShiftRight0~7_combout  & ( A[31] ) ) ) # ( !\ShiftRight0~58_combout  & ( \ShiftRight0~7_combout  & ( A[31] ) ) ) # ( \ShiftRight0~58_combout  & ( !\ShiftRight0~7_combout  & ( (!B[4]) # 
// ((!\ShiftLeft0~1_combout  & (A[31])) # (\ShiftLeft0~1_combout  & ((\ShiftRight0~21_combout )))) ) ) ) # ( !\ShiftRight0~58_combout  & ( !\ShiftRight0~7_combout  & ( (B[4] & ((!\ShiftLeft0~1_combout  & (A[31])) # (\ShiftLeft0~1_combout  & 
// ((\ShiftRight0~21_combout ))))) ) ) )

	.dataa(!A[31]),
	.datab(!\ShiftRight0~21_combout ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!B[4]),
	.datae(!\ShiftRight0~58_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~294 .extended_lut = "off";
defparam \memin[12]~294 .lut_mask = 64'h0053FF5355555555;
defparam \memin[12]~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N24
cyclonev_lcell_comb \memin[12]~295 (
// Equation(s):
// \memin[12]~295_combout  = ( \ShiftLeft0~41_combout  & ( \memin[12]~294_combout  & ( (\memin[3]~2_combout  & ((!\Selector20~0_combout ) # ((!B[4] & !\ShiftRight0~7_combout )))) ) ) ) # ( !\ShiftLeft0~41_combout  & ( \memin[12]~294_combout  & ( 
// (!\Selector20~0_combout  & \memin[3]~2_combout ) ) ) ) # ( \ShiftLeft0~41_combout  & ( !\memin[12]~294_combout  & ( (\Selector20~0_combout  & (!B[4] & (\memin[3]~2_combout  & !\ShiftRight0~7_combout ))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!B[4]),
	.datac(!\memin[3]~2_combout ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\ShiftLeft0~41_combout ),
	.dataf(!\memin[12]~294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~295 .extended_lut = "off";
defparam \memin[12]~295 .lut_mask = 64'h000004000A0A0E0A;
defparam \memin[12]~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \memin[12]~122 (
// Equation(s):
// \memin[12]~122_combout  = ( !\memin[12]~344_combout  & ( !\memin[12]~295_combout  & ( (!\memin[12]~121_combout  & ((!\memin[18]~278_combout ) # ((!\Add2~65_sumout ) # (!\memin[31]~13_combout )))) ) ) )

	.dataa(!\memin[18]~278_combout ),
	.datab(!\Add2~65_sumout ),
	.datac(!\memin[12]~121_combout ),
	.datad(!\memin[31]~13_combout ),
	.datae(!\memin[12]~344_combout ),
	.dataf(!\memin[12]~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~122 .extended_lut = "off";
defparam \memin[12]~122 .lut_mask = 64'hF0E0000000000000;
defparam \memin[12]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N27
cyclonev_lcell_comb \memin[12]~233 (
// Equation(s):
// \memin[12]~233_combout  = ( \memin[12]~122_combout  & ( ((!\memin[12]~232_combout ) # ((\WideOr32~0_combout  & \regs~591_combout ))) # (\memin[12]~118_combout ) ) ) # ( !\memin[12]~122_combout  )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\memin[12]~118_combout ),
	.datac(!\memin[12]~232_combout ),
	.datad(!\regs~591_combout ),
	.datae(gnd),
	.dataf(!\memin[12]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~233 .extended_lut = "off";
defparam \memin[12]~233 .lut_mask = 64'hFFFFFFFFF3F7F3F7;
defparam \memin[12]~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N43
dffeas \regs~236 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~236 .is_wysiwyg = "true";
defparam \regs~236 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y22_N12
cyclonev_lcell_comb \regs~140feeder (
// Equation(s):
// \regs~140feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~140feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~140feeder .extended_lut = "off";
defparam \regs~140feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~140feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N13
dffeas \regs~140 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~140 .is_wysiwyg = "true";
defparam \regs~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \regs~204feeder (
// Equation(s):
// \regs~204feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~204feeder .extended_lut = "off";
defparam \regs~204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N49
dffeas \regs~204 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~204 .is_wysiwyg = "true";
defparam \regs~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N20
dffeas \regs~172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~172 .is_wysiwyg = "true";
defparam \regs~172 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \regs~588 (
// Equation(s):
// \regs~588_combout  = ( \regs~172_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~236_q ) ) ) ) # ( !\regs~172_q  & ( \Selector15~5_combout  & ( (\regs~236_q  & \Selector14~5_combout ) ) ) ) # ( \regs~172_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & (\regs~140_q )) # (\Selector14~5_combout  & ((\regs~204_q ))) ) ) ) # ( !\regs~172_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~140_q )) # (\Selector14~5_combout  & ((\regs~204_q ))) ) ) )

	.dataa(!\regs~236_q ),
	.datab(!\regs~140_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~204_q ),
	.datae(!\regs~172_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~588 .extended_lut = "off";
defparam \regs~588 .lut_mask = 64'h303F303F0505F5F5;
defparam \regs~588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N35
dffeas \regs~332 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~332 .is_wysiwyg = "true";
defparam \regs~332 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N30
cyclonev_lcell_comb \regs~268feeder (
// Equation(s):
// \regs~268feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~268feeder .extended_lut = "off";
defparam \regs~268feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~268feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N31
dffeas \regs~268 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~268 .is_wysiwyg = "true";
defparam \regs~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \regs~364feeder (
// Equation(s):
// \regs~364feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~364feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~364feeder .extended_lut = "off";
defparam \regs~364feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~364feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N28
dffeas \regs~364 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~364 .is_wysiwyg = "true";
defparam \regs~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N14
dffeas \regs~300 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~300 .is_wysiwyg = "true";
defparam \regs~300 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \regs~589 (
// Equation(s):
// \regs~589_combout  = ( \regs~300_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~332_q )) # (\Selector15~5_combout  & ((\regs~364_q ))) ) ) ) # ( !\regs~300_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~332_q )) # 
// (\Selector15~5_combout  & ((\regs~364_q ))) ) ) ) # ( \regs~300_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~268_q ) ) ) ) # ( !\regs~300_q  & ( !\Selector14~5_combout  & ( (\regs~268_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~332_q ),
	.datab(!\regs~268_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~364_q ),
	.datae(!\regs~300_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~589 .extended_lut = "off";
defparam \regs~589 .lut_mask = 64'h30303F3F505F505F;
defparam \regs~589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \regs~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~12 .is_wysiwyg = "true";
defparam \regs~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N47
dffeas \regs~108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~108 .is_wysiwyg = "true";
defparam \regs~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \regs~76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~76 .is_wysiwyg = "true";
defparam \regs~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N56
dffeas \regs~44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~44 .is_wysiwyg = "true";
defparam \regs~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \regs~587 (
// Equation(s):
// \regs~587_combout  = ( \regs~44_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~108_q ) ) ) ) # ( !\regs~44_q  & ( \Selector15~5_combout  & ( (\regs~108_q  & \Selector14~5_combout ) ) ) ) # ( \regs~44_q  & ( !\Selector15~5_combout  & 
// ( (!\Selector14~5_combout  & (\regs~12_q )) # (\Selector14~5_combout  & ((\regs~76_q ))) ) ) ) # ( !\regs~44_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~12_q )) # (\Selector14~5_combout  & ((\regs~76_q ))) ) ) )

	.dataa(!\regs~12_q ),
	.datab(!\regs~108_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~76_q ),
	.datae(!\regs~44_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~587 .extended_lut = "off";
defparam \regs~587 .lut_mask = 64'h505F505F0303F3F3;
defparam \regs~587 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \regs~396feeder (
// Equation(s):
// \regs~396feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~396feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~396feeder .extended_lut = "off";
defparam \regs~396feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~396feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N55
dffeas \regs~396 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~396 .is_wysiwyg = "true";
defparam \regs~396 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N54
cyclonev_lcell_comb \regs~428feeder (
// Equation(s):
// \regs~428feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~428feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~428feeder .extended_lut = "off";
defparam \regs~428feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~428feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N55
dffeas \regs~428 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~428feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~428 .is_wysiwyg = "true";
defparam \regs~428 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N0
cyclonev_lcell_comb \regs~460feeder (
// Equation(s):
// \regs~460feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~460feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~460feeder .extended_lut = "off";
defparam \regs~460feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~460feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \regs~460 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~460 .is_wysiwyg = "true";
defparam \regs~460 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N45
cyclonev_lcell_comb \regs~492feeder (
// Equation(s):
// \regs~492feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~492feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~492feeder .extended_lut = "off";
defparam \regs~492feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~492feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N46
dffeas \regs~492 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~492feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~492 .is_wysiwyg = "true";
defparam \regs~492 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \regs~590 (
// Equation(s):
// \regs~590_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~492_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~460_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~428_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~396_q  ) ) )

	.dataa(!\regs~396_q ),
	.datab(!\regs~428_q ),
	.datac(!\regs~460_q ),
	.datad(!\regs~492_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~590 .extended_lut = "off";
defparam \regs~590 .lut_mask = 64'h555533330F0F00FF;
defparam \regs~590 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \regs~591 (
// Equation(s):
// \regs~591_combout  = ( \regs~587_combout  & ( \regs~590_combout  & ( (!\Selector12~5_combout  & ((!\Selector13~5_combout ) # ((\regs~588_combout )))) # (\Selector12~5_combout  & (((\regs~589_combout )) # (\Selector13~5_combout ))) ) ) ) # ( 
// !\regs~587_combout  & ( \regs~590_combout  & ( (!\Selector12~5_combout  & (\Selector13~5_combout  & (\regs~588_combout ))) # (\Selector12~5_combout  & (((\regs~589_combout )) # (\Selector13~5_combout ))) ) ) ) # ( \regs~587_combout  & ( !\regs~590_combout 
//  & ( (!\Selector12~5_combout  & ((!\Selector13~5_combout ) # ((\regs~588_combout )))) # (\Selector12~5_combout  & (!\Selector13~5_combout  & ((\regs~589_combout )))) ) ) ) # ( !\regs~587_combout  & ( !\regs~590_combout  & ( (!\Selector12~5_combout  & 
// (\Selector13~5_combout  & (\regs~588_combout ))) # (\Selector12~5_combout  & (!\Selector13~5_combout  & ((\regs~589_combout )))) ) ) )

	.dataa(!\Selector12~5_combout ),
	.datab(!\Selector13~5_combout ),
	.datac(!\regs~588_combout ),
	.datad(!\regs~589_combout ),
	.datae(!\regs~587_combout ),
	.dataf(!\regs~590_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~591 .extended_lut = "off";
defparam \regs~591 .lut_mask = 64'h02468ACE13579BDF;
defparam \regs~591 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N30
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N12
cyclonev_lcell_comb \memin[12]~120 (
// Equation(s):
// \memin[12]~120_combout  = ( \ShOff~1_combout  & ( (!\memin[12]~119_combout  & (!\memin[12]~118_combout  & ((\WideOr30~0_combout ) # (IR[18])))) ) ) # ( !\ShOff~1_combout  & ( (!\memin[12]~119_combout  & !\memin[12]~118_combout ) ) )

	.dataa(!IR[18]),
	.datab(!\memin[12]~119_combout ),
	.datac(!\WideOr30~0_combout ),
	.datad(!\memin[12]~118_combout ),
	.datae(gnd),
	.dataf(!\ShOff~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~120 .extended_lut = "off";
defparam \memin[12]~120 .lut_mask = 64'hCC00CC004C004C00;
defparam \memin[12]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N24
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \memin[12]~120_combout  & ( \memin[12]~122_combout  & ( (!\LdPC~0_combout  & (((\Add0~45_sumout )))) # (\LdPC~0_combout  & (\WideOr32~0_combout  & (\regs~591_combout ))) ) ) ) # ( !\memin[12]~120_combout  & ( \memin[12]~122_combout  & 
// ( (\Add0~45_sumout ) # (\LdPC~0_combout ) ) ) ) # ( \memin[12]~120_combout  & ( !\memin[12]~122_combout  & ( (\Add0~45_sumout ) # (\LdPC~0_combout ) ) ) ) # ( !\memin[12]~120_combout  & ( !\memin[12]~122_combout  & ( (\Add0~45_sumout ) # (\LdPC~0_combout 
// ) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\regs~591_combout ),
	.datad(!\Add0~45_sumout ),
	.datae(!\memin[12]~120_combout ),
	.dataf(!\memin[12]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h33FF33FF33FF01CD;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N25
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N33
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N39
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( A[13] ) + ( B[13] ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( A[13] ) + ( B[13] ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[13]),
	.datad(!A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N24
cyclonev_lcell_comb \memin[13]~340 (
// Equation(s):
// \memin[13]~340_combout  = ( !\Selector18~0_combout  & ( (\memin[8]~63_combout  & ((!\Selector20~0_combout  & (((\Add1~69_sumout )))) # (\Selector20~0_combout  & (A[13] & (B[13]))))) ) ) # ( \Selector18~0_combout  & ( (\memin[8]~63_combout  & 
// ((!\Selector20~0_combout  & (((\Add2~69_sumout )))) # (\Selector20~0_combout  & ((!A[13]) # ((!B[13])))))) ) )

	.dataa(!A[13]),
	.datab(!B[13]),
	.datac(!\Add2~69_sumout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\Selector18~0_combout ),
	.dataf(!\memin[8]~63_combout ),
	.datag(!\Add1~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~340 .extended_lut = "on";
defparam \memin[13]~340 .lut_mask = 64'h000000000F110FEE;
defparam \memin[13]~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N27
cyclonev_lcell_comb \memin[13]~123 (
// Equation(s):
// \memin[13]~123_combout  = ( B[13] & ( \Selector20~0_combout  & ( (\memin[8]~64_combout  & (!\Selector18~0_combout  $ (A[13]))) ) ) ) # ( !B[13] & ( \Selector20~0_combout  & ( (\memin[8]~64_combout  & (!\Selector18~0_combout  $ (!A[13]))) ) ) ) # ( B[13] & 
// ( !\Selector20~0_combout  & ( (\memin[8]~64_combout  & !\Selector18~0_combout ) ) ) ) # ( !B[13] & ( !\Selector20~0_combout  & ( (\memin[8]~64_combout  & (!\Selector18~0_combout  $ (!A[13]))) ) ) )

	.dataa(gnd),
	.datab(!\memin[8]~64_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!A[13]),
	.datae(!B[13]),
	.dataf(!\Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~123 .extended_lut = "off";
defparam \memin[13]~123 .lut_mask = 64'h0330303003303003;
defparam \memin[13]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N54
cyclonev_lcell_comb \Mux18~5 (
// Equation(s):
// \Mux18~5_combout  = ( !B[3] & ( (!B[4] & ((!B[2] & (\ShiftRight0~46_combout )) # (B[2] & (((\ShiftRight0~47_combout )))))) ) ) # ( B[3] & ( (!B[4] & ((!B[2] & (\ShiftRight0~48_combout )) # (B[2] & (((\ShiftRight0~44_combout )))))) ) )

	.dataa(!B[2]),
	.datab(!B[4]),
	.datac(!\ShiftRight0~48_combout ),
	.datad(!\ShiftRight0~44_combout ),
	.datae(!B[3]),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(!\ShiftRight0~46_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~5 .extended_lut = "on";
defparam \Mux18~5 .lut_mask = 64'h0808084C4C4C084C;
defparam \Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N24
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \Mux18~0_combout  & ( B[4] ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h0000000033333333;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N18
cyclonev_lcell_comb \Mux18~2_Duplicate (
// Equation(s):
// \Mux18~2_Duplicate_10  = ( \Mux20~0_combout  & ( \Mux28~1_combout  & ( (!\Mux18~5_combout  & (!\Mux18~1_combout  & !\ShiftLeft0~28_combout )) ) ) ) # ( !\Mux20~0_combout  & ( \Mux28~1_combout  & ( (!\Mux18~5_combout  & !\Mux18~1_combout ) ) ) ) # ( 
// \Mux20~0_combout  & ( !\Mux28~1_combout  & ( (!\memin[31]~68_combout  & !\ShiftLeft0~28_combout ) ) ) ) # ( !\Mux20~0_combout  & ( !\Mux28~1_combout  & ( !\memin[31]~68_combout  ) ) )

	.dataa(!\memin[31]~68_combout ),
	.datab(!\Mux18~5_combout ),
	.datac(!\Mux18~1_combout ),
	.datad(!\ShiftLeft0~28_combout ),
	.datae(!\Mux20~0_combout ),
	.dataf(!\Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_Duplicate_10 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2_Duplicate .extended_lut = "off";
defparam \Mux18~2_Duplicate .lut_mask = 64'hAAAAAA00C0C0C000;
defparam \Mux18~2_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N51
cyclonev_lcell_comb \memin[13]~124 (
// Equation(s):
// \memin[13]~124_combout  = ( PC[13] & ( (\Decoder3~0_combout  & \DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder3~0_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!PC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~124 .extended_lut = "off";
defparam \memin[13]~124 .lut_mask = 64'h00000000000F000F;
defparam \memin[13]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N3
cyclonev_lcell_comb \memin[13]~125 (
// Equation(s):
// \memin[13]~125_combout  = ( \Decoder3~0_combout  & ( \ShOff~0_combout  & ( (!\WideOr30~0_combout  & (!IR[19])) # (\WideOr30~0_combout  & ((!IR[21]))) ) ) ) # ( !\Decoder3~0_combout  & ( \ShOff~0_combout  & ( (\WideOr30~0_combout  & !IR[21]) ) ) ) # ( 
// \Decoder3~0_combout  & ( !\ShOff~0_combout  & ( (\WideOr30~0_combout  & !IR[21]) ) ) ) # ( !\Decoder3~0_combout  & ( !\ShOff~0_combout  & ( (\WideOr30~0_combout  & !IR[21]) ) ) )

	.dataa(!\WideOr30~0_combout ),
	.datab(!IR[19]),
	.datac(gnd),
	.datad(!IR[21]),
	.datae(!\Decoder3~0_combout ),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~125 .extended_lut = "off";
defparam \memin[13]~125 .lut_mask = 64'h550055005500DD88;
defparam \memin[13]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N41
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N0
cyclonev_lcell_comb \dmem~57 (
// Equation(s):
// \dmem~57_combout  = ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[56] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[56]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~57 .extended_lut = "off";
defparam \dmem~57 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dmem~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[13]~231_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y20_N44
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[13]~231_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024249C17055BB2918140000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \dmem~56 (
// Equation(s):
// \dmem~56_combout  = ( \dmem~14_q  & ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( !\dmem~14_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( \dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( !\dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datae(!\dmem~14_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~56 .extended_lut = "off";
defparam \dmem~56 .lut_mask = 64'h0005AAAF5055FAFF;
defparam \dmem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N36
cyclonev_lcell_comb \memin[13]~126 (
// Equation(s):
// \memin[13]~126_combout  = ( \dmem~57_combout  & ( \dmem~56_combout  & ( (!\memin[13]~124_combout  & (!\memin[31]~9_combout  & !\memin[13]~125_combout )) ) ) ) # ( !\dmem~57_combout  & ( \dmem~56_combout  & ( (!\memin[13]~124_combout  & 
// (!\memin[13]~125_combout  & ((!dmem_rtl_0_bypass[55]) # (!\memin[31]~9_combout )))) ) ) ) # ( \dmem~57_combout  & ( !\dmem~56_combout  & ( (!\memin[13]~124_combout  & !\memin[13]~125_combout ) ) ) ) # ( !\dmem~57_combout  & ( !\dmem~56_combout  & ( 
// (!\memin[13]~124_combout  & (!\memin[13]~125_combout  & ((!dmem_rtl_0_bypass[55]) # (!\memin[31]~9_combout )))) ) ) )

	.dataa(!\memin[13]~124_combout ),
	.datab(!dmem_rtl_0_bypass[55]),
	.datac(!\memin[31]~9_combout ),
	.datad(!\memin[13]~125_combout ),
	.datae(!\dmem~57_combout ),
	.dataf(!\dmem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~126 .extended_lut = "off";
defparam \memin[13]~126 .lut_mask = 64'hA800AA00A800A000;
defparam \memin[13]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N0
cyclonev_lcell_comb \memin[13]~127 (
// Equation(s):
// \memin[13]~127_combout  = ( \Mux18~2_Duplicate_10  & ( \memin[13]~126_combout  & ( (!\WideOr23~3_combout ) # ((!\memin[13]~340_combout  & !\memin[13]~123_combout )) ) ) ) # ( !\Mux18~2_Duplicate_10  & ( \memin[13]~126_combout  & ( (!\WideOr23~3_combout ) 
// # ((!\memin[23]~62_combout  & (!\memin[13]~340_combout  & !\memin[13]~123_combout ))) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(!\memin[23]~62_combout ),
	.datac(!\memin[13]~340_combout ),
	.datad(!\memin[13]~123_combout ),
	.datae(!\Mux18~2_Duplicate_10 ),
	.dataf(!\memin[13]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~127 .extended_lut = "off";
defparam \memin[13]~127 .lut_mask = 64'h00000000EAAAFAAA;
defparam \memin[13]~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N22
dffeas \regs~397 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~397 .is_wysiwyg = "true";
defparam \regs~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N17
dffeas \regs~269 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~269 .is_wysiwyg = "true";
defparam \regs~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N52
dffeas \regs~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~13 .is_wysiwyg = "true";
defparam \regs~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N38
dffeas \regs~141 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~141 .is_wysiwyg = "true";
defparam \regs~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N36
cyclonev_lcell_comb \regs~582 (
// Equation(s):
// \regs~582_combout  = ( \regs~141_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~269_q ))) # (\Selector13~5_combout  & (\regs~397_q )) ) ) ) # ( !\regs~141_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~269_q ))) 
// # (\Selector13~5_combout  & (\regs~397_q )) ) ) ) # ( \regs~141_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~13_q ) ) ) ) # ( !\regs~141_q  & ( !\Selector12~5_combout  & ( (\regs~13_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~397_q ),
	.datab(!\regs~269_q ),
	.datac(!\regs~13_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~141_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~582 .extended_lut = "off";
defparam \regs~582 .lut_mask = 64'h0F000FFF33553355;
defparam \regs~582 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N12
cyclonev_lcell_comb \regs~237feeder (
// Equation(s):
// \regs~237feeder_combout  = ( \memin[13]~231_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~237feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~237feeder .extended_lut = "off";
defparam \regs~237feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~237feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N13
dffeas \regs~237 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~237 .is_wysiwyg = "true";
defparam \regs~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N52
dffeas \regs~365 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~365 .is_wysiwyg = "true";
defparam \regs~365 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N45
cyclonev_lcell_comb \regs~109feeder (
// Equation(s):
// \regs~109feeder_combout  = ( \memin[13]~231_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~109feeder .extended_lut = "off";
defparam \regs~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N46
dffeas \regs~109 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~109 .is_wysiwyg = "true";
defparam \regs~109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N9
cyclonev_lcell_comb \regs~493feeder (
// Equation(s):
// \regs~493feeder_combout  = ( \memin[13]~231_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~493feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~493feeder .extended_lut = "off";
defparam \regs~493feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~493feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N10
dffeas \regs~493 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~493feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~493 .is_wysiwyg = "true";
defparam \regs~493 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N42
cyclonev_lcell_comb \regs~585_Duplicate (
// Equation(s):
// \regs~585_Duplicate_696  = ( \regs~493_q  & ( \Selector12~5_combout  & ( (\regs~365_q ) # (\Selector13~5_Duplicate_11 ) ) ) ) # ( !\regs~493_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_11  & \regs~365_q ) ) ) ) # ( \regs~493_q  & ( 
// !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_11  & ((\regs~109_q ))) # (\Selector13~5_Duplicate_11  & (\regs~237_q )) ) ) ) # ( !\regs~493_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_11  & ((\regs~109_q ))) # 
// (\Selector13~5_Duplicate_11  & (\regs~237_q )) ) ) )

	.dataa(!\regs~237_q ),
	.datab(!\Selector13~5_Duplicate_11 ),
	.datac(!\regs~365_q ),
	.datad(!\regs~109_q ),
	.datae(!\regs~493_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~585_Duplicate_696 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~585_Duplicate .extended_lut = "off";
defparam \regs~585_Duplicate .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \regs~585_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N35
dffeas \regs~77 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~77 .is_wysiwyg = "true";
defparam \regs~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N9
cyclonev_lcell_comb \regs~333feeder (
// Equation(s):
// \regs~333feeder_combout  = ( \memin[13]~231_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~333feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~333feeder .extended_lut = "off";
defparam \regs~333feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~333feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N10
dffeas \regs~333 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~333 .is_wysiwyg = "true";
defparam \regs~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \regs~461 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~461 .is_wysiwyg = "true";
defparam \regs~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N2
dffeas \regs~205 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~205 .is_wysiwyg = "true";
defparam \regs~205 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N0
cyclonev_lcell_comb \regs~584 (
// Equation(s):
// \regs~584_combout  = ( \regs~205_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~333_q )) # (\Selector13~5_combout  & ((\regs~461_q ))) ) ) ) # ( !\regs~205_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~333_q )) # 
// (\Selector13~5_combout  & ((\regs~461_q ))) ) ) ) # ( \regs~205_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~77_q ) ) ) ) # ( !\regs~205_q  & ( !\Selector12~5_combout  & ( (\regs~77_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~77_q ),
	.datab(!\regs~333_q ),
	.datac(!\regs~461_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~205_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~584 .extended_lut = "off";
defparam \regs~584 .lut_mask = 64'h550055FF330F330F;
defparam \regs~584 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N24
cyclonev_lcell_comb \regs~45feeder (
// Equation(s):
// \regs~45feeder_combout  = ( \memin[13]~231_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~45feeder .extended_lut = "off";
defparam \regs~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \regs~45 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~45 .is_wysiwyg = "true";
defparam \regs~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N59
dffeas \regs~429 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~429 .is_wysiwyg = "true";
defparam \regs~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N23
dffeas \regs~301 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~301 .is_wysiwyg = "true";
defparam \regs~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N35
dffeas \regs~173 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~173 .is_wysiwyg = "true";
defparam \regs~173 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N33
cyclonev_lcell_comb \regs~583 (
// Equation(s):
// \regs~583_combout  = ( \regs~173_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & ((\regs~301_q ))) # (\Selector13~5_Duplicate_13  & (\regs~429_q )) ) ) ) # ( !\regs~173_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & 
// ((\regs~301_q ))) # (\Selector13~5_Duplicate_13  & (\regs~429_q )) ) ) ) # ( \regs~173_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_Duplicate_13 ) # (\regs~45_q ) ) ) ) # ( !\regs~173_q  & ( !\Selector12~5_combout  & ( (\regs~45_q  & 
// !\Selector13~5_Duplicate_13 ) ) ) )

	.dataa(!\regs~45_q ),
	.datab(!\regs~429_q ),
	.datac(!\Selector13~5_Duplicate_13 ),
	.datad(!\regs~301_q ),
	.datae(!\regs~173_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~583 .extended_lut = "off";
defparam \regs~583 .lut_mask = 64'h50505F5F03F303F3;
defparam \regs~583 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N12
cyclonev_lcell_comb \regs~586_Duplicate (
// Equation(s):
// \regs~586_Duplicate_697  = ( \regs~584_combout  & ( \regs~583_combout  & ( (!\Selector15~5_combout  & (((\regs~582_combout )) # (\Selector14~5_combout ))) # (\Selector15~5_combout  & ((!\Selector14~5_combout ) # ((\regs~585_Duplicate_696 )))) ) ) ) # ( 
// !\regs~584_combout  & ( \regs~583_combout  & ( (!\Selector15~5_combout  & (!\Selector14~5_combout  & (\regs~582_combout ))) # (\Selector15~5_combout  & ((!\Selector14~5_combout ) # ((\regs~585_Duplicate_696 )))) ) ) ) # ( \regs~584_combout  & ( 
// !\regs~583_combout  & ( (!\Selector15~5_combout  & (((\regs~582_combout )) # (\Selector14~5_combout ))) # (\Selector15~5_combout  & (\Selector14~5_combout  & ((\regs~585_Duplicate_696 )))) ) ) ) # ( !\regs~584_combout  & ( !\regs~583_combout  & ( 
// (!\Selector15~5_combout  & (!\Selector14~5_combout  & (\regs~582_combout ))) # (\Selector15~5_combout  & (\Selector14~5_combout  & ((\regs~585_Duplicate_696 )))) ) ) )

	.dataa(!\Selector15~5_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~582_combout ),
	.datad(!\regs~585_Duplicate_696 ),
	.datae(!\regs~584_combout ),
	.dataf(!\regs~583_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~586_Duplicate_697 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~586_Duplicate .extended_lut = "off";
defparam \regs~586_Duplicate .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regs~586_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N30
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \regs~586_Duplicate_697  & ( (!\LdPC~0_combout  & (((\Add0~41_sumout )))) # (\LdPC~0_combout  & (((!\memin[13]~127_combout )) # (\WideOr32~0_combout ))) ) ) # ( !\regs~586_Duplicate_697  & ( (!\LdPC~0_combout  & (\Add0~41_sumout )) # 
// (\LdPC~0_combout  & ((!\memin[13]~127_combout ))) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\Add0~41_sumout ),
	.datad(!\memin[13]~127_combout ),
	.datae(gnd),
	.dataf(!\regs~586_Duplicate_697 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h3F0C3F0C3F1D3F1D;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N32
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N36
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N48
cyclonev_lcell_comb \memin[14]~285 (
// Equation(s):
// \memin[14]~285_combout  = ( \Selector19~0_combout  & ( !\Selector18~0_combout  $ (((!A[14] & (!B[14])) # (A[14] & (B[14] & \Selector20~0_combout )))) ) ) # ( !\Selector19~0_combout  & ( (\Selector18~0_combout  & ((!A[14]) # ((!B[14]) # 
// (!\Selector20~0_combout )))) ) )

	.dataa(!A[14]),
	.datab(!\Selector18~0_combout ),
	.datac(!B[14]),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~285 .extended_lut = "off";
defparam \memin[14]~285 .lut_mask = 64'h333233326C696C69;
defparam \memin[14]~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N35
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N30
cyclonev_lcell_comb \memin[14]~45 (
// Equation(s):
// \memin[14]~45_combout  = ( \WideOr30~0_combout  & ( ((PC[14] & (\Decoder3~0_combout  & \DrPC~0_combout ))) # (IR[22]) ) ) # ( !\WideOr30~0_combout  & ( (PC[14] & (\Decoder3~0_combout  & \DrPC~0_combout )) ) )

	.dataa(!IR[22]),
	.datab(!PC[14]),
	.datac(!\Decoder3~0_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~45 .extended_lut = "off";
defparam \memin[14]~45 .lut_mask = 64'h0003000355575557;
defparam \memin[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N18
cyclonev_lcell_comb \memin[14]~44 (
// Equation(s):
// \memin[14]~44_combout  = ( \ShOff~0_combout  & ( (\Decoder3~0_combout  & (!\WideOr30~0_combout  & IR[20])) ) )

	.dataa(gnd),
	.datab(!\Decoder3~0_combout ),
	.datac(!\WideOr30~0_combout ),
	.datad(!IR[20]),
	.datae(gnd),
	.dataf(!\ShOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~44 .extended_lut = "off";
defparam \memin[14]~44 .lut_mask = 64'h0000000000300030;
defparam \memin[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N21
cyclonev_lcell_comb \memin[14]~283 (
// Equation(s):
// \memin[14]~283_combout  = ( \memin[31]~9_combout  & ( ((dmem_rtl_0_bypass[58] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[57]) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(gnd),
	.datac(!\dmem~42_combout ),
	.datad(!dmem_rtl_0_bypass[57]),
	.datae(gnd),
	.dataf(!\memin[31]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~283 .extended_lut = "off";
defparam \memin[14]~283 .lut_mask = 64'h0000000050FF50FF;
defparam \memin[14]~283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N40
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y29_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[14]~47_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[14]~47_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000020209404014330818000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N54
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\dmem~15_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q  & (\dmem~15_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q  & (\dmem~15_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q  & \dmem~15_q ) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~15_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h0C0C0C3F3F0C3F3F;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N6
cyclonev_lcell_comb \memin[14]~284 (
// Equation(s):
// \memin[14]~284_combout  = ( !\memin[14]~283_combout  & ( \dmem~43_combout  & ( (!\memin[14]~45_combout  & !\memin[14]~44_combout ) ) ) ) # ( \memin[14]~283_combout  & ( !\dmem~43_combout  & ( (dmem_rtl_0_bypass[58] & (!\memin[14]~45_combout  & 
// (!\memin[14]~44_combout  & !\dmem~42_combout ))) ) ) ) # ( !\memin[14]~283_combout  & ( !\dmem~43_combout  & ( (!\memin[14]~45_combout  & !\memin[14]~44_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(!\memin[14]~45_combout ),
	.datac(!\memin[14]~44_combout ),
	.datad(!\dmem~42_combout ),
	.datae(!\memin[14]~283_combout ),
	.dataf(!\dmem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~284 .extended_lut = "off";
defparam \memin[14]~284 .lut_mask = 64'hC0C04000C0C00000;
defparam \memin[14]~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N24
cyclonev_lcell_comb \memin[14]~46 (
// Equation(s):
// \memin[14]~46_combout  = ( \memin[14]~284_combout  & ( \Selector19~0_combout  & ( (!\memin[14]~285_combout ) # (!\memin[19]~0_combout ) ) ) ) # ( \memin[14]~284_combout  & ( !\Selector19~0_combout  & ( (!\memin[14]~285_combout ) # ((!\memin[19]~0_combout 
// ) # ((!\Add2~21_sumout  & !\Selector20~0_combout ))) ) ) )

	.dataa(!\memin[14]~285_combout ),
	.datab(!\Add2~21_sumout ),
	.datac(!\memin[19]~0_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\memin[14]~284_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~46 .extended_lut = "off";
defparam \memin[14]~46 .lut_mask = 64'h0000FEFA0000FAFA;
defparam \memin[14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N12
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \memin[14]~43_combout  & ( \memin[14]~46_combout  & ( (\LdPC~0_combout ) # (\Add0~37_sumout ) ) ) ) # ( !\memin[14]~43_combout  & ( \memin[14]~46_combout  & ( (!\LdPC~0_combout  & (\Add0~37_sumout )) # (\LdPC~0_combout  & 
// (((\WideOr32~0_combout  & !\regs~581_combout )))) ) ) ) # ( \memin[14]~43_combout  & ( !\memin[14]~46_combout  & ( (\LdPC~0_combout ) # (\Add0~37_sumout ) ) ) ) # ( !\memin[14]~43_combout  & ( !\memin[14]~46_combout  & ( (\LdPC~0_combout ) # 
// (\Add0~37_sumout ) ) ) )

	.dataa(!\Add0~37_sumout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\LdPC~0_combout ),
	.datad(!\regs~581_combout ),
	.datae(!\memin[14]~43_combout ),
	.dataf(!\memin[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h5F5F5F5F53505F5F;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N13
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N39
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~34  ))
// \Add0~58  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N30
cyclonev_lcell_comb \memin[16]~16 (
// Equation(s):
// \memin[16]~16_combout  = ( !\memin[16]~14_combout  & ( \memin[3]~2_combout  & ( (!\memin[16]~15_combout  & ((!\memin[16]~263_combout ) # ((!\Add2~5_sumout  & !\memin[16]~262_combout )))) ) ) ) # ( \memin[16]~14_combout  & ( !\memin[3]~2_combout  & ( 
// (!\memin[16]~263_combout ) # ((!\Add2~5_sumout  & !\memin[16]~262_combout )) ) ) ) # ( !\memin[16]~14_combout  & ( !\memin[3]~2_combout  & ( (!\memin[16]~263_combout ) # ((!\Add2~5_sumout  & !\memin[16]~262_combout )) ) ) )

	.dataa(!\memin[16]~15_combout ),
	.datab(!\Add2~5_sumout ),
	.datac(!\memin[16]~263_combout ),
	.datad(!\memin[16]~262_combout ),
	.datae(!\memin[16]~14_combout ),
	.dataf(!\memin[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~16 .extended_lut = "off";
defparam \memin[16]~16 .lut_mask = 64'hFCF0FCF0A8A00000;
defparam \memin[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y22_N42
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \regs~611_combout  & ( \memin[16]~16_combout  & ( (!\LdPC~0_combout  & (\Add0~57_sumout )) # (\LdPC~0_combout  & ((!\memin[16]~12_combout ))) ) ) ) # ( !\regs~611_combout  & ( \memin[16]~16_combout  & ( (!\LdPC~0_combout  & 
// (\Add0~57_sumout )) # (\LdPC~0_combout  & (((!\memin[16]~12_combout ) # (\WideOr32~0_combout )))) ) ) ) # ( \regs~611_combout  & ( !\memin[16]~16_combout  & ( (\LdPC~0_combout ) # (\Add0~57_sumout ) ) ) ) # ( !\regs~611_combout  & ( !\memin[16]~16_combout 
//  & ( (\LdPC~0_combout ) # (\Add0~57_sumout ) ) ) )

	.dataa(!\Add0~57_sumout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\memin[16]~12_combout ),
	.datae(!\regs~611_combout ),
	.dataf(!\memin[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h7777777777477744;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y22_N43
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N45
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~58  ))
// \Add0~78  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N42
cyclonev_lcell_comb \Mux14~6 (
// Equation(s):
// \Mux14~6_combout  = ( \Selector18~0_combout  & ( (!\B[17]~DUPLICATE_q  & ((!A[17]))) # (\B[17]~DUPLICATE_q  & (\Selector20~0_combout  & A[17])) ) ) # ( !\Selector18~0_combout  & ( (!\B[17]~DUPLICATE_q  & ((A[17]))) # (\B[17]~DUPLICATE_q  & 
// ((!\Selector20~0_combout ) # (!A[17]))) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(gnd),
	.datac(!\B[17]~DUPLICATE_q ),
	.datad(!A[17]),
	.datae(gnd),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~6 .extended_lut = "off";
defparam \Mux14~6 .lut_mask = 64'h0FFA0FFAF005F005;
defparam \Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N36
cyclonev_lcell_comb \memin[17]~132 (
// Equation(s):
// \memin[17]~132_combout  = ( \Decoder3~0_combout  & ( IR[23] & ( (\DrPC~0_combout  & PC[17]) ) ) ) # ( \Decoder3~0_combout  & ( !IR[23] & ( (((\DrPC~0_combout  & PC[17])) # (\ShOff~0_combout )) # (\WideOr30~0_combout ) ) ) ) # ( !\Decoder3~0_combout  & ( 
// !IR[23] & ( \WideOr30~0_combout  ) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(!\WideOr30~0_combout ),
	.datac(!\ShOff~0_combout ),
	.datad(!PC[17]),
	.datae(!\Decoder3~0_combout ),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~132 .extended_lut = "off";
defparam \memin[17]~132 .lut_mask = 64'h33333F7F00000055;
defparam \memin[17]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N41
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N53
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[17]~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[17]~229_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y27_N41
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y29_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[17]~229_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020248411044922108120000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N39
cyclonev_lcell_comb \dmem~60 (
// Equation(s):
// \dmem~60_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\dmem~18_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~60 .extended_lut = "off";
defparam \dmem~60 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N42
cyclonev_lcell_comb \dmem~78 (
// Equation(s):
// \dmem~78_combout  = ( \dmem~60_combout  & ( ((dmem_rtl_0_bypass[64] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[63]) ) ) # ( !\dmem~60_combout  & ( (dmem_rtl_0_bypass[63] & ((!dmem_rtl_0_bypass[64]) # (\dmem~42_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[64]),
	.datac(!dmem_rtl_0_bypass[63]),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!\dmem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~78 .extended_lut = "off";
defparam \dmem~78 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \dmem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N0
cyclonev_lcell_comb \memin[17]~227 (
// Equation(s):
// \memin[17]~227_combout  = ( \dmem~78_combout  & ( (!\memin[17]~132_combout  & (!\memin[31]~9_combout  & ((!\Mux14~6_combout ) # (!\memin[23]~85_combout )))) ) ) # ( !\dmem~78_combout  & ( (!\memin[17]~132_combout  & ((!\Mux14~6_combout ) # 
// (!\memin[23]~85_combout ))) ) )

	.dataa(!\Mux14~6_combout ),
	.datab(!\memin[17]~132_combout ),
	.datac(!\memin[31]~9_combout ),
	.datad(!\memin[23]~85_combout ),
	.datae(gnd),
	.dataf(!\dmem~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~227 .extended_lut = "off";
defparam \memin[17]~227 .lut_mask = 64'hCC88CC88C080C080;
defparam \memin[17]~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N18
cyclonev_lcell_comb \memin[17]~134 (
// Equation(s):
// \memin[17]~134_combout  = ( A[17] & ( \Add1~77_sumout  & ( (!\Selector20~0_combout  & (((!\Selector18~0_combout ) # (\Add2~77_sumout )))) # (\Selector20~0_combout  & (!\B[17]~DUPLICATE_q  $ ((!\Selector18~0_combout )))) ) ) ) # ( !A[17] & ( 
// \Add1~77_sumout  & ( (!\Selector18~0_combout  & (!\Selector20~0_combout )) # (\Selector18~0_combout  & ((\Add2~77_sumout ) # (\Selector20~0_combout ))) ) ) ) # ( A[17] & ( !\Add1~77_sumout  & ( (!\Selector20~0_combout  & (((\Selector18~0_combout  & 
// \Add2~77_sumout )))) # (\Selector20~0_combout  & (!\B[17]~DUPLICATE_q  $ ((!\Selector18~0_combout )))) ) ) ) # ( !A[17] & ( !\Add1~77_sumout  & ( (\Selector18~0_combout  & ((\Add2~77_sumout ) # (\Selector20~0_combout ))) ) ) )

	.dataa(!\B[17]~DUPLICATE_q ),
	.datab(!\Selector18~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\Add2~77_sumout ),
	.datae(!A[17]),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~134 .extended_lut = "off";
defparam \memin[17]~134 .lut_mask = 64'h03330636C3F3C6F6;
defparam \memin[17]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N45
cyclonev_lcell_comb \memin[17]~228 (
// Equation(s):
// \memin[17]~228_combout  = ( \memin[17]~134_combout  & ( ((\Mux14~2_combout  & \memin[3]~2_combout )) # (\memin[31]~79_combout ) ) ) # ( !\memin[17]~134_combout  & ( (\Mux14~2_combout  & \memin[3]~2_combout ) ) )

	.dataa(!\memin[31]~79_combout ),
	.datab(gnd),
	.datac(!\Mux14~2_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~228 .extended_lut = "off";
defparam \memin[17]~228 .lut_mask = 64'h000F000F555F555F;
defparam \memin[17]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N54
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \memin[17]~227_combout  & ( \memin[17]~228_combout  & ( (\Add0~77_sumout ) # (\LdPC~0_combout ) ) ) ) # ( !\memin[17]~227_combout  & ( \memin[17]~228_combout  & ( (\Add0~77_sumout ) # (\LdPC~0_combout ) ) ) ) # ( \memin[17]~227_combout 
//  & ( !\memin[17]~228_combout  & ( (!\LdPC~0_combout  & (((\Add0~77_sumout )))) # (\LdPC~0_combout  & (!\regs~606_combout  & ((\WideOr32~0_combout )))) ) ) ) # ( !\memin[17]~227_combout  & ( !\memin[17]~228_combout  & ( (\Add0~77_sumout ) # 
// (\LdPC~0_combout ) ) ) )

	.dataa(!\LdPC~0_combout ),
	.datab(!\regs~606_combout ),
	.datac(!\Add0~77_sumout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\memin[17]~227_combout ),
	.dataf(!\memin[17]~228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h5F5F0A4E5F5F5F5F;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N55
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N48
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~78  ))
// \Add0~86  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(!PC[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N47
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[18]~226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[18]~226_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020208000004120008000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y22_N35
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y30_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[18]~226_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N33
cyclonev_lcell_comb \dmem~63 (
// Equation(s):
// \dmem~63_combout  = ( \dmem~19_q  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~19_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) ) ) ) # ( !\dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~19_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~63 .extended_lut = "off";
defparam \dmem~63 .lut_mask = 64'h0202CECE1313DFDF;
defparam \dmem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N18
cyclonev_lcell_comb \memin[18]~139 (
// Equation(s):
// \memin[18]~139_combout  = ( \dmem~63_combout  & ( (\memin[31]~9_combout  & (((dmem_rtl_0_bypass[66] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[65]))) ) ) # ( !\dmem~63_combout  & ( (dmem_rtl_0_bypass[65] & (\memin[31]~9_combout  & 
// ((!dmem_rtl_0_bypass[66]) # (\dmem~42_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[66]),
	.datab(!dmem_rtl_0_bypass[65]),
	.datac(!\dmem~42_combout ),
	.datad(!\memin[31]~9_combout ),
	.datae(gnd),
	.dataf(!\dmem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~139 .extended_lut = "off";
defparam \memin[18]~139 .lut_mask = 64'h0023002300730073;
defparam \memin[18]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N0
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( !A[18] & ( !B[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!A[18]),
	.dataf(!B[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'hFFFF000000000000;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N33
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( ALUfunc_buffer[2] & ( \Mux13~3_combout  & ( (!state[1] & (state[2] & ((!state[4])))) # (state[1] & (state[0] & (!state[2] $ (!state[4])))) ) ) ) # ( !ALUfunc_buffer[2] & ( \Mux13~3_combout  & ( (state[0] & ((!state[2] & (state[1] & 
// state[4])) # (state[2] & (!state[1] & !state[4])))) ) ) ) # ( ALUfunc_buffer[2] & ( !\Mux13~3_combout  & ( (!state[1] & ((!state[2]) # ((state[4])))) # (state[1] & ((!state[0]) # (!state[2] $ (state[4])))) ) ) ) # ( !ALUfunc_buffer[2] & ( 
// !\Mux13~3_combout  & ( (!state[0]) # ((!state[2] & ((!state[1]) # (!state[4]))) # (state[2] & ((state[4]) # (state[1])))) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(!state[4]),
	.datae(!ALUfunc_buffer[2]),
	.dataf(!\Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'hFBFDBAFD04024502;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N18
cyclonev_lcell_comb \Equal0~19 (
// Equation(s):
// \Equal0~19_combout  = ( !A[18] & ( B[18] ) ) # ( A[18] & ( !B[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!A[18]),
	.dataf(!B[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~19 .extended_lut = "off";
defparam \Equal0~19 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Equal0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N27
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( ALUfunc_buffer[2] & ( \Equal0~19_combout  & ( (!state[1] & ((!state[2]) # ((state[4])))) # (state[1] & ((!state[0]) # (!state[2] $ (state[4])))) ) ) ) # ( !ALUfunc_buffer[2] & ( \Equal0~19_combout  & ( (!state[0]) # ((!state[2] & 
// ((!state[1]) # (!state[4]))) # (state[2] & ((state[4]) # (state[1])))) ) ) ) # ( ALUfunc_buffer[2] & ( !\Equal0~19_combout  & ( (!state[1] & (state[2] & ((!state[4])))) # (state[1] & (state[0] & (!state[2] $ (!state[4])))) ) ) ) # ( !ALUfunc_buffer[2] & ( 
// !\Equal0~19_combout  & ( (state[0] & ((!state[2] & (state[1] & state[4])) # (state[2] & (!state[1] & !state[4])))) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(!state[4]),
	.datae(!ALUfunc_buffer[2]),
	.dataf(!\Equal0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h04024502FBFDBAFD;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N39
cyclonev_lcell_comb \memin[18]~140 (
// Equation(s):
// \memin[18]~140_combout  = ( \Decoder3~0_combout  & ( \WideOr30~0_combout  & ( (!IR[23]) # ((\DrPC~0_combout  & PC[18])) ) ) ) # ( !\Decoder3~0_combout  & ( \WideOr30~0_combout  & ( !IR[23] ) ) ) # ( \Decoder3~0_combout  & ( !\WideOr30~0_combout  & ( 
// (!IR[23] & (((\DrPC~0_combout  & PC[18])) # (\ShOff~0_combout ))) # (IR[23] & (\DrPC~0_combout  & (PC[18]))) ) ) )

	.dataa(!IR[23]),
	.datab(!\DrPC~0_combout ),
	.datac(!PC[18]),
	.datad(!\ShOff~0_combout ),
	.datae(!\Decoder3~0_combout ),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~140 .extended_lut = "off";
defparam \memin[18]~140 .lut_mask = 64'h000003ABAAAAABAB;
defparam \memin[18]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N6
cyclonev_lcell_comb \memin[18]~141 (
// Equation(s):
// \memin[18]~141_combout  = ( \Mux13~2_combout  & ( !\memin[18]~140_combout  & ( (!\WideOr23~3_combout ) # ((!\memin[8]~64_combout ) # ((!\Selector20~0_combout  & !\Mux13~4_combout ))) ) ) ) # ( !\Mux13~2_combout  & ( !\memin[18]~140_combout  & ( 
// (!\WideOr23~3_combout ) # (((!\Mux13~4_combout ) # (!\memin[8]~64_combout )) # (\Selector20~0_combout )) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\Mux13~4_combout ),
	.datad(!\memin[8]~64_combout ),
	.datae(!\Mux13~2_combout ),
	.dataf(!\memin[18]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~141 .extended_lut = "off";
defparam \memin[18]~141 .lut_mask = 64'hFFFBFFEA00000000;
defparam \memin[18]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N3
cyclonev_lcell_comb \memin[18]~276 (
// Equation(s):
// \memin[18]~276_combout  = ( \Add1~85_sumout  & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & ((!B[18]) # (!A[18]))))) ) ) # ( !\Add1~85_sumout  & ( (\Selector20~0_combout  & (!\Selector18~0_combout  $ (((!B[18]) # (!A[18]))))) ) )

	.dataa(!B[18]),
	.datab(!\Selector18~0_combout ),
	.datac(!A[18]),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~276 .extended_lut = "off";
defparam \memin[18]~276 .lut_mask = 64'h00360036CC36CC36;
defparam \memin[18]~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N42
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \A[24]~DUPLICATE_q  & ( B[1] & ( (!\B[0]~DUPLICATE_q ) # (A[25]) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( B[1] & ( (\B[0]~DUPLICATE_q  & A[25]) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !B[1] & ( (!\B[0]~DUPLICATE_q  & ((A[22]))) # 
// (\B[0]~DUPLICATE_q  & (A[23])) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !B[1] & ( (!\B[0]~DUPLICATE_q  & ((A[22]))) # (\B[0]~DUPLICATE_q  & (A[23])) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[25]),
	.datac(!A[23]),
	.datad(!A[22]),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \B[0]~DUPLICATE_q  & ( \A[31]~DUPLICATE_q  ) ) # ( !\B[0]~DUPLICATE_q  & ( (!B[1] & (A[30])) # (B[1] & ((\A[31]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!A[30]),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!B[1]),
	.datae(gnd),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h330F330F0F0F0F0F;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N30
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( \B[0]~DUPLICATE_q  & ( A[21] & ( (B[1]) # (\A[19]~DUPLICATE_q ) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[21] & ( (!B[1] & ((A[18]))) # (B[1] & (A[20])) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[21] & ( (\A[19]~DUPLICATE_q  & !B[1]) ) ) ) 
// # ( !\B[0]~DUPLICATE_q  & ( !A[21] & ( (!B[1] & ((A[18]))) # (B[1] & (A[20])) ) ) )

	.dataa(!\A[19]~DUPLICATE_q ),
	.datab(!A[20]),
	.datac(!B[1]),
	.datad(!A[18]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h03F3505003F35F5F;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N6
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \ShiftRight0~31_combout  & ( \ShiftRight0~36_combout  & ( (!B[3] & (((!B[2]) # (\ShiftRight0~29_combout )))) # (B[3] & (((B[2])) # (\ShiftRight0~30_combout ))) ) ) ) # ( !\ShiftRight0~31_combout  & ( \ShiftRight0~36_combout  & 
// ( (!B[3] & (((!B[2]) # (\ShiftRight0~29_combout )))) # (B[3] & (\ShiftRight0~30_combout  & (!B[2]))) ) ) ) # ( \ShiftRight0~31_combout  & ( !\ShiftRight0~36_combout  & ( (!B[3] & (((B[2] & \ShiftRight0~29_combout )))) # (B[3] & (((B[2])) # 
// (\ShiftRight0~30_combout ))) ) ) ) # ( !\ShiftRight0~31_combout  & ( !\ShiftRight0~36_combout  & ( (!B[3] & (((B[2] & \ShiftRight0~29_combout )))) # (B[3] & (\ShiftRight0~30_combout  & (!B[2]))) ) ) )

	.dataa(!\ShiftRight0~30_combout ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\ShiftRight0~31_combout ),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N18
cyclonev_lcell_comb \ShiftLeft0~49_Duplicate (
// Equation(s):
// \ShiftLeft0~49_Duplicate_64  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~21_combout  & ( (!B[3] & (((!B[2])) # (\ShiftLeft0~13_combout ))) # (B[3] & (((B[2]) # (\ShiftLeft0~14_combout )))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( \ShiftLeft0~21_combout  & ( 
// (!B[3] & (((!B[2])) # (\ShiftLeft0~13_combout ))) # (B[3] & (((\ShiftLeft0~14_combout  & !B[2])))) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~21_combout  & ( (!B[3] & (\ShiftLeft0~13_combout  & ((B[2])))) # (B[3] & (((B[2]) # 
// (\ShiftLeft0~14_combout )))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~21_combout  & ( (!B[3] & (\ShiftLeft0~13_combout  & ((B[2])))) # (B[3] & (((\ShiftLeft0~14_combout  & !B[2])))) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!B[3]),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!B[2]),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_Duplicate_64 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49_Duplicate .extended_lut = "off";
defparam \ShiftLeft0~49_Duplicate .lut_mask = 64'h03440377CF44CF77;
defparam \ShiftLeft0~49_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N30
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \ShiftLeft0~1_combout  & ( \ShiftLeft0~49_Duplicate_64  & ( (!B[4]) # (\ShiftLeft0~11_combout ) ) ) ) # ( !\ShiftLeft0~1_combout  & ( \ShiftLeft0~49_Duplicate_64  & ( !B[4] ) ) ) # ( \ShiftLeft0~1_combout  & ( 
// !\ShiftLeft0~49_Duplicate_64  & ( (B[4] & \ShiftLeft0~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!\ShiftLeft0~11_combout ),
	.datae(!\ShiftLeft0~1_combout ),
	.dataf(!\ShiftLeft0~49_Duplicate_64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h00000033CCCCCCFF;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N48
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \ShiftRight0~38_combout  & ( \Mux13~0_combout  & ( (!\Selector20~0_combout  & (((!B[4] & !\ShiftRight0~7_combout )) # (A[31]))) # (\Selector20~0_combout  & (((!\ShiftRight0~7_combout )))) ) ) ) # ( !\ShiftRight0~38_combout  & ( 
// \Mux13~0_combout  & ( (!\Selector20~0_combout  & (A[31] & ((\ShiftRight0~7_combout ) # (B[4])))) # (\Selector20~0_combout  & (((!\ShiftRight0~7_combout )))) ) ) ) # ( \ShiftRight0~38_combout  & ( !\Mux13~0_combout  & ( (!\Selector20~0_combout  & (((!B[4] 
// & !\ShiftRight0~7_combout )) # (A[31]))) ) ) ) # ( !\ShiftRight0~38_combout  & ( !\Mux13~0_combout  & ( (A[31] & (!\Selector20~0_combout  & ((\ShiftRight0~7_combout ) # (B[4])))) ) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~7_combout ),
	.datac(!A[31]),
	.datad(!\Selector20~0_combout ),
	.datae(!\ShiftRight0~38_combout ),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h07008F0007CC8FCC;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N6
cyclonev_lcell_comb \memin[18]~277 (
// Equation(s):
// \memin[18]~277_combout  = ( \memin[18]~276_combout  & ( \Mux13~1_combout  & ( ((\WideOr23~3_combout  & \memin[8]~63_combout )) # (\memin[3]~2_combout ) ) ) ) # ( !\memin[18]~276_combout  & ( \Mux13~1_combout  & ( \memin[3]~2_combout  ) ) ) # ( 
// \memin[18]~276_combout  & ( !\Mux13~1_combout  & ( (\WideOr23~3_combout  & \memin[8]~63_combout ) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(gnd),
	.datac(!\memin[8]~63_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(!\memin[18]~276_combout ),
	.dataf(!\Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~277 .extended_lut = "off";
defparam \memin[18]~277 .lut_mask = 64'h0000050500FF05FF;
defparam \memin[18]~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N0
cyclonev_lcell_comb \memin[18]~143_Duplicate (
// Equation(s):
// \memin[18]~143_Duplicate_359  = ( \memin[18]~141_combout  & ( !\memin[18]~277_combout  & ( (!\memin[18]~139_combout  & ((!\memin[18]~278_combout ) # ((!\Add2~85_sumout ) # (!\memin[31]~13_combout )))) ) ) )

	.dataa(!\memin[18]~278_combout ),
	.datab(!\Add2~85_sumout ),
	.datac(!\memin[18]~139_combout ),
	.datad(!\memin[31]~13_combout ),
	.datae(!\memin[18]~141_combout ),
	.dataf(!\memin[18]~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~143_Duplicate_359 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~143_Duplicate .extended_lut = "off";
defparam \memin[18]~143_Duplicate .lut_mask = 64'h0000F0E000000000;
defparam \memin[18]~143_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N30
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \memin[18]~143_Duplicate_359  & ( (!\LdPC~0_combout  & (((\Add0~85_sumout )))) # (\LdPC~0_combout  & (\regs~601_combout  & (\WideOr32~0_combout ))) ) ) # ( !\memin[18]~143_Duplicate_359  & ( (\LdPC~0_combout ) # (\Add0~85_sumout ) ) )

	.dataa(!\regs~601_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\Add0~85_sumout ),
	.datad(!\LdPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[18]~143_Duplicate_359 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0FFF0FFF0F110F11;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N9
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( B[3] & ( \ShiftRight0~10_combout  & ( (!B[2]) # (A[31]) ) ) ) # ( !B[3] & ( \ShiftRight0~10_combout  & ( (!B[2] & (\ShiftRight0~8_combout )) # (B[2] & ((\ShiftRight0~9_combout ))) ) ) ) # ( B[3] & ( !\ShiftRight0~10_combout  & 
// ( (B[2] & A[31]) ) ) ) # ( !B[3] & ( !\ShiftRight0~10_combout  & ( (!B[2] & (\ShiftRight0~8_combout )) # (B[2] & ((\ShiftRight0~9_combout ))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!A[31]),
	.datae(!B[3]),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h272700552727AAFF;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N57
cyclonev_lcell_comb \memin[19]~185 (
// Equation(s):
// \memin[19]~185_combout  = ( \ShiftRight0~17_combout  & ( (!\Selector20~0_combout  & \ShiftRight0~11_combout ) ) ) # ( !\ShiftRight0~17_combout  & ( (A[31] & !\Selector20~0_combout ) ) )

	.dataa(!A[31]),
	.datab(!\Selector20~0_combout ),
	.datac(!\ShiftRight0~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~185 .extended_lut = "off";
defparam \memin[19]~185 .lut_mask = 64'h444444440C0C0C0C;
defparam \memin[19]~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N30
cyclonev_lcell_comb \memin[19]~260 (
// Equation(s):
// \memin[19]~260_combout  = ( \Selector19~0_combout  & ( \Add1~117_sumout  & ( !\Selector18~0_combout  $ (((!B[19] & ((!\A[19]~DUPLICATE_q ))) # (B[19] & (\Selector20~0_combout  & \A[19]~DUPLICATE_q )))) ) ) ) # ( !\Selector19~0_combout  & ( 
// \Add1~117_sumout  & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & ((!B[19]) # (!\A[19]~DUPLICATE_q ))))) ) ) ) # ( \Selector19~0_combout  & ( !\Add1~117_sumout  & ( !\Selector18~0_combout  $ (((!B[19] & ((!\A[19]~DUPLICATE_q ))) # (B[19] & 
// (\Selector20~0_combout  & \A[19]~DUPLICATE_q )))) ) ) ) # ( !\Selector19~0_combout  & ( !\Add1~117_sumout  & ( (\Selector20~0_combout  & (!\Selector18~0_combout  $ (((!B[19]) # (!\A[19]~DUPLICATE_q ))))) ) ) )

	.dataa(!B[19]),
	.datab(!\Selector20~0_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\A[19]~DUPLICATE_q ),
	.datae(!\Selector19~0_combout ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~260 .extended_lut = "off";
defparam \memin[19]~260 .lut_mask = 64'h03125AE1C3D25AE1;
defparam \memin[19]~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N36
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( B[2] & ( \ShiftLeft0~17_combout  & ( (!B[3] & (\ShiftLeft0~16_combout )) # (B[3] & ((\ShiftLeft0~18_combout ))) ) ) ) # ( !B[2] & ( \ShiftLeft0~17_combout  & ( (\ShiftLeft0~43_combout ) # (B[3]) ) ) ) # ( B[2] & ( 
// !\ShiftLeft0~17_combout  & ( (!B[3] & (\ShiftLeft0~16_combout )) # (B[3] & ((\ShiftLeft0~18_combout ))) ) ) ) # ( !B[2] & ( !\ShiftLeft0~17_combout  & ( (!B[3] & \ShiftLeft0~43_combout ) ) ) )

	.dataa(!\ShiftLeft0~16_combout ),
	.datab(!\ShiftLeft0~18_combout ),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~43_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h00F053530FFF5353;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N0
cyclonev_lcell_comb \memin[19]~184 (
// Equation(s):
// \memin[19]~184_combout  = ( \ShiftLeft0~0_combout  & ( \Mux14~0_combout  & ( (!B[4] & ((\ShiftLeft0~60_combout ))) # (B[4] & (\ShiftLeft0~1_combout )) ) ) ) # ( !\ShiftLeft0~0_combout  & ( \Mux14~0_combout  & ( (\ShiftLeft0~60_combout  & !B[4]) ) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!\ShiftLeft0~60_combout ),
	.datac(!B[4]),
	.datad(gnd),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~184 .extended_lut = "off";
defparam \memin[19]~184 .lut_mask = 64'h0000000030303535;
defparam \memin[19]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N24
cyclonev_lcell_comb \memin[19]~261 (
// Equation(s):
// \memin[19]~261_combout  = ( \memin[19]~0_combout  & ( \memin[19]~260_combout  ) ) # ( \memin[19]~0_combout  & ( !\memin[19]~260_combout  & ( (!\Selector19~0_combout  & \memin[31]~13_combout ) ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(gnd),
	.datac(!\memin[31]~13_combout ),
	.datad(gnd),
	.datae(!\memin[19]~0_combout ),
	.dataf(!\memin[19]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~261 .extended_lut = "off";
defparam \memin[19]~261 .lut_mask = 64'h00000A0A0000FFFF;
defparam \memin[19]~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N36
cyclonev_lcell_comb \memin[19]~186 (
// Equation(s):
// \memin[19]~186_combout  = ( \memin[19]~184_combout  & ( \memin[19]~261_combout  & ( (!\memin[3]~2_combout  & (!\Add2~117_sumout  & !\memin[19]~260_combout )) ) ) ) # ( !\memin[19]~184_combout  & ( \memin[19]~261_combout  & ( (!\Add2~117_sumout  & 
// (!\memin[19]~260_combout  & ((!\memin[3]~2_combout ) # (!\memin[19]~185_combout )))) ) ) ) # ( \memin[19]~184_combout  & ( !\memin[19]~261_combout  & ( !\memin[3]~2_combout  ) ) ) # ( !\memin[19]~184_combout  & ( !\memin[19]~261_combout  & ( 
// (!\memin[3]~2_combout ) # (!\memin[19]~185_combout ) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\memin[19]~185_combout ),
	.datac(!\Add2~117_sumout ),
	.datad(!\memin[19]~260_combout ),
	.datae(!\memin[19]~184_combout ),
	.dataf(!\memin[19]~261_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~186 .extended_lut = "off";
defparam \memin[19]~186 .lut_mask = 64'hEEEEAAAAE000A000;
defparam \memin[19]~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N10
dffeas \regs~499 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~499 .is_wysiwyg = "true";
defparam \regs~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N52
dffeas \regs~115 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~115 .is_wysiwyg = "true";
defparam \regs~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N40
dffeas \regs~371 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~371 .is_wysiwyg = "true";
defparam \regs~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N41
dffeas \regs~243 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~243 .is_wysiwyg = "true";
defparam \regs~243 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N39
cyclonev_lcell_comb \regs~595 (
// Equation(s):
// \regs~595_combout  = ( \regs~243_q  & ( \Selector13~5_combout  & ( (!\Selector12~5_combout ) # (\regs~499_q ) ) ) ) # ( !\regs~243_q  & ( \Selector13~5_combout  & ( (\regs~499_q  & \Selector12~5_combout ) ) ) ) # ( \regs~243_q  & ( !\Selector13~5_combout  
// & ( (!\Selector12~5_combout  & (\regs~115_q )) # (\Selector12~5_combout  & ((\regs~371_q ))) ) ) ) # ( !\regs~243_q  & ( !\Selector13~5_combout  & ( (!\Selector12~5_combout  & (\regs~115_q )) # (\Selector12~5_combout  & ((\regs~371_q ))) ) ) )

	.dataa(!\regs~499_q ),
	.datab(!\regs~115_q ),
	.datac(!\regs~371_q ),
	.datad(!\Selector12~5_combout ),
	.datae(!\regs~243_q ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~595 .extended_lut = "off";
defparam \regs~595 .lut_mask = 64'h330F330F0055FF55;
defparam \regs~595 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N49
dffeas \regs~307 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~307 .is_wysiwyg = "true";
defparam \regs~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N43
dffeas \regs~179 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~179 .is_wysiwyg = "true";
defparam \regs~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N40
dffeas \regs~435 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~435 .is_wysiwyg = "true";
defparam \regs~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N46
dffeas \regs~51 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~51 .is_wysiwyg = "true";
defparam \regs~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N18
cyclonev_lcell_comb \regs~593 (
// Equation(s):
// \regs~593_combout  = ( \Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~435_q  ) ) ) # ( !\Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~179_q  ) ) ) # ( \Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~307_q  ) ) ) # ( 
// !\Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~51_q  ) ) )

	.dataa(!\regs~307_q ),
	.datab(!\regs~179_q ),
	.datac(!\regs~435_q ),
	.datad(!\regs~51_q ),
	.datae(!\Selector12~5_combout ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~593 .extended_lut = "off";
defparam \regs~593 .lut_mask = 64'h00FF555533330F0F;
defparam \regs~593 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \regs~403 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~403 .is_wysiwyg = "true";
defparam \regs~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N32
dffeas \regs~147 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~147 .is_wysiwyg = "true";
defparam \regs~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N52
dffeas \regs~275 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~275 .is_wysiwyg = "true";
defparam \regs~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N16
dffeas \regs~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~19 .is_wysiwyg = "true";
defparam \regs~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N0
cyclonev_lcell_comb \regs~592 (
// Equation(s):
// \regs~592_combout  = ( \Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~403_q  ) ) ) # ( !\Selector12~5_combout  & ( \Selector13~5_combout  & ( \regs~147_q  ) ) ) # ( \Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~275_q  ) ) ) # ( 
// !\Selector12~5_combout  & ( !\Selector13~5_combout  & ( \regs~19_q  ) ) )

	.dataa(!\regs~403_q ),
	.datab(!\regs~147_q ),
	.datac(!\regs~275_q ),
	.datad(!\regs~19_q ),
	.datae(!\Selector12~5_combout ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~592 .extended_lut = "off";
defparam \regs~592 .lut_mask = 64'h00FF0F0F33335555;
defparam \regs~592 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N55
dffeas \regs~339 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~339 .is_wysiwyg = "true";
defparam \regs~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N44
dffeas \regs~83 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~83 .is_wysiwyg = "true";
defparam \regs~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N3
cyclonev_lcell_comb \regs~467feeder (
// Equation(s):
// \regs~467feeder_combout  = ( \memin[19]~187_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~467feeder .extended_lut = "off";
defparam \regs~467feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~467feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N4
dffeas \regs~467 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~467 .is_wysiwyg = "true";
defparam \regs~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \regs~211 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~211 .is_wysiwyg = "true";
defparam \regs~211 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N27
cyclonev_lcell_comb \regs~594 (
// Equation(s):
// \regs~594_combout  = ( \regs~211_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~339_q )) # (\Selector13~5_combout  & ((\regs~467_q ))) ) ) ) # ( !\regs~211_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~339_q )) # 
// (\Selector13~5_combout  & ((\regs~467_q ))) ) ) ) # ( \regs~211_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~83_q ) ) ) ) # ( !\regs~211_q  & ( !\Selector12~5_combout  & ( (\regs~83_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~339_q ),
	.datab(!\regs~83_q ),
	.datac(!\Selector13~5_combout ),
	.datad(!\regs~467_q ),
	.datae(!\regs~211_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~594 .extended_lut = "off";
defparam \regs~594 .lut_mask = 64'h30303F3F505F505F;
defparam \regs~594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N51
cyclonev_lcell_comb \regs~596 (
// Equation(s):
// \regs~596_combout  = ( \regs~592_combout  & ( \regs~594_combout  & ( (\Selector15~5_combout  & ((!\Selector14~5_combout  & ((!\regs~593_combout ))) # (\Selector14~5_combout  & (!\regs~595_combout )))) ) ) ) # ( !\regs~592_combout  & ( \regs~594_combout  & 
// ( (!\Selector14~5_combout  & (((!\regs~593_combout ) # (!\Selector15~5_combout )))) # (\Selector14~5_combout  & (!\regs~595_combout  & ((\Selector15~5_combout )))) ) ) ) # ( \regs~592_combout  & ( !\regs~594_combout  & ( (!\Selector14~5_combout  & 
// (((!\regs~593_combout  & \Selector15~5_combout )))) # (\Selector14~5_combout  & ((!\regs~595_combout ) # ((!\Selector15~5_combout )))) ) ) ) # ( !\regs~592_combout  & ( !\regs~594_combout  & ( (!\Selector15~5_combout ) # ((!\Selector14~5_combout  & 
// ((!\regs~593_combout ))) # (\Selector14~5_combout  & (!\regs~595_combout ))) ) ) )

	.dataa(!\regs~595_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~593_combout ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~592_combout ),
	.dataf(!\regs~594_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~596 .extended_lut = "off";
defparam \regs~596 .lut_mask = 64'hFFE233E2CCE200E2;
defparam \regs~596 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N18
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( \memin[19]~186_combout  & ( \regs~596_combout  & ( (!\LdPC~0_combout  & ((\Add0~109_sumout ))) # (\LdPC~0_combout  & (!\memin[19]~183_combout )) ) ) ) # ( !\memin[19]~186_combout  & ( \regs~596_combout  & ( (\Add0~109_sumout ) # 
// (\LdPC~0_combout ) ) ) ) # ( \memin[19]~186_combout  & ( !\regs~596_combout  & ( (!\LdPC~0_combout  & (((\Add0~109_sumout )))) # (\LdPC~0_combout  & (((!\memin[19]~183_combout )) # (\WideOr32~0_combout ))) ) ) ) # ( !\memin[19]~186_combout  & ( 
// !\regs~596_combout  & ( (\Add0~109_sumout ) # (\LdPC~0_combout ) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\memin[19]~183_combout ),
	.datac(!\LdPC~0_combout ),
	.datad(!\Add0~109_sumout ),
	.datae(!\memin[19]~186_combout ),
	.dataf(!\regs~596_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h0FFF0DFD0FFF0CFC;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N20
dffeas \PC[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N56
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N44
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[19]~187_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020208000006120008810000000000000000";
// synopsys translate_on

// Location: FF_X23_Y25_N14
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[19]~187_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N12
cyclonev_lcell_comb \dmem~73 (
// Equation(s):
// \dmem~73_combout  = ( \dmem~20_q  & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~20_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~20_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout )) ) ) ) # ( !\dmem~20_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\dmem~20_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~73 .extended_lut = "off";
defparam \dmem~73 .lut_mask = 64'h000CF0FC030FF3FF;
defparam \dmem~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N51
cyclonev_lcell_comb \dmem~74 (
// Equation(s):
// \dmem~74_combout  = ( \dmem~73_combout  & ( ((dmem_rtl_0_bypass[68] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[67]) ) ) # ( !\dmem~73_combout  & ( (dmem_rtl_0_bypass[67] & ((!dmem_rtl_0_bypass[68]) # (\dmem~42_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[68]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[67]),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!\dmem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~74 .extended_lut = "off";
defparam \dmem~74 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \dmem~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N6
cyclonev_lcell_comb \memin[19]~183 (
// Equation(s):
// \memin[19]~183_combout  = ( !\memin[31]~9_combout  & ( \dmem~74_combout  & ( (!\memin[17]~55_combout  & ((!\PC[19]~DUPLICATE_q ) # (!\DrPC~1_combout ))) ) ) ) # ( \memin[31]~9_combout  & ( !\dmem~74_combout  & ( (!\memin[17]~55_combout  & 
// ((!\PC[19]~DUPLICATE_q ) # (!\DrPC~1_combout ))) ) ) ) # ( !\memin[31]~9_combout  & ( !\dmem~74_combout  & ( (!\memin[17]~55_combout  & ((!\PC[19]~DUPLICATE_q ) # (!\DrPC~1_combout ))) ) ) )

	.dataa(!\PC[19]~DUPLICATE_q ),
	.datab(!\DrPC~1_combout ),
	.datac(!\memin[17]~55_combout ),
	.datad(gnd),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\dmem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~183 .extended_lut = "off";
defparam \memin[19]~183 .lut_mask = 64'hE0E0E0E0E0E00000;
defparam \memin[19]~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N48
cyclonev_lcell_comb \memin[19]~187 (
// Equation(s):
// \memin[19]~187_combout  = ( \regs~596_combout  & ( (!\memin[19]~183_combout ) # (!\memin[19]~186_combout ) ) ) # ( !\regs~596_combout  & ( (!\memin[19]~183_combout ) # ((!\memin[19]~186_combout ) # (\WideOr32~0_combout )) ) )

	.dataa(gnd),
	.datab(!\memin[19]~183_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\memin[19]~186_combout ),
	.datae(gnd),
	.dataf(!\regs~596_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~187 .extended_lut = "off";
defparam \memin[19]~187 .lut_mask = 64'hFFCFFFCFFFCCFFCC;
defparam \memin[19]~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N1
dffeas \A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N30
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \A[19]~DUPLICATE_q  & ( A[20] & ( ((!\B[0]~_Duplicate_14DUPLICATE_q  & ((\A[17]~_Duplicate_4 ))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (A[18]))) # (\B[1]~_Duplicate_12DUPLICATE_q ) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( A[20] & ( 
// (!\B[0]~_Duplicate_14DUPLICATE_q  & (((\A[17]~_Duplicate_4  & !\B[1]~_Duplicate_12DUPLICATE_q )))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (((\B[1]~_Duplicate_12DUPLICATE_q )) # (A[18]))) ) ) ) # ( \A[19]~DUPLICATE_q  & ( !A[20] & ( 
// (!\B[0]~_Duplicate_14DUPLICATE_q  & (((\B[1]~_Duplicate_12DUPLICATE_q ) # (\A[17]~_Duplicate_4 )))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (A[18] & ((!\B[1]~_Duplicate_12DUPLICATE_q )))) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( !A[20] & ( 
// (!\B[1]~_Duplicate_12DUPLICATE_q  & ((!\B[0]~_Duplicate_14DUPLICATE_q  & ((\A[17]~_Duplicate_4 ))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (A[18])))) ) ) )

	.dataa(!A[18]),
	.datab(!\A[17]~_Duplicate_4 ),
	.datac(!\B[0]~_Duplicate_14DUPLICATE_q ),
	.datad(!\B[1]~_Duplicate_12DUPLICATE_q ),
	.datae(!\A[19]~DUPLICATE_q ),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h350035F0350F35FF;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N18
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~44_combout  & ( \ShiftRight0~43_combout  & ( ((!B[2] & (\ShiftRight0~47_combout )) # (B[2] & ((\ShiftRight0~48_combout )))) # (B[3]) ) ) ) # ( !\ShiftRight0~44_combout  & ( \ShiftRight0~43_combout  & ( (!B[2] & 
// (!B[3] & (\ShiftRight0~47_combout ))) # (B[2] & (((\ShiftRight0~48_combout )) # (B[3]))) ) ) ) # ( \ShiftRight0~44_combout  & ( !\ShiftRight0~43_combout  & ( (!B[2] & (((\ShiftRight0~47_combout )) # (B[3]))) # (B[2] & (!B[3] & ((\ShiftRight0~48_combout 
// )))) ) ) ) # ( !\ShiftRight0~44_combout  & ( !\ShiftRight0~43_combout  & ( (!B[3] & ((!B[2] & (\ShiftRight0~47_combout )) # (B[2] & ((\ShiftRight0~48_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftRight0~47_combout ),
	.datad(!\ShiftRight0~48_combout ),
	.datae(!\ShiftRight0~44_combout ),
	.dataf(!\ShiftRight0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N30
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \ShiftLeft0~27_combout  & ( \ShiftLeft0~24_combout  & ( (!B[2] & (((\ShiftLeft0~32_combout ) # (B[3])))) # (B[2] & (((!B[3])) # (\ShiftLeft0~23_combout ))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( \ShiftLeft0~24_combout  & ( 
// (!B[2] & (((\ShiftLeft0~32_combout ) # (B[3])))) # (B[2] & (\ShiftLeft0~23_combout  & (B[3]))) ) ) ) # ( \ShiftLeft0~27_combout  & ( !\ShiftLeft0~24_combout  & ( (!B[2] & (((!B[3] & \ShiftLeft0~32_combout )))) # (B[2] & (((!B[3])) # 
// (\ShiftLeft0~23_combout ))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !\ShiftLeft0~24_combout  & ( (!B[2] & (((!B[3] & \ShiftLeft0~32_combout )))) # (B[2] & (\ShiftLeft0~23_combout  & (B[3]))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~23_combout ),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~32_combout ),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N27
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \ShiftLeft0~1_combout  & ( (!B[4] & ((\ShiftLeft0~45_combout ))) # (B[4] & (\ShiftLeft0~25_combout )) ) ) # ( !\ShiftLeft0~1_combout  & ( (!B[4] & \ShiftLeft0~45_combout ) ) )

	.dataa(!\ShiftLeft0~25_combout ),
	.datab(!B[4]),
	.datac(!\ShiftLeft0~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N12
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \ShiftRight0~7_combout  & ( \Mux14~1_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) ) # ( !\ShiftRight0~7_combout  & ( \Mux14~1_combout  & ( ((!B[4] & ((\ShiftRight0~50_combout ))) # (B[4] & (A[31]))) # (\Selector20~0_combout ) ) 
// ) ) # ( \ShiftRight0~7_combout  & ( !\Mux14~1_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) ) # ( !\ShiftRight0~7_combout  & ( !\Mux14~1_combout  & ( (!\Selector20~0_combout  & ((!B[4] & ((\ShiftRight0~50_combout ))) # (B[4] & (A[31])))) ) ) )

	.dataa(!A[31]),
	.datab(!\Selector20~0_combout ),
	.datac(!\ShiftRight0~50_combout ),
	.datad(!B[4]),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h0C4444443F774444;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N3
cyclonev_lcell_comb \memin[17]~271 (
// Equation(s):
// \memin[17]~271_combout  = (\WideOr32~0_combout  & !\regs~606_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr32~0_combout ),
	.datad(!\regs~606_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~271 .extended_lut = "off";
defparam \memin[17]~271 .lut_mask = 64'h0F000F000F000F00;
defparam \memin[17]~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N51
cyclonev_lcell_comb \memin[17]~229 (
// Equation(s):
// \memin[17]~229_combout  = ( \memin[17]~271_combout  & ( \memin[17]~134_combout  ) ) # ( !\memin[17]~271_combout  & ( \memin[17]~134_combout  & ( ((!\memin[17]~227_combout ) # ((\Mux14~2_combout  & \memin[3]~2_combout ))) # (\memin[31]~79_combout ) ) ) ) # 
// ( \memin[17]~271_combout  & ( !\memin[17]~134_combout  ) ) # ( !\memin[17]~271_combout  & ( !\memin[17]~134_combout  & ( (!\memin[17]~227_combout ) # ((\Mux14~2_combout  & \memin[3]~2_combout )) ) ) )

	.dataa(!\memin[31]~79_combout ),
	.datab(!\Mux14~2_combout ),
	.datac(!\memin[3]~2_combout ),
	.datad(!\memin[17]~227_combout ),
	.datae(!\memin[17]~271_combout ),
	.dataf(!\memin[17]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~229 .extended_lut = "off";
defparam \memin[17]~229 .lut_mask = 64'hFF03FFFFFF57FFFF;
defparam \memin[17]~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N40
dffeas \B[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[17]~DUPLICATE .is_wysiwyg = "true";
defparam \B[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \memin[18]~142 (
// Equation(s):
// \memin[18]~142_combout  = ( \Add2~85_sumout  & ( (\WideOr23~3_combout  & (\memin[8]~63_combout  & \memin[31]~13_combout )) ) )

	.dataa(gnd),
	.datab(!\WideOr23~3_combout ),
	.datac(!\memin[8]~63_combout ),
	.datad(!\memin[31]~13_combout ),
	.datae(gnd),
	.dataf(!\Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~142 .extended_lut = "off";
defparam \memin[18]~142 .lut_mask = 64'h0000000000030003;
defparam \memin[18]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N0
cyclonev_lcell_comb \memin[18]~224 (
// Equation(s):
// \memin[18]~224_combout  = ( \Selector20~0_combout  & ( \Add1~85_sumout  & ( !\Selector18~0_combout  $ (((!A[18]) # (!B[18]))) ) ) ) # ( !\Selector20~0_combout  & ( \Add1~85_sumout  & ( !\Selector18~0_combout  ) ) ) # ( \Selector20~0_combout  & ( 
// !\Add1~85_sumout  & ( !\Selector18~0_combout  $ (((!A[18]) # (!B[18]))) ) ) )

	.dataa(!A[18]),
	.datab(gnd),
	.datac(!B[18]),
	.datad(!\Selector18~0_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~224 .extended_lut = "off";
defparam \memin[18]~224 .lut_mask = 64'h000005FAFF0005FA;
defparam \memin[18]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N51
cyclonev_lcell_comb \memin[18]~225 (
// Equation(s):
// \memin[18]~225_combout  = ( \Mux13~1_combout  & ( ((\memin[31]~79_combout  & \memin[18]~224_combout )) # (\memin[3]~2_combout ) ) ) # ( !\Mux13~1_combout  & ( (\memin[31]~79_combout  & \memin[18]~224_combout ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(gnd),
	.datac(!\memin[31]~79_combout ),
	.datad(!\memin[18]~224_combout ),
	.datae(gnd),
	.dataf(!\Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~225 .extended_lut = "off";
defparam \memin[18]~225 .lut_mask = 64'h000F000F555F555F;
defparam \memin[18]~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N45
cyclonev_lcell_comb \memin[18]~226 (
// Equation(s):
// \memin[18]~226_combout  = ( \memin[18]~141_combout  & ( \memin[18]~225_combout  ) ) # ( !\memin[18]~141_combout  & ( \memin[18]~225_combout  ) ) # ( \memin[18]~141_combout  & ( !\memin[18]~225_combout  & ( (((\regs~601_combout  & \WideOr32~0_combout )) # 
// (\memin[18]~139_combout )) # (\memin[18]~142_combout ) ) ) ) # ( !\memin[18]~141_combout  & ( !\memin[18]~225_combout  ) )

	.dataa(!\memin[18]~142_combout ),
	.datab(!\memin[18]~139_combout ),
	.datac(!\regs~601_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\memin[18]~141_combout ),
	.dataf(!\memin[18]~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~226 .extended_lut = "off";
defparam \memin[18]~226 .lut_mask = 64'hFFFF777FFFFFFFFF;
defparam \memin[18]~226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N2
dffeas \MAR[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~226_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[18] .is_wysiwyg = "true";
defparam \MAR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N21
cyclonev_lcell_comb \MemWE~3 (
// Equation(s):
// \MemWE~3_combout  = ( !MAR[17] & ( (!MAR[18] & (!MAR[19] & !MAR[16])) ) )

	.dataa(!MAR[18]),
	.datab(gnd),
	.datac(!MAR[19]),
	.datad(!MAR[16]),
	.datae(gnd),
	.dataf(!MAR[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~3 .extended_lut = "off";
defparam \MemWE~3 .lut_mask = 64'hA000A00000000000;
defparam \MemWE~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \Decoder2~0_combout  & ( \MemWE~2_combout  & ( (\MemWE~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\MemWE~1_combout  & \MemWE~3_combout ))) ) ) )

	.dataa(!\MemWE~4_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\MemWE~1_combout ),
	.datad(!\MemWE~3_combout ),
	.datae(!\Decoder2~0_combout ),
	.dataf(!\MemWE~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000000001;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N33
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \MemWE~combout  & ( MAR[15] ) )

	.dataa(!MAR[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000055555555;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[0]~21_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[0]~21_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011A26E3363463E8FA781DE94A80000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N15
cyclonev_lcell_comb \memin[0]~19 (
// Equation(s):
// \memin[0]~19_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((\dmem~1_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((\dmem~1_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~1_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~19 .extended_lut = "off";
defparam \memin[0]~19 .lut_mask = 64'h01CD01CD31FD31FD;
defparam \memin[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N24
cyclonev_lcell_comb \memin[0]~20 (
// Equation(s):
// \memin[0]~20_combout  = ( \KEY[0]~input_o  & ( (!MAR[4]) # (!\SW[0]~input_o ) ) ) # ( !\KEY[0]~input_o  & ( (MAR[4] & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!MAR[4]),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~20 .extended_lut = "off";
defparam \memin[0]~20 .lut_mask = 64'h30303030FCFCFCFC;
defparam \memin[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = ( \Decoder2~1_combout  & ( (!state[2] & (!state[3] & !state[4])) ) )

	.dataa(!state[2]),
	.datab(!state[3]),
	.datac(!state[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~2 .extended_lut = "off";
defparam \Decoder2~2 .lut_mask = 64'h0000000080808080;
defparam \Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \memin[0]~304 (
// Equation(s):
// \memin[0]~304_combout  = ( !\memin[31]~9_combout  & ( (((\Decoder2~2_combout  & ((!\memin[0]~20_combout ))))) ) ) # ( \memin[31]~9_combout  & ( (!\dmem~42_combout  & ((!dmem_rtl_0_bypass[30] & (dmem_rtl_0_bypass[29])) # (dmem_rtl_0_bypass[30] & 
// (((\memin[0]~19_combout )))))) # (\dmem~42_combout  & (dmem_rtl_0_bypass[29])) ) )

	.dataa(!dmem_rtl_0_bypass[29]),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[30]),
	.datad(!\memin[0]~19_combout ),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\memin[0]~20_combout ),
	.datag(!\Decoder2~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~304 .extended_lut = "on";
defparam \memin[0]~304 .lut_mask = 64'h0F0F515D0000515D;
defparam \memin[0]~304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N54
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \A[0]~DUPLICATE_q  & ( (!\Selector20~0_combout  & ((!\B[0]~DUPLICATE_q ) # (\Selector19~0_combout ))) # (\Selector20~0_combout  & (!\Selector19~0_combout  $ (!\B[0]~DUPLICATE_q ))) ) ) # ( !\A[0]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  
// & ((!\Selector20~0_combout ) # (\Selector19~0_combout ))) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector19~0_combout ),
	.datac(!\B[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h0B0B0B0BB6B6B6B6;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( A[30] & ( (B[30] & (!\A[31]~DUPLICATE_q  $ (B[31]))) ) ) # ( !A[30] & ( (!B[30] & (!\A[31]~DUPLICATE_q  $ (B[31]))) ) )

	.dataa(gnd),
	.datab(!B[30]),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!B[31]),
	.datae(gnd),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'hC00CC00C30033003;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N8
dffeas \B[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[29]),
	.prn(vcc));
// synopsys translate_off
defparam \B[29] .is_wysiwyg = "true";
defparam \B[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N0
cyclonev_lcell_comb \Equal0~13 (
// Equation(s):
// \Equal0~13_combout  = ( B[29] & ( (\A[29]~DUPLICATE_q  & \Equal0~9_combout ) ) ) # ( !B[29] & ( (!\A[29]~DUPLICATE_q  & \Equal0~9_combout ) ) )

	.dataa(!\A[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Equal0~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~13 .extended_lut = "off";
defparam \Equal0~13 .lut_mask = 64'h0A0A0A0A05050505;
defparam \Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N36
cyclonev_lcell_comb \Mux31~6 (
// Equation(s):
// \Mux31~6_combout  = ( ALUfunc_buffer[0] & ( \Equal0~13_combout  & ( (!state[0] & ((!state[4] $ (state[2])) # (state[1]))) # (state[0] & (((!state[2])) # (state[4]))) ) ) ) # ( !ALUfunc_buffer[0] & ( \Equal0~13_combout  & ( ((!state[4] & ((!state[2]) # 
// (!state[0]))) # (state[4] & ((state[0]) # (state[2])))) # (state[1]) ) ) )

	.dataa(!state[4]),
	.datab(!state[2]),
	.datac(!state[0]),
	.datad(!state[1]),
	.datae(!ALUfunc_buffer[0]),
	.dataf(!\Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~6 .extended_lut = "off";
defparam \Mux31~6 .lut_mask = 64'h00000000BDFF9DFD;
defparam \Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( B[5] & ( (A[5] & (!A[4] $ (B[4]))) ) ) # ( !B[5] & ( (!A[5] & (!A[4] $ (B[4]))) ) )

	.dataa(gnd),
	.datab(!A[4]),
	.datac(!A[5]),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!B[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N0
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( A[10] & ( !B[10] ) ) # ( !A[10] & ( B[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[10]),
	.datae(gnd),
	.dataf(!A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N42
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( B[11] & ( !A[11] ) ) # ( !B[11] & ( A[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N54
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( A[3] & ( !\Equal0~5_combout  & ( (B[3] & (!\Equal0~4_combout  & (!B[2] $ (A[2])))) ) ) ) # ( !A[3] & ( !\Equal0~5_combout  & ( (!B[3] & (!\Equal0~4_combout  & (!B[2] $ (A[2])))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\Equal0~4_combout ),
	.datad(!A[2]),
	.datae(!A[3]),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h8040201000000000;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N57
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( B[21] & ( (A[21] & (!A[20] $ (B[20]))) ) ) # ( !B[21] & ( (!A[21] & (!A[20] $ (B[20]))) ) )

	.dataa(!A[21]),
	.datab(gnd),
	.datac(!A[20]),
	.datad(!B[20]),
	.datae(gnd),
	.dataf(!B[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N2
dffeas \A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \A[19] .is_wysiwyg = "true";
defparam \A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N21
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( A[18] & ( (B[18] & (!A[19] $ (B[19]))) ) ) # ( !A[18] & ( (!B[18] & (!A[19] $ (B[19]))) ) )

	.dataa(!A[19]),
	.datab(gnd),
	.datac(!B[18]),
	.datad(!B[19]),
	.datae(gnd),
	.dataf(!A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N6
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \A[14]~DUPLICATE_q  & ( (B[14] & (!B[15] $ (A[15]))) ) ) # ( !\A[14]~DUPLICATE_q  & ( (!B[14] & (!B[15] $ (A[15]))) ) )

	.dataa(gnd),
	.datab(!B[15]),
	.datac(!A[15]),
	.datad(!B[14]),
	.datae(gnd),
	.dataf(!\A[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N54
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \A[16]~DUPLICATE_q  & ( (B[16] & (!\B[17]~DUPLICATE_q  $ (A[17]))) ) ) # ( !\A[16]~DUPLICATE_q  & ( (!B[16] & (!\B[17]~DUPLICATE_q  $ (A[17]))) ) )

	.dataa(gnd),
	.datab(!\B[17]~DUPLICATE_q ),
	.datac(!A[17]),
	.datad(!B[16]),
	.datae(gnd),
	.dataf(!\A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N18
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( B[12] & ( (A[12] & (!A[13] $ (B[13]))) ) ) # ( !B[12] & ( (!A[12] & (!A[13] $ (B[13]))) ) )

	.dataa(gnd),
	.datab(!A[13]),
	.datac(!A[12]),
	.datad(!B[13]),
	.datae(gnd),
	.dataf(!B[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N51
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \Equal0~1_combout  & ( (\LessThan0~1_combout  & (\LessThan0~2_combout  & (\LessThan0~4_combout  & \LessThan0~3_combout ))) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\LessThan0~2_combout ),
	.datac(!\LessThan0~4_combout ),
	.datad(!\LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( A[1] & ( (\B[1]~_Duplicate_16  & (!\A[0]~DUPLICATE_q  $ (B[0]))) ) ) # ( !A[1] & ( (!\B[1]~_Duplicate_16  & (!\A[0]~DUPLICATE_q  $ (B[0]))) ) )

	.dataa(!\B[1]~_Duplicate_16 ),
	.datab(!\A[0]~DUPLICATE_q ),
	.datac(!B[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h8282828241414141;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N3
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( B[8] & ( (A[8] & (!B[9] $ (A[9]))) ) ) # ( !B[8] & ( (!A[8] & (!B[9] $ (A[9]))) ) )

	.dataa(!A[8]),
	.datab(gnd),
	.datac(!B[9]),
	.datad(!A[9]),
	.datae(gnd),
	.dataf(!B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( A[6] & ( (B[6] & (\LessThan0~5_combout  & (!A[7] $ (B[7])))) ) ) # ( !A[6] & ( (!B[6] & (\LessThan0~5_combout  & (!A[7] $ (B[7])))) ) )

	.dataa(!B[6]),
	.datab(!A[7]),
	.datac(!B[7]),
	.datad(!\LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h0082008200410041;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N39
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( \A[24]~DUPLICATE_q  & ( B[23] & ( (\B[24]~DUPLICATE_q  & (A[23] & (!\B[22]~DUPLICATE_q  $ (\A[22]~DUPLICATE_q )))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( B[23] & ( (!\B[24]~DUPLICATE_q  & (A[23] & (!\B[22]~DUPLICATE_q  $ 
// (\A[22]~DUPLICATE_q )))) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !B[23] & ( (\B[24]~DUPLICATE_q  & (!A[23] & (!\B[22]~DUPLICATE_q  $ (\A[22]~DUPLICATE_q )))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !B[23] & ( (!\B[24]~DUPLICATE_q  & (!A[23] & (!\B[22]~DUPLICATE_q  $ 
// (\A[22]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[22]~DUPLICATE_q ),
	.datab(!\B[24]~DUPLICATE_q ),
	.datac(!A[23]),
	.datad(!\A[22]~DUPLICATE_q ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!B[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'h8040201008040201;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N21
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( A[25] & ( (B[25] & (!B[26] $ (\A[26]~DUPLICATE_q ))) ) ) # ( !A[25] & ( (!B[25] & (!B[26] $ (\A[26]~DUPLICATE_q ))) ) )

	.dataa(!B[26]),
	.datab(gnd),
	.datac(!B[25]),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N33
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = (!B[28] & (!\A[28]~DUPLICATE_q  & (!\A[27]~DUPLICATE_q  $ (B[27])))) # (B[28] & (\A[28]~DUPLICATE_q  & (!\A[27]~DUPLICATE_q  $ (B[27]))))

	.dataa(!B[28]),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!\A[27]~DUPLICATE_q ),
	.datad(!B[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h9009900990099009;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N27
cyclonev_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = ( \LessThan0~8_combout  & ( \LessThan0~7_combout  & ( (\Equal0~9_combout  & (\Equal0~10_combout  & (!\A[29]~DUPLICATE_q  $ (B[29])))) ) ) )

	.dataa(!\A[29]~DUPLICATE_q ),
	.datab(!\Equal0~9_combout ),
	.datac(!B[29]),
	.datad(!\Equal0~10_combout ),
	.datae(!\LessThan0~8_combout ),
	.dataf(!\LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~11 .extended_lut = "off";
defparam \Equal0~11 .lut_mask = 64'h0000000000000021;
defparam \Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N42
cyclonev_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = ( \LessThan0~6_combout  & ( \Equal0~11_combout  & ( (\LessThan0~0_combout  & (\Equal0~6_combout  & (\Equal0~2_combout  & \Equal0~8_combout ))) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\Equal0~6_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\Equal0~8_combout ),
	.datae(!\LessThan0~6_combout ),
	.dataf(!\Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~12 .extended_lut = "off";
defparam \Equal0~12 .lut_mask = 64'h0000000000000001;
defparam \Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( ALUfunc_buffer[0] & ( \Equal0~12_combout  & ( (!state[0] & (!state[1] & (!state[4] $ (!state[2])))) # (state[0] & (!state[4] & ((state[2])))) ) ) ) # ( !ALUfunc_buffer[0] & ( \Equal0~12_combout  & ( (!state[1] & ((!state[4] & 
// (state[0] & state[2])) # (state[4] & (!state[0] & !state[2])))) ) ) )

	.dataa(!state[4]),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(!state[2]),
	.datae(!ALUfunc_buffer[0]),
	.dataf(!\Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h000000004008408A;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N36
cyclonev_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ( B[31] & ( B[30] & ( (!A[31]) # ((A[29] & (!\B[29]~DUPLICATE_q  & A[30]))) ) ) ) # ( !B[31] & ( B[30] & ( (A[29] & (!\B[29]~DUPLICATE_q  & (!A[31] & A[30]))) ) ) ) # ( B[31] & ( !B[30] & ( (!A[31]) # (((A[29] & !\B[29]~DUPLICATE_q )) 
// # (A[30])) ) ) ) # ( !B[31] & ( !B[30] & ( (!A[31] & (((A[29] & !\B[29]~DUPLICATE_q )) # (A[30]))) ) ) )

	.dataa(!A[29]),
	.datab(!\B[29]~DUPLICATE_q ),
	.datac(!A[31]),
	.datad(!A[30]),
	.datae(!B[31]),
	.dataf(!B[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~4 .extended_lut = "off";
defparam \Mux31~4 .lut_mask = 64'h40F0F4FF0040F0F4;
defparam \Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N39
cyclonev_lcell_comb \Mux31~5 (
// Equation(s):
// \Mux31~5_combout  = ( ALUfunc_buffer[0] & ( \Mux31~4_combout  & ( (!state[0] & ((!state[4] $ (state[2])) # (state[1]))) # (state[0] & (((!state[2])) # (state[4]))) ) ) ) # ( !ALUfunc_buffer[0] & ( \Mux31~4_combout  & ( ((!state[4] & ((!state[2]) # 
// (!state[0]))) # (state[4] & ((state[0]) # (state[2])))) # (state[1]) ) ) )

	.dataa(!state[4]),
	.datab(!state[2]),
	.datac(!state[1]),
	.datad(!state[0]),
	.datae(!ALUfunc_buffer[0]),
	.dataf(!\Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~5 .extended_lut = "off";
defparam \Mux31~5 .lut_mask = 64'h00000000BFDF9FDD;
defparam \Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \A[24]~DUPLICATE_q  & ( B[23] & ( (!\B[24]~DUPLICATE_q ) # ((\A[22]~DUPLICATE_q  & (A[23] & !\B[22]~DUPLICATE_q ))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( B[23] & ( (\A[22]~DUPLICATE_q  & (A[23] & (!\B[22]~DUPLICATE_q  & 
// !\B[24]~DUPLICATE_q ))) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !B[23] & ( ((!\B[24]~DUPLICATE_q ) # ((\A[22]~DUPLICATE_q  & !\B[22]~DUPLICATE_q ))) # (A[23]) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !B[23] & ( (!\B[24]~DUPLICATE_q  & (((\A[22]~DUPLICATE_q  & 
// !\B[22]~DUPLICATE_q )) # (A[23]))) ) ) )

	.dataa(!\A[22]~DUPLICATE_q ),
	.datab(!A[23]),
	.datac(!\B[22]~DUPLICATE_q ),
	.datad(!\B[24]~DUPLICATE_q ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!B[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h7300FF731000FF10;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N57
cyclonev_lcell_comb \Equal0~14 (
// Equation(s):
// \Equal0~14_combout  = (\LessThan0~7_combout  & \LessThan0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~7_combout ),
	.datad(!\LessThan0~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~14 .extended_lut = "off";
defparam \Equal0~14 .lut_mask = 64'h000F000F000F000F;
defparam \Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N47
dffeas \B[26]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[26]~_Duplicate_17 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[26]~_Duplicate .is_wysiwyg = "true";
defparam \B[26]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N8
dffeas \B[25]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[25]~_Duplicate_18 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[25]~_Duplicate .is_wysiwyg = "true";
defparam \B[25]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N51
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( A[26] & ( (!\B[26]~_Duplicate_17 ) # ((!\B[25]~_Duplicate_18  & A[25])) ) ) # ( !A[26] & ( (!\B[26]~_Duplicate_17  & (!\B[25]~_Duplicate_18  & A[25])) ) )

	.dataa(gnd),
	.datab(!\B[26]~_Duplicate_17 ),
	.datac(!\B[25]~_Duplicate_18 ),
	.datad(!A[25]),
	.datae(gnd),
	.dataf(!A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h00C000C0CCFCCCFC;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N30
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \LessThan1~1_combout  & ( (!B[28] & (((!B[27]) # (\A[27]~DUPLICATE_q )) # (\A[28]~DUPLICATE_q ))) # (B[28] & (\A[28]~DUPLICATE_q  & ((!B[27]) # (\A[27]~DUPLICATE_q )))) ) ) # ( !\LessThan1~1_combout  & ( (!B[28] & (((!B[27] & 
// \A[27]~DUPLICATE_q )) # (\A[28]~DUPLICATE_q ))) # (B[28] & (\A[28]~DUPLICATE_q  & (!B[27] & \A[27]~DUPLICATE_q ))) ) )

	.dataa(!B[28]),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!B[27]),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h22B222B2B2BBB2BB;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N45
cyclonev_lcell_comb \Mux31~7 (
// Equation(s):
// \Mux31~7_combout  = ( !\LessThan1~2_combout  & ( (!\Equal0~14_combout ) # ((!\Equal0~10_combout  & !\LessThan1~0_combout )) ) )

	.dataa(!\Equal0~10_combout ),
	.datab(gnd),
	.datac(!\LessThan1~0_combout ),
	.datad(!\Equal0~14_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~7 .extended_lut = "off";
defparam \Mux31~7 .lut_mask = 64'hFFA0FFA000000000;
defparam \Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N51
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( !\Equal0~5_combout  & ( (\Equal0~2_combout  & !\Equal0~4_combout ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h5050505000000000;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N12
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \A[0]~DUPLICATE_q  & ( (!B[1] & ((!B[0]) # (A[1]))) # (B[1] & (A[1] & !B[0])) ) ) # ( !\A[0]~DUPLICATE_q  & ( (!B[1] & A[1]) ) )

	.dataa(gnd),
	.datab(!B[1]),
	.datac(!A[1]),
	.datad(!B[0]),
	.datae(gnd),
	.dataf(!\A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0C0C0C0CCF0CCF0C;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N54
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \A[11]~DUPLICATE_q  & ( (!B[11]) # ((!B[10] & A[10])) ) ) # ( !\A[11]~DUPLICATE_q  & ( (!B[10] & (A[10] & !B[11])) ) )

	.dataa(!B[10]),
	.datab(!A[10]),
	.datac(!B[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h20202020F2F2F2F2;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N42
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = (!A[13] & (!B[12] & (A[12] & !B[13]))) # (A[13] & ((!B[13]) # ((!B[12] & A[12]))))

	.dataa(!B[12]),
	.datab(!A[13]),
	.datac(!A[12]),
	.datad(!B[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h3B023B023B023B02;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N48
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( B[15] & ( (A[15] & ((!B[14] & ((A[14]) # (\LessThan1~7_combout ))) # (B[14] & (\LessThan1~7_combout  & A[14])))) ) ) # ( !B[15] & ( ((!B[14] & ((A[14]) # (\LessThan1~7_combout ))) # (B[14] & (\LessThan1~7_combout  & A[14]))) # 
// (A[15]) ) )

	.dataa(!B[14]),
	.datab(!\LessThan1~7_combout ),
	.datac(!A[14]),
	.datad(!A[15]),
	.datae(gnd),
	.dataf(!B[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h2BFF2BFF002B002B;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N30
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = (!\B[17]~DUPLICATE_q  & (((!B[16] & \A[16]~DUPLICATE_q )) # (A[17]))) # (\B[17]~DUPLICATE_q  & (!B[16] & (A[17] & \A[16]~DUPLICATE_q )))

	.dataa(!B[16]),
	.datab(!\B[17]~DUPLICATE_q ),
	.datac(!A[17]),
	.datad(!\A[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h0C8E0C8E0C8E0C8E;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~5_combout  & ( \LessThan0~1_combout  & ( (!\A[19]~DUPLICATE_q  & (!B[19] & ((!B[18]) # (A[18])))) # (\A[19]~DUPLICATE_q  & ((!B[19]) # ((!B[18]) # (A[18])))) ) ) ) # ( !\LessThan1~5_combout  & ( \LessThan0~1_combout  & 
// ( (!\A[19]~DUPLICATE_q  & (!B[19] & (!B[18] & A[18]))) # (\A[19]~DUPLICATE_q  & ((!B[19]) # ((!B[18] & A[18])))) ) ) )

	.dataa(!\A[19]~DUPLICATE_q ),
	.datab(!B[19]),
	.datac(!B[18]),
	.datad(!A[18]),
	.datae(!\LessThan1~5_combout ),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0000000044D4D4DD;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N48
cyclonev_lcell_comb \LessThan0~22 (
// Equation(s):
// \LessThan0~22_combout  = ( \LessThan0~2_combout  & ( (\LessThan0~1_combout  & \LessThan0~3_combout ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~22 .extended_lut = "off";
defparam \LessThan0~22 .lut_mask = 64'h0000000000550055;
defparam \LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N48
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \LessThan0~22_combout  & ( (!\LessThan1~8_combout  & (!\LessThan1~6_combout  & ((!\Equal0~2_combout ) # (!\LessThan1~4_combout )))) ) ) # ( !\LessThan0~22_combout  & ( (!\LessThan1~6_combout  & ((!\Equal0~2_combout ) # 
// (!\LessThan1~4_combout ))) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\LessThan1~4_combout ),
	.datac(!\LessThan1~8_combout ),
	.datad(!\LessThan1~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'hEE00EE00E000E000;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( A[7] & ( (!B[7]) # ((A[6] & !B[6])) ) ) # ( !A[7] & ( (A[6] & (!B[6] & !B[7])) ) )

	.dataa(gnd),
	.datab(!A[6]),
	.datac(!B[6]),
	.datad(!B[7]),
	.datae(gnd),
	.dataf(!A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h30003000FF30FF30;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( A[8] & ( (!A[9] & (!B[9] & ((!B[8]) # (\LessThan1~10_combout )))) # (A[9] & ((!B[9]) # ((!B[8]) # (\LessThan1~10_combout )))) ) ) # ( !A[8] & ( (!A[9] & (!B[9] & (\LessThan1~10_combout  & !B[8]))) # (A[9] & ((!B[9]) # 
// ((\LessThan1~10_combout  & !B[8])))) ) )

	.dataa(!A[9]),
	.datab(!B[9]),
	.datac(!\LessThan1~10_combout ),
	.datad(!B[8]),
	.datae(gnd),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h4D444D44DD4DDD4D;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N27
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( B[3] & ( (!B[2] & (A[3] & A[2])) ) ) # ( !B[3] & ( ((!B[2] & A[2])) # (A[3]) ) )

	.dataa(!B[2]),
	.datab(gnd),
	.datac(!A[3]),
	.datad(!A[2]),
	.datae(gnd),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h0FAF0FAF000A000A;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N9
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \LessThan1~12_combout  & ( (!B[5] & (((!B[4]) # (A[5])) # (A[4]))) # (B[5] & (A[5] & ((!B[4]) # (A[4])))) ) ) # ( !\LessThan1~12_combout  & ( (!B[5] & (((A[4] & !B[4])) # (A[5]))) # (B[5] & (A[4] & (A[5] & !B[4]))) ) )

	.dataa(!B[5]),
	.datab(!A[4]),
	.datac(!A[5]),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h2B0A2B0AAF2BAF2B;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N57
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \LessThan1~13_combout  & ( (!\LessThan1~11_combout  & !\LessThan0~6_combout ) ) ) # ( !\LessThan1~13_combout  & ( !\LessThan1~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan1~11_combout ),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N0
cyclonev_lcell_comb \Equal0~15 (
// Equation(s):
// \Equal0~15_combout  = ( \Equal0~2_combout  & ( (\Equal0~6_combout  & (\LessThan0~0_combout  & \LessThan0~6_combout )) ) )

	.dataa(gnd),
	.datab(!\Equal0~6_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~15 .extended_lut = "off";
defparam \Equal0~15 .lut_mask = 64'h0000000000030003;
defparam \Equal0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N3
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( B[21] & ( (A[20] & (!B[20] & A[21])) ) ) # ( !B[21] & ( ((A[20] & !B[20])) # (A[21]) ) )

	.dataa(!A[20]),
	.datab(gnd),
	.datac(!B[20]),
	.datad(!A[21]),
	.datae(gnd),
	.dataf(!B[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h50FF50FF00500050;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N30
cyclonev_lcell_comb \Mux31~8 (
// Equation(s):
// \Mux31~8_combout  = ( \Equal0~14_combout  & ( (!\LessThan1~15_combout  & (!\LessThan1~0_combout  & !\LessThan1~2_combout )) ) ) # ( !\Equal0~14_combout  & ( (!\LessThan1~15_combout  & !\LessThan1~2_combout ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~15_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\Equal0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~8 .extended_lut = "off";
defparam \Mux31~8 .lut_mask = 64'hCC00CC00C000C000;
defparam \Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \Mux31~9 (
// Equation(s):
// \Mux31~9_combout  = ( \Equal0~15_combout  & ( \Mux31~8_combout  & ( (!\LessThan1~3_combout  & (\LessThan1~9_combout  & ((!\LessThan0~14_combout ) # (\LessThan1~14_combout )))) ) ) ) # ( !\Equal0~15_combout  & ( \Mux31~8_combout  & ( (\LessThan1~9_combout  
// & ((!\LessThan0~14_combout ) # (\LessThan1~14_combout ))) ) ) )

	.dataa(!\LessThan0~14_combout ),
	.datab(!\LessThan1~3_combout ),
	.datac(!\LessThan1~9_combout ),
	.datad(!\LessThan1~14_combout ),
	.datae(!\Equal0~15_combout ),
	.dataf(!\Mux31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~9 .extended_lut = "off";
defparam \Mux31~9 .lut_mask = 64'h000000000A0F080C;
defparam \Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \Mux31~10 (
// Equation(s):
// \Mux31~10_combout  = ( \Mux31~7_combout  & ( \Mux31~9_combout  & ( (!\Selector19~0_combout  & (!\Mux31~3_combout  & !\Mux31~5_combout )) ) ) ) # ( !\Mux31~7_combout  & ( \Mux31~9_combout  & ( (!\Selector19~0_combout  & (!\Mux31~3_combout  & 
// !\Mux31~5_combout )) ) ) ) # ( \Mux31~7_combout  & ( !\Mux31~9_combout  & ( (!\Selector19~0_combout  & (!\Mux31~3_combout  & !\Mux31~5_combout )) ) ) ) # ( !\Mux31~7_combout  & ( !\Mux31~9_combout  & ( (!\Mux31~6_combout  & (!\Selector19~0_combout  & 
// (!\Mux31~3_combout  & !\Mux31~5_combout ))) ) ) )

	.dataa(!\Mux31~6_combout ),
	.datab(!\Selector19~0_combout ),
	.datac(!\Mux31~3_combout ),
	.datad(!\Mux31~5_combout ),
	.datae(!\Mux31~7_combout ),
	.dataf(!\Mux31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~10 .extended_lut = "off";
defparam \Mux31~10 .lut_mask = 64'h8000C000C000C000;
defparam \Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N57
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \A[0]~DUPLICATE_q  & ( (!\Selector19~0_combout  & ((!\B[0]~DUPLICATE_q ))) # (\Selector19~0_combout  & (\Selector20~0_combout  & \B[0]~DUPLICATE_q )) ) ) # ( !\A[0]~DUPLICATE_q  & ( (!\Selector19~0_combout  & ((\B[0]~DUPLICATE_q ) # 
// (\Selector20~0_combout ))) # (\Selector19~0_combout  & ((!\B[0]~DUPLICATE_q ))) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(gnd),
	.datac(!\Selector19~0_combout ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h5FF05FF0F005F005;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N33
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( B[8] & ( (!A[9] & ((!A[8]) # (B[9]))) # (A[9] & (B[9] & !A[8])) ) ) # ( !B[8] & ( (!A[9] & B[9]) ) )

	.dataa(!A[9]),
	.datab(gnd),
	.datac(!B[9]),
	.datad(!A[8]),
	.datae(gnd),
	.dataf(!B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h0A0A0A0AAF0AAF0A;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( B[31] & ( A[30] & ( (!\A[29]~DUPLICATE_q  & (B[29] & (\A[31]~DUPLICATE_q  & B[30]))) ) ) ) # ( !B[31] & ( A[30] & ( ((!\A[29]~DUPLICATE_q  & (B[29] & B[30]))) # (\A[31]~DUPLICATE_q ) ) ) ) # ( B[31] & ( !A[30] & ( 
// (\A[31]~DUPLICATE_q  & (((!\A[29]~DUPLICATE_q  & B[29])) # (B[30]))) ) ) ) # ( !B[31] & ( !A[30] & ( (((!\A[29]~DUPLICATE_q  & B[29])) # (B[30])) # (\A[31]~DUPLICATE_q ) ) ) )

	.dataa(!\A[29]~DUPLICATE_q ),
	.datab(!B[29]),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!B[30]),
	.datae(!B[31]),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h2FFF020F0F2F0002;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N12
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \B[25]~_Duplicate_18  & ( (!A[26] & ((!A[25]) # (\B[26]~_Duplicate_17 ))) # (A[26] & (!A[25] & \B[26]~_Duplicate_17 )) ) ) # ( !\B[25]~_Duplicate_18  & ( (!A[26] & \B[26]~_Duplicate_17 ) ) )

	.dataa(gnd),
	.datab(!A[26]),
	.datac(!A[25]),
	.datad(!\B[26]~_Duplicate_17 ),
	.datae(gnd),
	.dataf(!\B[25]~_Duplicate_18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h00CC00CCC0FCC0FC;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \LessThan0~10_combout  & ( (!B[28] & (!\A[28]~DUPLICATE_q  & ((!\A[27]~DUPLICATE_q ) # (B[27])))) # (B[28] & ((!\A[28]~DUPLICATE_q ) # ((!\A[27]~DUPLICATE_q ) # (B[27])))) ) ) # ( !\LessThan0~10_combout  & ( (!B[28] & 
// (!\A[28]~DUPLICATE_q  & (B[27] & !\A[27]~DUPLICATE_q ))) # (B[28] & ((!\A[28]~DUPLICATE_q ) # ((B[27] & !\A[27]~DUPLICATE_q )))) ) )

	.dataa(!B[28]),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!B[27]),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h4D444D44DD4DDD4D;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N45
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \A[24]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  & ( (B[23] & (!A[23] & \B[24]~DUPLICATE_q )) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( \A[22]~DUPLICATE_q  & ( ((B[23] & !A[23])) # (\B[24]~DUPLICATE_q ) ) ) ) # ( \A[24]~DUPLICATE_q  & ( 
// !\A[22]~DUPLICATE_q  & ( (\B[24]~DUPLICATE_q  & ((!B[23] & (!A[23] & \B[22]~DUPLICATE_q )) # (B[23] & ((!A[23]) # (\B[22]~DUPLICATE_q ))))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !\A[22]~DUPLICATE_q  & ( ((!B[23] & (!A[23] & \B[22]~DUPLICATE_q )) # (B[23] & 
// ((!A[23]) # (\B[22]~DUPLICATE_q )))) # (\B[24]~DUPLICATE_q ) ) ) )

	.dataa(!B[23]),
	.datab(!A[23]),
	.datac(!\B[24]~DUPLICATE_q ),
	.datad(!\B[22]~DUPLICATE_q ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!\A[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h4FDF040D4F4F0404;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N15
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \LessThan0~11_combout  & ( \LessThan0~12_combout  & ( (!\LessThan0~9_combout  & !\Equal0~13_combout ) ) ) ) # ( !\LessThan0~11_combout  & ( \LessThan0~12_combout  & ( (!\LessThan0~9_combout  & ((!\Equal0~14_combout ) # 
// (!\Equal0~13_combout ))) ) ) ) # ( \LessThan0~11_combout  & ( !\LessThan0~12_combout  & ( (!\LessThan0~9_combout  & !\Equal0~13_combout ) ) ) ) # ( !\LessThan0~11_combout  & ( !\LessThan0~12_combout  & ( !\LessThan0~9_combout  ) ) )

	.dataa(!\LessThan0~9_combout ),
	.datab(gnd),
	.datac(!\Equal0~14_combout ),
	.datad(!\Equal0~13_combout ),
	.datae(!\LessThan0~11_combout ),
	.dataf(!\LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'hAAAAAA00AAA0AA00;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N45
cyclonev_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_combout  = ( A[10] & ( (B[11] & !A[11]) ) ) # ( !A[10] & ( (!B[11] & (B[10] & !A[11])) # (B[11] & ((!A[11]) # (B[10]))) ) )

	.dataa(!B[11]),
	.datab(gnd),
	.datac(!B[10]),
	.datad(!A[11]),
	.datae(gnd),
	.dataf(!A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~21 .extended_lut = "off";
defparam \LessThan0~21 .lut_mask = 64'h5F055F0555005500;
defparam \LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N45
cyclonev_lcell_comb \LessThan0~25 (
// Equation(s):
// \LessThan0~25_combout  = (!A[13] & (((B[12] & !A[12])) # (B[13]))) # (A[13] & (B[12] & (!A[12] & B[13])))

	.dataa(!B[12]),
	.datab(!A[13]),
	.datac(!A[12]),
	.datad(!B[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~25 .extended_lut = "off";
defparam \LessThan0~25 .lut_mask = 64'h40DC40DC40DC40DC;
defparam \LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N12
cyclonev_lcell_comb \LessThan0~26 (
// Equation(s):
// \LessThan0~26_combout  = ( B[14] & ( (!A[15] & (((!\A[14]~DUPLICATE_q ) # (B[15])) # (\LessThan0~25_combout ))) # (A[15] & (B[15] & ((!\A[14]~DUPLICATE_q ) # (\LessThan0~25_combout )))) ) ) # ( !B[14] & ( (!A[15] & (((\LessThan0~25_combout  & 
// !\A[14]~DUPLICATE_q )) # (B[15]))) # (A[15] & (\LessThan0~25_combout  & (!\A[14]~DUPLICATE_q  & B[15]))) ) )

	.dataa(!\LessThan0~25_combout ),
	.datab(!\A[14]~DUPLICATE_q ),
	.datac(!A[15]),
	.datad(!B[15]),
	.datae(gnd),
	.dataf(!B[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~26 .extended_lut = "off";
defparam \LessThan0~26 .lut_mask = 64'h40F440F4D0FDD0FD;
defparam \LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N9
cyclonev_lcell_comb \LessThan0~27 (
// Equation(s):
// \LessThan0~27_combout  = ( B[21] & ( (!A[21]) # ((!A[20] & B[20])) ) ) # ( !B[21] & ( (!A[21] & (!A[20] & B[20])) ) )

	.dataa(!A[21]),
	.datab(gnd),
	.datac(!A[20]),
	.datad(!B[20]),
	.datae(gnd),
	.dataf(!B[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~27 .extended_lut = "off";
defparam \LessThan0~27 .lut_mask = 64'h00A000A0AAFAAAFA;
defparam \LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N33
cyclonev_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_combout  = (!\B[17]~DUPLICATE_q  & (B[16] & (!\A[16]~DUPLICATE_q  & !A[17]))) # (\B[17]~DUPLICATE_q  & ((!A[17]) # ((B[16] & !\A[16]~DUPLICATE_q ))))

	.dataa(!B[16]),
	.datab(!\B[17]~DUPLICATE_q ),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(!A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~23 .extended_lut = "off";
defparam \LessThan0~23 .lut_mask = 64'h7310731073107310;
defparam \LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N36
cyclonev_lcell_comb \LessThan0~24 (
// Equation(s):
// \LessThan0~24_combout  = ( \LessThan0~1_combout  & ( A[18] & ( (!B[19] & (B[18] & (!A[19] & \LessThan0~23_combout ))) # (B[19] & ((!A[19]) # ((B[18] & \LessThan0~23_combout )))) ) ) ) # ( \LessThan0~1_combout  & ( !A[18] & ( (!B[19] & (!A[19] & 
// ((\LessThan0~23_combout ) # (B[18])))) # (B[19] & (((!A[19]) # (\LessThan0~23_combout )) # (B[18]))) ) ) )

	.dataa(!B[19]),
	.datab(!B[18]),
	.datac(!A[19]),
	.datad(!\LessThan0~23_combout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~24 .extended_lut = "off";
defparam \LessThan0~24 .lut_mask = 64'h000071F500005071;
defparam \LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N3
cyclonev_lcell_comb \LessThan0~28 (
// Equation(s):
// \LessThan0~28_combout  = ( \LessThan0~22_combout  & ( \Equal0~2_combout  & ( (!\LessThan0~21_combout  & (!\LessThan0~26_combout  & (!\LessThan0~27_combout  & !\LessThan0~24_combout ))) ) ) ) # ( !\LessThan0~22_combout  & ( \Equal0~2_combout  & ( 
// (!\LessThan0~21_combout  & (!\LessThan0~27_combout  & !\LessThan0~24_combout )) ) ) ) # ( \LessThan0~22_combout  & ( !\Equal0~2_combout  & ( (!\LessThan0~26_combout  & (!\LessThan0~27_combout  & !\LessThan0~24_combout )) ) ) ) # ( !\LessThan0~22_combout  
// & ( !\Equal0~2_combout  & ( (!\LessThan0~27_combout  & !\LessThan0~24_combout ) ) ) )

	.dataa(!\LessThan0~21_combout ),
	.datab(!\LessThan0~26_combout ),
	.datac(!\LessThan0~27_combout ),
	.datad(!\LessThan0~24_combout ),
	.datae(!\LessThan0~22_combout ),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~28 .extended_lut = "off";
defparam \LessThan0~28 .lut_mask = 64'hF000C000A0008000;
defparam \LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N51
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( A[6] & ( (!A[7] & (\LessThan0~5_combout  & B[7])) ) ) # ( !A[6] & ( (\LessThan0~5_combout  & ((!B[6] & (!A[7] & B[7])) # (B[6] & ((!A[7]) # (B[7]))))) ) )

	.dataa(!B[6]),
	.datab(!A[7]),
	.datac(!\LessThan0~5_combout ),
	.datad(!B[7]),
	.datae(gnd),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h040D040D000C000C;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N45
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( B[5] & ( (!A[5]) # ((!A[4] & B[4])) ) ) # ( !B[5] & ( (!A[5] & (!A[4] & B[4])) ) )

	.dataa(!A[5]),
	.datab(gnd),
	.datac(!A[4]),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!B[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h00A000A0AAFAAAFA;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \A[0]~DUPLICATE_q  & ( (!A[1] & B[1]) ) ) # ( !\A[0]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (!A[1] & B[1])) # (\B[0]~DUPLICATE_q  & ((!A[1]) # (B[1]))) ) )

	.dataa(gnd),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!A[1]),
	.datad(!B[1]),
	.datae(gnd),
	.dataf(!\A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h30F330F300F000F0;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \LessThan0~18_combout  & ( (!B[3] & (!A[3] & ((!A[2]) # (B[2])))) # (B[3] & (((!A[3]) # (!A[2])) # (B[2]))) ) ) # ( !\LessThan0~18_combout  & ( (!B[3] & (B[2] & (!A[3] & !A[2]))) # (B[3] & ((!A[3]) # ((B[2] & !A[2])))) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!A[3]),
	.datad(!A[2]),
	.datae(gnd),
	.dataf(!\LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h71307130F371F371;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N54
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \LessThan0~17_combout  & ( \LessThan0~19_combout  & ( (!\LessThan0~16_combout  & !\LessThan0~6_combout ) ) ) ) # ( !\LessThan0~17_combout  & ( \LessThan0~19_combout  & ( (!\LessThan0~16_combout  & ((!\LessThan0~6_combout ) # 
// (!\LessThan0~0_combout ))) ) ) ) # ( \LessThan0~17_combout  & ( !\LessThan0~19_combout  & ( (!\LessThan0~16_combout  & !\LessThan0~6_combout ) ) ) ) # ( !\LessThan0~17_combout  & ( !\LessThan0~19_combout  & ( !\LessThan0~16_combout  ) ) )

	.dataa(!\LessThan0~16_combout ),
	.datab(gnd),
	.datac(!\LessThan0~6_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\LessThan0~17_combout ),
	.dataf(!\LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'hAAAAA0A0AAA0A0A0;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \LessThan0~29 (
// Equation(s):
// \LessThan0~29_combout  = ( \Equal0~11_combout  & ( \LessThan0~20_combout  & ( (\LessThan0~13_combout  & (\LessThan0~28_combout  & ((!\LessThan0~14_combout ) # (!\LessThan0~15_combout )))) ) ) ) # ( !\Equal0~11_combout  & ( \LessThan0~20_combout  & ( 
// \LessThan0~13_combout  ) ) ) # ( \Equal0~11_combout  & ( !\LessThan0~20_combout  & ( (!\LessThan0~14_combout  & (\LessThan0~13_combout  & \LessThan0~28_combout )) ) ) ) # ( !\Equal0~11_combout  & ( !\LessThan0~20_combout  & ( \LessThan0~13_combout  ) ) )

	.dataa(!\LessThan0~14_combout ),
	.datab(!\LessThan0~15_combout ),
	.datac(!\LessThan0~13_combout ),
	.datad(!\LessThan0~28_combout ),
	.datae(!\Equal0~11_combout ),
	.dataf(!\LessThan0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~29 .extended_lut = "off";
defparam \LessThan0~29 .lut_mask = 64'h0F0F000A0F0F000E;
defparam \LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( A[2] & ( A[1] & ( (!B[1] & (((\A[0]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q ))) # (B[1] & ((!\B[0]~DUPLICATE_q ) # ((A[3])))) ) ) ) # ( !A[2] & ( A[1] & ( (!B[1] & (((\A[0]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q ))) # (B[1] & 
// (\B[0]~DUPLICATE_q  & (A[3]))) ) ) ) # ( A[2] & ( !A[1] & ( (!B[1] & (!\B[0]~DUPLICATE_q  & ((\A[0]~DUPLICATE_q )))) # (B[1] & ((!\B[0]~DUPLICATE_q ) # ((A[3])))) ) ) ) # ( !A[2] & ( !A[1] & ( (!B[1] & (!\B[0]~DUPLICATE_q  & ((\A[0]~DUPLICATE_q )))) # 
// (B[1] & (\B[0]~DUPLICATE_q  & (A[3]))) ) ) )

	.dataa(!B[1]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!A[3]),
	.datad(!\A[0]~DUPLICATE_q ),
	.datae(!A[2]),
	.dataf(!A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N57
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( A[7] & ( A[6] & ( ((!\B[0]~_Duplicate_14DUPLICATE_q  & (A[4])) # (\B[0]~_Duplicate_14DUPLICATE_q  & ((A[5])))) # (\B[1]~_Duplicate_12DUPLICATE_q ) ) ) ) # ( !A[7] & ( A[6] & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & 
// (((\B[1]~_Duplicate_12DUPLICATE_q )) # (A[4]))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (((!\B[1]~_Duplicate_12DUPLICATE_q  & A[5])))) ) ) ) # ( A[7] & ( !A[6] & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & (A[4] & (!\B[1]~_Duplicate_12DUPLICATE_q ))) # 
// (\B[0]~_Duplicate_14DUPLICATE_q  & (((A[5]) # (\B[1]~_Duplicate_12DUPLICATE_q )))) ) ) ) # ( !A[7] & ( !A[6] & ( (!\B[1]~_Duplicate_12DUPLICATE_q  & ((!\B[0]~_Duplicate_14DUPLICATE_q  & (A[4])) # (\B[0]~_Duplicate_14DUPLICATE_q  & ((A[5]))))) ) ) )

	.dataa(!\B[0]~_Duplicate_14DUPLICATE_q ),
	.datab(!A[4]),
	.datac(!\B[1]~_Duplicate_12DUPLICATE_q ),
	.datad(!A[5]),
	.datae(!A[7]),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h207025752A7A2F7F;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N48
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( B[3] & ( \ShiftRight0~25_combout  & ( (!B[2]) # (\ShiftRight0~26_combout ) ) ) ) # ( !B[3] & ( \ShiftRight0~25_combout  & ( (!B[2] & (\ShiftRight0~23_combout )) # (B[2] & ((\ShiftRight0~24_combout ))) ) ) ) # ( B[3] & ( 
// !\ShiftRight0~25_combout  & ( (\ShiftRight0~26_combout  & B[2]) ) ) ) # ( !B[3] & ( !\ShiftRight0~25_combout  & ( (!B[2] & (\ShiftRight0~23_combout )) # (B[2] & ((\ShiftRight0~24_combout ))) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!B[2]),
	.datae(!B[3]),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h330F0055330FFF55;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N18
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( \ShiftRight0~7_combout  & ( A[31] ) ) # ( !\ShiftRight0~7_combout  & ( (!B[4] & (\ShiftRight0~27_combout )) # (B[4] & ((\ShiftRight0~22_combout ))) ) )

	.dataa(!A[31]),
	.datab(!B[4]),
	.datac(!\ShiftRight0~27_combout ),
	.datad(!\ShiftRight0~22_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h0C3F0C3F55555555;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N12
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \ShiftLeft0~3_combout  & ( (!\ShiftRight0~7_combout  & \ShiftLeft0~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h0000000000F000F0;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N9
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \ShiftRight0~28_combout  & ( \ShiftLeft0~9_combout  & ( (!\Selector19~0_combout ) # ((!\Selector20~0_combout  & ((\Equal0~12_combout ))) # (\Selector20~0_combout  & (!\LessThan0~29_combout ))) ) ) ) # ( !\ShiftRight0~28_combout  & ( 
// \ShiftLeft0~9_combout  & ( (!\Selector20~0_combout  & (\Selector19~0_combout  & ((\Equal0~12_combout )))) # (\Selector20~0_combout  & ((!\Selector19~0_combout ) # ((!\LessThan0~29_combout )))) ) ) ) # ( \ShiftRight0~28_combout  & ( !\ShiftLeft0~9_combout  
// & ( (!\Selector20~0_combout  & ((!\Selector19~0_combout ) # ((\Equal0~12_combout )))) # (\Selector20~0_combout  & (\Selector19~0_combout  & (!\LessThan0~29_combout ))) ) ) ) # ( !\ShiftRight0~28_combout  & ( !\ShiftLeft0~9_combout  & ( 
// (\Selector19~0_combout  & ((!\Selector20~0_combout  & ((\Equal0~12_combout ))) # (\Selector20~0_combout  & (!\LessThan0~29_combout )))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector19~0_combout ),
	.datac(!\LessThan0~29_combout ),
	.datad(!\Equal0~12_combout ),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h103298BA5476DCFE;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \Mux31~11 (
// Equation(s):
// \Mux31~11_combout  = ( \Mux31~2_combout  & ( \Mux31~1_combout  & ( (!\Selector17~0_combout  & (((\Mux31~0_combout )) # (\Selector18~0_combout ))) # (\Selector17~0_combout  & ((!\Selector18~0_combout ) # ((\Mux31~10_combout )))) ) ) ) # ( !\Mux31~2_combout 
//  & ( \Mux31~1_combout  & ( (!\Selector17~0_combout  & (!\Selector18~0_combout  & (\Mux31~0_combout ))) # (\Selector17~0_combout  & ((!\Selector18~0_combout ) # ((\Mux31~10_combout )))) ) ) ) # ( \Mux31~2_combout  & ( !\Mux31~1_combout  & ( 
// (!\Selector17~0_combout  & (((\Mux31~0_combout )) # (\Selector18~0_combout ))) # (\Selector17~0_combout  & (\Selector18~0_combout  & ((\Mux31~10_combout )))) ) ) ) # ( !\Mux31~2_combout  & ( !\Mux31~1_combout  & ( (!\Selector17~0_combout  & 
// (!\Selector18~0_combout  & (\Mux31~0_combout ))) # (\Selector17~0_combout  & (\Selector18~0_combout  & ((\Mux31~10_combout )))) ) ) )

	.dataa(!\Selector17~0_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!\Mux31~0_combout ),
	.datad(!\Mux31~10_combout ),
	.datae(!\Mux31~2_combout ),
	.dataf(!\Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~11 .extended_lut = "off";
defparam \Mux31~11 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux31~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N30
cyclonev_lcell_comb \memin[0]~21 (
// Equation(s):
// \memin[0]~21_combout  = ( \regs~531_combout  & ( \Mux31~11_combout  & ( (((\WideOr32~0_combout ) # (\memin[0]~304_combout )) # (\memin[0]~18_combout )) # (\WideOr23~3_combout ) ) ) ) # ( !\regs~531_combout  & ( \Mux31~11_combout  & ( 
// ((\memin[0]~304_combout ) # (\memin[0]~18_combout )) # (\WideOr23~3_combout ) ) ) ) # ( \regs~531_combout  & ( !\Mux31~11_combout  & ( ((\WideOr32~0_combout ) # (\memin[0]~304_combout )) # (\memin[0]~18_combout ) ) ) ) # ( !\regs~531_combout  & ( 
// !\Mux31~11_combout  & ( (\memin[0]~304_combout ) # (\memin[0]~18_combout ) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(!\memin[0]~18_combout ),
	.datac(!\memin[0]~304_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\regs~531_combout ),
	.dataf(!\Mux31~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21 .extended_lut = "off";
defparam \memin[0]~21 .lut_mask = 64'h3F3F3FFF7F7F7FFF;
defparam \memin[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N55
dffeas \B[0]~_Duplicate_13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_14 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_13 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \A[15]~_Duplicate_5DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[15]~_Duplicate_5DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[15]~_Duplicate_5DUPLICATE .is_wysiwyg = "true";
defparam \A[15]~_Duplicate_5DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N36
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( A[13] & ( \A[14]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_12 ) # ((!\B[0]~_Duplicate_14  & ((\A[15]~_Duplicate_5DUPLICATE_q ))) # (\B[0]~_Duplicate_14  & (\A[16]~DUPLICATE_q ))) ) ) ) # ( !A[13] & ( \A[14]~DUPLICATE_q  & ( 
// (!\B[1]~_Duplicate_12  & (\B[0]~_Duplicate_14 )) # (\B[1]~_Duplicate_12  & ((!\B[0]~_Duplicate_14  & ((\A[15]~_Duplicate_5DUPLICATE_q ))) # (\B[0]~_Duplicate_14  & (\A[16]~DUPLICATE_q )))) ) ) ) # ( A[13] & ( !\A[14]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_12 
//  & (!\B[0]~_Duplicate_14 )) # (\B[1]~_Duplicate_12  & ((!\B[0]~_Duplicate_14  & ((\A[15]~_Duplicate_5DUPLICATE_q ))) # (\B[0]~_Duplicate_14  & (\A[16]~DUPLICATE_q )))) ) ) ) # ( !A[13] & ( !\A[14]~DUPLICATE_q  & ( (\B[1]~_Duplicate_12  & 
// ((!\B[0]~_Duplicate_14  & ((\A[15]~_Duplicate_5DUPLICATE_q ))) # (\B[0]~_Duplicate_14  & (\A[16]~DUPLICATE_q )))) ) ) )

	.dataa(!\B[1]~_Duplicate_12 ),
	.datab(!\B[0]~_Duplicate_14 ),
	.datac(!\A[16]~DUPLICATE_q ),
	.datad(!\A[15]~_Duplicate_5DUPLICATE_q ),
	.datae(!A[13]),
	.dataf(!\A[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h014589CD2367ABEF;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N42
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( A[3] & ( \B[1]~_Duplicate_16  & ( (!B[0]) # (A[4]) ) ) ) # ( !A[3] & ( \B[1]~_Duplicate_16  & ( (B[0] & A[4]) ) ) ) # ( A[3] & ( !\B[1]~_Duplicate_16  & ( (!B[0] & (A[1])) # (B[0] & ((A[2]))) ) ) ) # ( !A[3] & ( 
// !\B[1]~_Duplicate_16  & ( (!B[0] & (A[1])) # (B[0] & ((A[2]))) ) ) )

	.dataa(!B[0]),
	.datab(!A[4]),
	.datac(!A[1]),
	.datad(!A[2]),
	.datae(!A[3]),
	.dataf(!\B[1]~_Duplicate_16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N30
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \ShiftRight0~45_combout  & ( \ShiftRight0~51_combout  & ( (!B[2]) # ((!B[3] & ((\ShiftRight0~52_combout ))) # (B[3] & (\ShiftRight0~46_combout ))) ) ) ) # ( !\ShiftRight0~45_combout  & ( \ShiftRight0~51_combout  & ( (!B[2] & 
// (((!B[3])))) # (B[2] & ((!B[3] & ((\ShiftRight0~52_combout ))) # (B[3] & (\ShiftRight0~46_combout )))) ) ) ) # ( \ShiftRight0~45_combout  & ( !\ShiftRight0~51_combout  & ( (!B[2] & (((B[3])))) # (B[2] & ((!B[3] & ((\ShiftRight0~52_combout ))) # (B[3] & 
// (\ShiftRight0~46_combout )))) ) ) ) # ( !\ShiftRight0~45_combout  & ( !\ShiftRight0~51_combout  & ( (B[2] & ((!B[3] & ((\ShiftRight0~52_combout ))) # (B[3] & (\ShiftRight0~46_combout )))) ) ) )

	.dataa(!\ShiftRight0~46_combout ),
	.datab(!\ShiftRight0~52_combout ),
	.datac(!B[2]),
	.datad(!B[3]),
	.datae(!\ShiftRight0~45_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h030503F5F305F3F5;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N30
cyclonev_lcell_comb \Mux28~6 (
// Equation(s):
// \Mux28~6_combout  = ( \ShiftRight0~3_combout  & ( (\ShiftRight0~6_combout  & (B[4] & (!\Selector20~0_combout  & \ShiftRight0~0_combout ))) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!B[4]),
	.datac(!\Selector20~0_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~6 .extended_lut = "off";
defparam \Mux28~6 .lut_mask = 64'h0000000000100010;
defparam \Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N48
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( state[0] & ( \ShiftLeft0~25_combout  & ( (state[2] & (!state[4] & ((!state[1]) # (ALUfunc_buffer[0])))) ) ) ) # ( !state[0] & ( \ShiftLeft0~25_combout  & ( (!state[1] & ((!state[2] & ((state[4]))) # (state[2] & (ALUfunc_buffer[0] & 
// !state[4])))) ) ) )

	.dataa(!ALUfunc_buffer[0]),
	.datab(!state[2]),
	.datac(!state[4]),
	.datad(!state[1]),
	.datae(!state[0]),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h000000001C003010;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N54
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \ShiftRight0~0_combout  & ( \ShiftRight0~3_combout  & ( (!\ShiftRight0~6_combout  & (((\memin[31]~68_combout )))) # (\ShiftRight0~6_combout  & (\Mux30~0_combout  & ((\ShiftLeft0~2_combout )))) ) ) ) # ( !\ShiftRight0~0_combout  & ( 
// \ShiftRight0~3_combout  & ( \memin[31]~68_combout  ) ) ) # ( \ShiftRight0~0_combout  & ( !\ShiftRight0~3_combout  & ( \memin[31]~68_combout  ) ) ) # ( !\ShiftRight0~0_combout  & ( !\ShiftRight0~3_combout  & ( \memin[31]~68_combout  ) ) )

	.dataa(!\Mux30~0_combout ),
	.datab(!\memin[31]~68_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(!\ShiftRight0~0_combout ),
	.dataf(!\ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h3333333333333035;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N12
cyclonev_lcell_comb \memin[1]~74 (
// Equation(s):
// \memin[1]~74_combout  = ( \Mux30~1_combout  & ( \memin[15]~69_combout  & ( \memin[3]~2_combout  ) ) ) # ( !\Mux30~1_combout  & ( \memin[15]~69_combout  & ( (\memin[3]~2_combout  & (((\ShiftRight0~50_combout  & \Mux28~6_combout )) # 
// (\ShiftRight0~53_combout ))) ) ) ) # ( \Mux30~1_combout  & ( !\memin[15]~69_combout  & ( \memin[3]~2_combout  ) ) ) # ( !\Mux30~1_combout  & ( !\memin[15]~69_combout  & ( (\ShiftRight0~50_combout  & (\memin[3]~2_combout  & \Mux28~6_combout )) ) ) )

	.dataa(!\ShiftRight0~53_combout ),
	.datab(!\ShiftRight0~50_combout ),
	.datac(!\memin[3]~2_combout ),
	.datad(!\Mux28~6_combout ),
	.datae(!\Mux30~1_combout ),
	.dataf(!\memin[15]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~74 .extended_lut = "off";
defparam \memin[1]~74 .lut_mask = 64'h00030F0F05070F0F;
defparam \memin[1]~74 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N18
cyclonev_lcell_comb \memin[1]~75 (
// Equation(s):
// \memin[1]~75_combout  = ( \KEY[1]~input_o  & ( \SW[1]~input_o  & ( (\Decoder2~2_combout  & (((!\Equal2~7_combout ) # (!\Equal2~8_combout )) # (MAR[4]))) ) ) ) # ( !\KEY[1]~input_o  & ( \SW[1]~input_o  & ( \Decoder2~2_combout  ) ) ) # ( \KEY[1]~input_o  & 
// ( !\SW[1]~input_o  & ( (\Decoder2~2_combout  & ((!\Equal2~7_combout ) # (!\Equal2~8_combout ))) ) ) ) # ( !\KEY[1]~input_o  & ( !\SW[1]~input_o  & ( (\Decoder2~2_combout  & ((!MAR[4]) # ((!\Equal2~7_combout ) # (!\Equal2~8_combout )))) ) ) )

	.dataa(!MAR[4]),
	.datab(!\Equal2~7_combout ),
	.datac(!\Decoder2~2_combout ),
	.datad(!\Equal2~8_combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~75 .extended_lut = "off";
defparam \memin[1]~75 .lut_mask = 64'h0F0E0F0C0F0F0F0D;
defparam \memin[1]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N58
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[1]~239_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdPC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N3
cyclonev_lcell_comb \memin[1]~77 (
// Equation(s):
// \memin[1]~77_combout  = ( \WideOr30~0_combout  & ( (!IR[9]) # ((\Decoder3~0_combout  & (PC[1] & \DrPC~0_combout ))) ) ) # ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & (PC[1] & \DrPC~0_combout )) ) )

	.dataa(!IR[9]),
	.datab(!\Decoder3~0_combout ),
	.datac(!PC[1]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~77 .extended_lut = "off";
defparam \memin[1]~77 .lut_mask = 64'h00030003AAABAAAB;
defparam \memin[1]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N6
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \Selector18~0_combout  & ( (!A[1] & (!B[1])) # (A[1] & (B[1] & \Selector20~0_combout )) ) ) # ( !\Selector18~0_combout  & ( (!A[1] & (B[1])) # (A[1] & ((!B[1]) # (!\Selector20~0_combout ))) ) )

	.dataa(!A[1]),
	.datab(gnd),
	.datac(!B[1]),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h5F5A5F5AA0A5A0A5;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N30
cyclonev_lcell_comb \memin[1]~76 (
// Equation(s):
// \memin[1]~76_combout  = ( \Add2~37_sumout  & ( \Add1~37_sumout  & ( (!\Selector20~0_combout ) # (!\Selector18~0_combout  $ (((!B[1]) # (!A[1])))) ) ) ) # ( !\Add2~37_sumout  & ( \Add1~37_sumout  & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & 
// ((!B[1]) # (!A[1]))))) ) ) ) # ( \Add2~37_sumout  & ( !\Add1~37_sumout  & ( !\Selector18~0_combout  $ (((!B[1]) # ((!A[1]) # (!\Selector20~0_combout )))) ) ) ) # ( !\Add2~37_sumout  & ( !\Add1~37_sumout  & ( (\Selector20~0_combout  & 
// (!\Selector18~0_combout  $ (((!B[1]) # (!A[1]))))) ) ) )

	.dataa(!B[1]),
	.datab(!\Selector18~0_combout ),
	.datac(!A[1]),
	.datad(!\Selector20~0_combout ),
	.datae(!\Add2~37_sumout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~76 .extended_lut = "off";
defparam \memin[1]~76 .lut_mask = 64'h00363336CC36FF36;
defparam \memin[1]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N54
cyclonev_lcell_comb \memin[1]~78 (
// Equation(s):
// \memin[1]~78_combout  = ( \memin[8]~64_combout  & ( \memin[1]~76_combout  & ( (!\memin[1]~77_combout  & ((!\WideOr23~3_combout ) # ((!\memin[8]~63_combout  & !\Mux30~2_combout )))) ) ) ) # ( !\memin[8]~64_combout  & ( \memin[1]~76_combout  & ( 
// (!\memin[1]~77_combout  & ((!\memin[8]~63_combout ) # (!\WideOr23~3_combout ))) ) ) ) # ( \memin[8]~64_combout  & ( !\memin[1]~76_combout  & ( (!\memin[1]~77_combout  & ((!\WideOr23~3_combout ) # (!\Mux30~2_combout ))) ) ) ) # ( !\memin[8]~64_combout  & ( 
// !\memin[1]~76_combout  & ( !\memin[1]~77_combout  ) ) )

	.dataa(!\memin[8]~63_combout ),
	.datab(!\memin[1]~77_combout ),
	.datac(!\WideOr23~3_combout ),
	.datad(!\Mux30~2_combout ),
	.datae(!\memin[8]~64_combout ),
	.dataf(!\memin[1]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~78 .extended_lut = "off";
defparam \memin[1]~78 .lut_mask = 64'hCCCCCCC0C8C8C8C0;
defparam \memin[1]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N59
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N38
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[1]~239_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y20_N50
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[1]~239_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006DBD9DED9DBBD5705601AD18120000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N48
cyclonev_lcell_comb \memin[1]~72 (
// Equation(s):
// \memin[1]~72_combout  = ( \dmem~2_q  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( \dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~2_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~72 .extended_lut = "off";
defparam \memin[1]~72 .lut_mask = 64'h0101ABAB4545EFEF;
defparam \memin[1]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \memin[1]~73 (
// Equation(s):
// \memin[1]~73_combout  = ( dmem_rtl_0_bypass[31] & ( \memin[1]~72_combout  ) ) # ( !dmem_rtl_0_bypass[31] & ( \memin[1]~72_combout  & ( (dmem_rtl_0_bypass[32] & !\dmem~42_combout ) ) ) ) # ( dmem_rtl_0_bypass[31] & ( !\memin[1]~72_combout  & ( 
// (!dmem_rtl_0_bypass[32]) # (\dmem~42_combout ) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[32]),
	.datac(gnd),
	.datad(!\dmem~42_combout ),
	.datae(!dmem_rtl_0_bypass[31]),
	.dataf(!\memin[1]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~73 .extended_lut = "off";
defparam \memin[1]~73 .lut_mask = 64'h0000CCFF3300FFFF;
defparam \memin[1]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N9
cyclonev_lcell_comb \memin[1]~238 (
// Equation(s):
// \memin[1]~238_combout  = ( !\memin[1]~73_combout  & ( \memin[31]~9_combout  ) )

	.dataa(!\memin[31]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~238 .extended_lut = "off";
defparam \memin[1]~238 .lut_mask = 64'h5555555500000000;
defparam \memin[1]~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N57
cyclonev_lcell_comb \memin[1]~239 (
// Equation(s):
// \memin[1]~239_combout  = ( \memin[1]~78_combout  & ( \memin[1]~238_combout  & ( ((\WideOr32~0_combout  & !\regs~526_combout )) # (\memin[1]~74_combout ) ) ) ) # ( !\memin[1]~78_combout  & ( \memin[1]~238_combout  ) ) # ( \memin[1]~78_combout  & ( 
// !\memin[1]~238_combout  & ( (((\WideOr32~0_combout  & !\regs~526_combout )) # (\memin[1]~75_combout )) # (\memin[1]~74_combout ) ) ) ) # ( !\memin[1]~78_combout  & ( !\memin[1]~238_combout  ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\regs~526_combout ),
	.datac(!\memin[1]~74_combout ),
	.datad(!\memin[1]~75_combout ),
	.datae(!\memin[1]~78_combout ),
	.dataf(!\memin[1]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~239 .extended_lut = "off";
defparam \memin[1]~239 .lut_mask = 64'hFFFF4FFFFFFF4F4F;
defparam \memin[1]~239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \B[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B[1] .is_wysiwyg = "true";
defparam \B[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N27
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \B[0]~DUPLICATE_q  & ( A[28] & ( (!B[1] & (A[27])) # (B[1] & ((\A[29]~DUPLICATE_q ))) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[28] & ( (B[1]) # (A[26]) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[28] & ( (!B[1] & (A[27])) # (B[1] & 
// ((\A[29]~DUPLICATE_q ))) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !A[28] & ( (A[26] & !B[1]) ) ) )

	.dataa(!A[27]),
	.datab(!A[26]),
	.datac(!B[1]),
	.datad(!\A[29]~DUPLICATE_q ),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h3030505F3F3F505F;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N6
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \ShiftRight0~31_combout  & ( (\ShiftRight0~30_combout ) # (B[2]) ) ) # ( !\ShiftRight0~31_combout  & ( (!B[2] & \ShiftRight0~30_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[2]),
	.datad(!\ShiftRight0~30_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N12
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \B[0]~DUPLICATE_q  & ( A[17] & ( (A[15]) # (B[1]) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[17] & ( (!B[1] & ((A[14]))) # (B[1] & (\A[16]~DUPLICATE_q )) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[17] & ( (!B[1] & A[15]) ) ) ) # ( 
// !\B[0]~DUPLICATE_q  & ( !A[17] & ( (!B[1] & ((A[14]))) # (B[1] & (\A[16]~DUPLICATE_q )) ) ) )

	.dataa(!B[1]),
	.datab(!\A[16]~DUPLICATE_q ),
	.datac(!A[15]),
	.datad(!A[14]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N9
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( A[11] & ( A[12] & ( (!\B[0]~_Duplicate_10  & (((\B[1]~_Duplicate_8DUPLICATE_q ) # (A[10])))) # (\B[0]~_Duplicate_10  & (((!\B[1]~_Duplicate_8DUPLICATE_q )) # (A[13]))) ) ) ) # ( !A[11] & ( A[12] & ( (!\B[0]~_Duplicate_10  & 
// (((\B[1]~_Duplicate_8DUPLICATE_q ) # (A[10])))) # (\B[0]~_Duplicate_10  & (A[13] & ((\B[1]~_Duplicate_8DUPLICATE_q )))) ) ) ) # ( A[11] & ( !A[12] & ( (!\B[0]~_Duplicate_10  & (((A[10] & !\B[1]~_Duplicate_8DUPLICATE_q )))) # (\B[0]~_Duplicate_10  & 
// (((!\B[1]~_Duplicate_8DUPLICATE_q )) # (A[13]))) ) ) ) # ( !A[11] & ( !A[12] & ( (!\B[0]~_Duplicate_10  & (((A[10] & !\B[1]~_Duplicate_8DUPLICATE_q )))) # (\B[0]~_Duplicate_10  & (A[13] & ((\B[1]~_Duplicate_8DUPLICATE_q )))) ) ) )

	.dataa(!A[13]),
	.datab(!A[10]),
	.datac(!\B[0]~_Duplicate_10 ),
	.datad(!\B[1]~_Duplicate_8DUPLICATE_q ),
	.datae(!A[11]),
	.dataf(!A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h30053F0530F53FF5;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N24
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( B[3] & ( \ShiftRight0~36_combout  & ( (!B[2]) # (\ShiftRight0~29_combout ) ) ) ) # ( !B[3] & ( \ShiftRight0~36_combout  & ( (!B[2] & ((\ShiftRight0~34_combout ))) # (B[2] & (\ShiftRight0~35_combout )) ) ) ) # ( B[3] & ( 
// !\ShiftRight0~36_combout  & ( (B[2] & \ShiftRight0~29_combout ) ) ) ) # ( !B[3] & ( !\ShiftRight0~36_combout  & ( (!B[2] & ((\ShiftRight0~34_combout ))) # (B[2] & (\ShiftRight0~35_combout )) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~35_combout ),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!B[3]),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N21
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \ShiftRight0~56_combout  & ( (!B[4]) # ((!B[3] & ((\Mux21~0_combout ))) # (B[3] & (A[31]))) ) ) # ( !\ShiftRight0~56_combout  & ( (B[4] & ((!B[3] & ((\Mux21~0_combout ))) # (B[3] & (A[31])))) ) )

	.dataa(!B[4]),
	.datab(!A[31]),
	.datac(!\Mux21~0_combout ),
	.datad(!B[3]),
	.datae(gnd),
	.dataf(!\ShiftRight0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h05110511AFBBAFBB;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N36
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \Mux21~1_combout  & ( \ShiftRight0~7_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) ) # ( !\Mux21~1_combout  & ( \ShiftRight0~7_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) ) # ( \Mux21~1_combout  & ( 
// !\ShiftRight0~7_combout  & ( (!\Selector20~0_combout ) # ((!B[4] & \ShiftLeft0~39_combout )) ) ) ) # ( !\Mux21~1_combout  & ( !\ShiftRight0~7_combout  & ( (!B[4] & (\Selector20~0_combout  & \ShiftLeft0~39_combout )) ) ) )

	.dataa(!A[31]),
	.datab(!B[4]),
	.datac(!\Selector20~0_combout ),
	.datad(!\ShiftLeft0~39_combout ),
	.datae(!\Mux21~1_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h000CF0FC50505050;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N39
cyclonev_lcell_comb \memin[10]~107 (
// Equation(s):
// \memin[10]~107_combout  = ( A[10] & ( B[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[10]),
	.datae(gnd),
	.dataf(!A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~107 .extended_lut = "off";
defparam \memin[10]~107 .lut_mask = 64'h0000000000FF00FF;
defparam \memin[10]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N15
cyclonev_lcell_comb \memin[10]~218 (
// Equation(s):
// \memin[10]~218_combout  = ( \Add2~57_sumout  & ( (!\Selector20~0_combout  & (((\Add1~57_sumout )) # (\Selector18~0_combout ))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ ((!\memin[10]~107_combout )))) ) ) # ( !\Add2~57_sumout  & ( 
// (!\Selector20~0_combout  & (!\Selector18~0_combout  & ((\Add1~57_sumout )))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ ((!\memin[10]~107_combout )))) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!\memin[10]~107_combout ),
	.datad(!\Add1~57_sumout ),
	.datae(gnd),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~218 .extended_lut = "off";
defparam \memin[10]~218 .lut_mask = 64'h149C149C36BE36BE;
defparam \memin[10]~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N0
cyclonev_lcell_comb \memin[10]~219 (
// Equation(s):
// \memin[10]~219_combout  = ( \memin[10]~218_combout  & ( ((\memin[3]~2_combout  & \Mux21~2_combout )) # (\memin[31]~79_combout ) ) ) # ( !\memin[10]~218_combout  & ( (\memin[3]~2_combout  & \Mux21~2_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[3]~2_combout ),
	.datac(!\memin[31]~79_combout ),
	.datad(!\Mux21~2_combout ),
	.datae(gnd),
	.dataf(!\memin[10]~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~219 .extended_lut = "off";
defparam \memin[10]~219 .lut_mask = 64'h003300330F3F0F3F;
defparam \memin[10]~219 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N48
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \Selector18~0_combout  & ( (!B[10] & (!A[10])) # (B[10] & (A[10] & \Selector20~0_combout )) ) ) # ( !\Selector18~0_combout  & ( (!B[10] & (A[10])) # (B[10] & ((!A[10]) # (!\Selector20~0_combout ))) ) )

	.dataa(!B[10]),
	.datab(gnd),
	.datac(!A[10]),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h5F5A5F5AA0A5A0A5;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y28_N1
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N35
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[10]~220_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C185C6AAB0D14400403083C620000000000000000";
// synopsys translate_on

// Location: FF_X29_Y25_N38
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[10]~220_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N36
cyclonev_lcell_comb \dmem~51 (
// Equation(s):
// \dmem~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\dmem~0_q  & (((\dmem~11_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\dmem~0_q  & (((\dmem~11_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\dmem~11_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~51 .extended_lut = "off";
defparam \dmem~51 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \dmem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N12
cyclonev_lcell_comb \memin[10]~217 (
// Equation(s):
// \memin[10]~217_combout  = ( \memin[31]~9_combout  & ( \dmem~51_combout  & ( ((dmem_rtl_0_bypass[50] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[49]) ) ) ) # ( \memin[31]~9_combout  & ( !\dmem~51_combout  & ( (dmem_rtl_0_bypass[49] & 
// ((!dmem_rtl_0_bypass[50]) # (\dmem~42_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[50]),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[49]),
	.datad(gnd),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\dmem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~217 .extended_lut = "off";
defparam \memin[10]~217 .lut_mask = 64'h00000B0B00004F4F;
defparam \memin[10]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N42
cyclonev_lcell_comb \memin[10]~251 (
// Equation(s):
// \memin[10]~251_combout  = ( \Mux21~3_combout  & ( !\memin[10]~217_combout  & ( (!\memin[10]~105_combout  & (!\memin[23]~85_combout  & ((!PC[10]) # (!\DrPC~1_combout )))) ) ) ) # ( !\Mux21~3_combout  & ( !\memin[10]~217_combout  & ( 
// (!\memin[10]~105_combout  & ((!PC[10]) # (!\DrPC~1_combout ))) ) ) )

	.dataa(!PC[10]),
	.datab(!\DrPC~1_combout ),
	.datac(!\memin[10]~105_combout ),
	.datad(!\memin[23]~85_combout ),
	.datae(!\Mux21~3_combout ),
	.dataf(!\memin[10]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~251 .extended_lut = "off";
defparam \memin[10]~251 .lut_mask = 64'hE0E0E00000000000;
defparam \memin[10]~251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \Add0~53_sumout  & ( \memin[10]~251_combout  & ( (!\LdPC~0_combout ) # (((!\regs~561_combout  & \WideOr32~0_combout )) # (\memin[10]~219_combout )) ) ) ) # ( !\Add0~53_sumout  & ( \memin[10]~251_combout  & ( (\LdPC~0_combout  & 
// (((!\regs~561_combout  & \WideOr32~0_combout )) # (\memin[10]~219_combout ))) ) ) ) # ( \Add0~53_sumout  & ( !\memin[10]~251_combout  ) ) # ( !\Add0~53_sumout  & ( !\memin[10]~251_combout  & ( \LdPC~0_combout  ) ) )

	.dataa(!\regs~561_combout ),
	.datab(!\LdPC~0_combout ),
	.datac(!\memin[10]~219_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\Add0~53_sumout ),
	.dataf(!\memin[10]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h3333FFFF0323CFEF;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N37
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N30
cyclonev_lcell_comb \memin[10]~106 (
// Equation(s):
// \memin[10]~106_combout  = ( \DrPC~0_combout  & ( \Mux21~3_combout  & ( (!\memin[10]~105_combout  & (!\memin[23]~85_combout  & ((!\Decoder3~0_combout ) # (!PC[10])))) ) ) ) # ( !\DrPC~0_combout  & ( \Mux21~3_combout  & ( (!\memin[10]~105_combout  & 
// !\memin[23]~85_combout ) ) ) ) # ( \DrPC~0_combout  & ( !\Mux21~3_combout  & ( (!\memin[10]~105_combout  & ((!\Decoder3~0_combout ) # (!PC[10]))) ) ) ) # ( !\DrPC~0_combout  & ( !\Mux21~3_combout  & ( !\memin[10]~105_combout  ) ) )

	.dataa(!\memin[10]~105_combout ),
	.datab(!\Decoder3~0_combout ),
	.datac(!PC[10]),
	.datad(!\memin[23]~85_combout ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~106 .extended_lut = "off";
defparam \memin[10]~106 .lut_mask = 64'hAAAAA8A8AA00A800;
defparam \memin[10]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N21
cyclonev_lcell_comb \memin[10]~220 (
// Equation(s):
// \memin[10]~220_combout  = ( \memin[10]~217_combout  ) # ( !\memin[10]~217_combout  & ( (!\memin[10]~106_combout ) # (((\WideOr32~0_combout  & !\regs~561_combout )) # (\memin[10]~219_combout )) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\memin[10]~106_combout ),
	.datac(!\memin[10]~219_combout ),
	.datad(!\regs~561_combout ),
	.datae(gnd),
	.dataf(!\memin[10]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~220 .extended_lut = "off";
defparam \memin[10]~220 .lut_mask = 64'hDFCFDFCFFFFFFFFF;
defparam \memin[10]~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A[10] .is_wysiwyg = "true";
defparam \A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N9
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( \B[0]~_Duplicate_6  & ( \B[1]~_Duplicate_4  & ( \A[7]~_Duplicate_3  ) ) ) # ( !\B[0]~_Duplicate_6  & ( \B[1]~_Duplicate_4  & ( A[8] ) ) ) # ( \B[0]~_Duplicate_6  & ( !\B[1]~_Duplicate_4  & ( A[9] ) ) ) # ( !\B[0]~_Duplicate_6  
// & ( !\B[1]~_Duplicate_4  & ( A[10] ) ) )

	.dataa(!A[9]),
	.datab(!\A[7]~_Duplicate_3 ),
	.datac(!A[10]),
	.datad(!A[8]),
	.datae(!\B[0]~_Duplicate_6 ),
	.dataf(!\B[1]~_Duplicate_4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h0F0F555500FF3333;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N30
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( B[3] & ( \ShiftLeft0~11_combout  & ( !B[2] ) ) ) # ( !B[3] & ( \ShiftLeft0~11_combout  & ( (!B[2] & (\ShiftLeft0~14_combout )) # (B[2] & ((\ShiftLeft0~10_combout ))) ) ) ) # ( !B[3] & ( !\ShiftLeft0~11_combout  & ( (!B[2] & 
// (\ShiftLeft0~14_combout )) # (B[2] & ((\ShiftLeft0~10_combout ))) ) ) )

	.dataa(!\ShiftLeft0~14_combout ),
	.datab(gnd),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(!B[3]),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h505F0000505FF0F0;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N54
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( A[26] & ( \A[24]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # ((!B[1] & ((A[25]))) # (B[1] & (A[23]))) ) ) ) # ( !A[26] & ( \A[24]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((B[1])))) # (\B[0]~DUPLICATE_q  & ((!B[1] & ((A[25]))) # 
// (B[1] & (A[23])))) ) ) ) # ( A[26] & ( !\A[24]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((!B[1])))) # (\B[0]~DUPLICATE_q  & ((!B[1] & ((A[25]))) # (B[1] & (A[23])))) ) ) ) # ( !A[26] & ( !\A[24]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & ((!B[1] & ((A[25]))) 
// # (B[1] & (A[23])))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[23]),
	.datac(!A[25]),
	.datad(!B[1]),
	.datae(!A[26]),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N48
cyclonev_lcell_comb \ShiftLeft0~61 (
// Equation(s):
// \ShiftLeft0~61_combout  = ( \ShiftLeft0~36_combout  & ( \ShiftLeft0~20_combout  & ( (!B[3]) # ((!B[2] & (\ShiftLeft0~21_combout )) # (B[2] & ((\ShiftLeft0~13_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( \ShiftLeft0~20_combout  & ( (!B[2] & (B[3] & 
// (\ShiftLeft0~21_combout ))) # (B[2] & ((!B[3]) # ((\ShiftLeft0~13_combout )))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !\ShiftLeft0~20_combout  & ( (!B[2] & ((!B[3]) # ((\ShiftLeft0~21_combout )))) # (B[2] & (B[3] & ((\ShiftLeft0~13_combout )))) ) ) ) # ( 
// !\ShiftLeft0~36_combout  & ( !\ShiftLeft0~20_combout  & ( (B[3] & ((!B[2] & (\ShiftLeft0~21_combout )) # (B[2] & ((\ShiftLeft0~13_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~13_combout ),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~61 .extended_lut = "off";
defparam \ShiftLeft0~61 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftLeft0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N6
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \ShiftLeft0~61_combout  & ( \Mux14~0_combout  & ( (!B[4]) # (\ShiftLeft0~39_combout ) ) ) ) # ( !\ShiftLeft0~61_combout  & ( \Mux14~0_combout  & ( (\ShiftLeft0~39_combout  & B[4]) ) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~39_combout ),
	.datac(gnd),
	.datad(!B[4]),
	.datae(!\ShiftLeft0~61_combout ),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h000000000033FF33;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N39
cyclonev_lcell_comb \memin[26]~265 (
// Equation(s):
// \memin[26]~265_combout  = ( \regs~677_combout  & ( ((\memin[3]~2_combout  & \Mux5~3_combout )) # (\WideOr32~0_combout ) ) ) # ( !\regs~677_combout  & ( (\memin[3]~2_combout  & \Mux5~3_combout ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(gnd),
	.datac(!\memin[3]~2_combout ),
	.datad(!\Mux5~3_combout ),
	.datae(gnd),
	.dataf(!\regs~677_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~265 .extended_lut = "off";
defparam \memin[26]~265 .lut_mask = 64'h000F000F555F555F;
defparam \memin[26]~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N48
cyclonev_lcell_comb \memin[26]~191 (
// Equation(s):
// \memin[26]~191_combout  = ( \memin[26]~190_combout  & ( \memin[26]~189_combout  & ( (((\memin[3]~2_combout  & \Mux5~2_combout )) # (\memin[26]~265_combout )) # (\memin[31]~79_combout ) ) ) ) # ( !\memin[26]~190_combout  & ( \memin[26]~189_combout  & ( 
// ((\memin[3]~2_combout  & \Mux5~2_combout )) # (\memin[26]~265_combout ) ) ) ) # ( \memin[26]~190_combout  & ( !\memin[26]~189_combout  ) ) # ( !\memin[26]~190_combout  & ( !\memin[26]~189_combout  ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\Mux5~2_combout ),
	.datac(!\memin[31]~79_combout ),
	.datad(!\memin[26]~265_combout ),
	.datae(!\memin[26]~190_combout ),
	.dataf(!\memin[26]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~191 .extended_lut = "off";
defparam \memin[26]~191 .lut_mask = 64'hFFFFFFFF11FF1FFF;
defparam \memin[26]~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N40
dffeas \A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \memin[27]~266 (
// Equation(s):
// \memin[27]~266_combout  = ( \regs~657_combout  & ( \Add1~89_sumout  & ( ((\memin[31]~79_combout  & (!\Selector20~0_combout  & !\Selector18~0_combout ))) # (\WideOr32~0_combout ) ) ) ) # ( !\regs~657_combout  & ( \Add1~89_sumout  & ( (\memin[31]~79_combout 
//  & (!\Selector20~0_combout  & !\Selector18~0_combout )) ) ) ) # ( \regs~657_combout  & ( !\Add1~89_sumout  & ( \WideOr32~0_combout  ) ) )

	.dataa(!\memin[31]~79_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\Selector18~0_combout ),
	.datae(!\regs~657_combout ),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~266 .extended_lut = "off";
defparam \memin[27]~266 .lut_mask = 64'h00000F0F44004F0F;
defparam \memin[27]~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \memin[27]~148 (
// Equation(s):
// \memin[27]~148_combout  = ( \Add2~89_sumout  & ( \memin[27]~147_combout  & ( ((\memin[31]~79_combout  & (\Selector18~0_combout  & !\Selector20~0_combout ))) # (\memin[27]~266_combout ) ) ) ) # ( !\Add2~89_sumout  & ( \memin[27]~147_combout  & ( 
// \memin[27]~266_combout  ) ) ) # ( \Add2~89_sumout  & ( !\memin[27]~147_combout  ) ) # ( !\Add2~89_sumout  & ( !\memin[27]~147_combout  ) )

	.dataa(!\memin[31]~79_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\memin[27]~266_combout ),
	.datae(!\Add2~89_sumout ),
	.dataf(!\memin[27]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~148 .extended_lut = "off";
defparam \memin[27]~148 .lut_mask = 64'hFFFFFFFF00FF10FF;
defparam \memin[27]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N4
dffeas \MAR[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~148_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[27]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[27] .is_wysiwyg = "true";
defparam \MAR[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N19
dffeas \MAR[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~236_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[29]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[29] .is_wysiwyg = "true";
defparam \MAR[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N34
dffeas \MAR[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~158_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[28]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[28] .is_wysiwyg = "true";
defparam \MAR[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N40
dffeas \MAR[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~191_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[26]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[26] .is_wysiwyg = "true";
defparam \MAR[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N24
cyclonev_lcell_comb \MemWE~1 (
// Equation(s):
// \MemWE~1_combout  = ( !MAR[30] & ( !MAR[26] & ( (!MAR[31] & (!MAR[27] & (!MAR[29] & !MAR[28]))) ) ) )

	.dataa(!MAR[31]),
	.datab(!MAR[27]),
	.datac(!MAR[29]),
	.datad(!MAR[28]),
	.datae(!MAR[30]),
	.dataf(!MAR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~1 .extended_lut = "off";
defparam \MemWE~1 .lut_mask = 64'h8000000000000000;
defparam \MemWE~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N54
cyclonev_lcell_comb \MemWE~5 (
// Equation(s):
// \MemWE~5_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !state[0] & ( state[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[1]),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~5 .extended_lut = "off";
defparam \MemWE~5 .lut_mask = 64'h00000F0F00000000;
defparam \MemWE~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N45
cyclonev_lcell_comb \dmem~82 (
// Equation(s):
// \dmem~82_combout  = ( \MemWE~4_combout  & ( \MemWE~5_combout  & ( (\MemWE~1_combout  & (\MemWE~3_combout  & (\MemWE~2_combout  & !MAR[15]))) ) ) )

	.dataa(!\MemWE~1_combout ),
	.datab(!\MemWE~3_combout ),
	.datac(!\MemWE~2_combout ),
	.datad(!MAR[15]),
	.datae(!\MemWE~4_combout ),
	.dataf(!\MemWE~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~82 .extended_lut = "off";
defparam \dmem~82 .lut_mask = 64'h0000000000000100;
defparam \dmem~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \memin[3]~353 (
// Equation(s):
// \memin[3]~353_combout  = ( !\Selector18~0_combout  & ( (!\Selector19~0_combout  & ((!\Selector20~0_combout  & (((\Add1~1_sumout )))) # (\Selector20~0_combout  & (A[3] & (B[3]))))) ) ) # ( \Selector18~0_combout  & ( (!\Selector19~0_combout  & 
// ((!\Selector20~0_combout  & (((\Add2~1_sumout )))) # (\Selector20~0_combout  & ((!A[3]) # ((!B[3])))))) ) )

	.dataa(!A[3]),
	.datab(!B[3]),
	.datac(!\Add2~1_sumout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(!\Add1~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~353 .extended_lut = "on";
defparam \memin[3]~353 .lut_mask = 64'h0F110FEE00000000;
defparam \memin[3]~353 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \ShiftLeft0~0_combout  & ( \ShiftLeft0~2_combout  & ( (!\Selector20~0_combout  & (A[31] & \ShiftRight0~7_combout )) # (\Selector20~0_combout  & ((!\ShiftRight0~7_combout ))) ) ) ) # ( !\ShiftLeft0~0_combout  & ( \ShiftLeft0~2_combout 
//  & ( (!\Selector20~0_combout  & (A[31] & \ShiftRight0~7_combout )) ) ) ) # ( \ShiftLeft0~0_combout  & ( !\ShiftLeft0~2_combout  & ( (!\Selector20~0_combout  & (A[31] & \ShiftRight0~7_combout )) ) ) ) # ( !\ShiftLeft0~0_combout  & ( !\ShiftLeft0~2_combout  
// & ( (!\Selector20~0_combout  & (A[31] & \ShiftRight0~7_combout )) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!A[31]),
	.datac(!\ShiftRight0~7_combout ),
	.datad(gnd),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!\ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h0202020202025252;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N6
cyclonev_lcell_comb \memin[3]~357 (
// Equation(s):
// \memin[3]~357_combout  = ( \Selector20~0_combout  & ( \Selector19~0_combout  & ( !B[3] $ (!\Selector18~0_combout  $ (A[3])) ) ) ) # ( !\Selector20~0_combout  & ( \Selector19~0_combout  & ( !\Selector18~0_combout  $ (((!B[3] & !A[3]))) ) ) )

	.dataa(gnd),
	.datab(!B[3]),
	.datac(!\Selector18~0_combout ),
	.datad(!A[3]),
	.datae(!\Selector20~0_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~357 .extended_lut = "off";
defparam \memin[3]~357 .lut_mask = 64'h000000003CF03CC3;
defparam \memin[3]~357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N15
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( \B[0]~_Duplicate_6  & ( \B[1]~_Duplicate_4  & ( A[10] ) ) ) # ( !\B[0]~_Duplicate_6  & ( \B[1]~_Duplicate_4  & ( A[9] ) ) ) # ( \B[0]~_Duplicate_6  & ( !\B[1]~_Duplicate_4  & ( A[8] ) ) ) # ( !\B[0]~_Duplicate_6  & ( 
// !\B[1]~_Duplicate_4  & ( \A[7]~_Duplicate_3  ) ) )

	.dataa(!A[9]),
	.datab(!\A[7]~_Duplicate_3 ),
	.datac(!A[10]),
	.datad(!A[8]),
	.datae(!\B[0]~_Duplicate_6 ),
	.dataf(!\B[1]~_Duplicate_4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h333300FF55550F0F;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N21
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( A[3] & ( A[6] & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & (((!\B[1]~_Duplicate_12DUPLICATE_q ) # (A[5])))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (((\B[1]~_Duplicate_12DUPLICATE_q )) # (A[4]))) ) ) ) # ( !A[3] & ( A[6] & ( 
// (!\B[0]~_Duplicate_14DUPLICATE_q  & (((\B[1]~_Duplicate_12DUPLICATE_q  & A[5])))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (((\B[1]~_Duplicate_12DUPLICATE_q )) # (A[4]))) ) ) ) # ( A[3] & ( !A[6] & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & 
// (((!\B[1]~_Duplicate_12DUPLICATE_q ) # (A[5])))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (A[4] & (!\B[1]~_Duplicate_12DUPLICATE_q ))) ) ) ) # ( !A[3] & ( !A[6] & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & (((\B[1]~_Duplicate_12DUPLICATE_q  & A[5])))) # 
// (\B[0]~_Duplicate_14DUPLICATE_q  & (A[4] & (!\B[1]~_Duplicate_12DUPLICATE_q ))) ) ) )

	.dataa(!\B[0]~_Duplicate_14DUPLICATE_q ),
	.datab(!A[4]),
	.datac(!\B[1]~_Duplicate_12DUPLICATE_q ),
	.datad(!A[5]),
	.datae(!A[3]),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N48
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \ShiftRight0~13_combout  & ( \ShiftRight0~12_combout  & ( (!B[3]) # ((!B[2] & (\ShiftRight0~14_combout )) # (B[2] & ((\ShiftRight0~15_combout )))) ) ) ) # ( !\ShiftRight0~13_combout  & ( \ShiftRight0~12_combout  & ( (!B[3] & 
// (((!B[2])))) # (B[3] & ((!B[2] & (\ShiftRight0~14_combout )) # (B[2] & ((\ShiftRight0~15_combout ))))) ) ) ) # ( \ShiftRight0~13_combout  & ( !\ShiftRight0~12_combout  & ( (!B[3] & (((B[2])))) # (B[3] & ((!B[2] & (\ShiftRight0~14_combout )) # (B[2] & 
// ((\ShiftRight0~15_combout ))))) ) ) ) # ( !\ShiftRight0~13_combout  & ( !\ShiftRight0~12_combout  & ( (B[3] & ((!B[2] & (\ShiftRight0~14_combout )) # (B[2] & ((\ShiftRight0~15_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~14_combout ),
	.datac(!B[2]),
	.datad(!\ShiftRight0~15_combout ),
	.datae(!\ShiftRight0~13_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \Mux28~1_Duplicate (
// Equation(s):
// \Mux28~1_Duplicate_8  = ( state[4] & ( !\ShiftRight0~7_combout  & ( ((state[0]) # (state[2])) # (state[1]) ) ) ) # ( !state[4] & ( !\ShiftRight0~7_combout  & ( (!state[2]) # ((!state[1] & (!ALUfunc_buffer[0] & !state[0])) # (state[1] & 
// ((!ALUfunc_buffer[0]) # (!state[0])))) ) ) )

	.dataa(!state[1]),
	.datab(!ALUfunc_buffer[0]),
	.datac(!state[2]),
	.datad(!state[0]),
	.datae(!state[4]),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_Duplicate_8 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1_Duplicate .extended_lut = "off";
defparam \Mux28~1_Duplicate .lut_mask = 64'hFDF45FFF00000000;
defparam \Mux28~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \ShiftRight0~11_combout  & ( \Mux28~1_Duplicate_8  & ( (\ShiftRight0~16_combout ) # (B[4]) ) ) ) # ( !\ShiftRight0~11_combout  & ( \Mux28~1_Duplicate_8  & ( (!B[4] & \ShiftRight0~16_combout ) ) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!\ShiftRight0~16_combout ),
	.datae(!\ShiftRight0~11_combout ),
	.dataf(!\Mux28~1_Duplicate_8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h0000000000CC33FF;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \memin[3]~3 (
// Equation(s):
// \memin[3]~3_combout  = ( \memin[3]~357_combout  & ( \Mux28~2_combout  & ( (!\memin[19]~0_combout  & !\memin[3]~2_combout ) ) ) ) # ( !\memin[3]~357_combout  & ( \Mux28~2_combout  & ( (!\memin[3]~2_combout  & ((!\memin[19]~0_combout ) # 
// (!\memin[3]~353_combout ))) ) ) ) # ( \memin[3]~357_combout  & ( !\Mux28~2_combout  & ( (!\memin[19]~0_combout  & ((!\Mux28~0_combout ) # (!\memin[3]~2_combout ))) ) ) ) # ( !\memin[3]~357_combout  & ( !\Mux28~2_combout  & ( (!\memin[19]~0_combout  & 
// (((!\Mux28~0_combout ) # (!\memin[3]~2_combout )))) # (\memin[19]~0_combout  & (!\memin[3]~353_combout  & ((!\Mux28~0_combout ) # (!\memin[3]~2_combout )))) ) ) )

	.dataa(!\memin[19]~0_combout ),
	.datab(!\memin[3]~353_combout ),
	.datac(!\Mux28~0_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(!\memin[3]~357_combout ),
	.dataf(!\Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~3 .extended_lut = "off";
defparam \memin[3]~3 .lut_mask = 64'hEEE0AAA0EE00AA00;
defparam \memin[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N21
cyclonev_lcell_comb \memin[3]~6 (
// Equation(s):
// \memin[3]~6_combout  = ( \KEY[3]~input_o  & ( \SW[3]~input_o  & ( (\Decoder2~2_combout  & (((!\Equal2~7_combout ) # (!\Equal2~8_combout )) # (MAR[4]))) ) ) ) # ( !\KEY[3]~input_o  & ( \SW[3]~input_o  & ( \Decoder2~2_combout  ) ) ) # ( \KEY[3]~input_o  & ( 
// !\SW[3]~input_o  & ( (\Decoder2~2_combout  & ((!\Equal2~7_combout ) # (!\Equal2~8_combout ))) ) ) ) # ( !\KEY[3]~input_o  & ( !\SW[3]~input_o  & ( (\Decoder2~2_combout  & ((!MAR[4]) # ((!\Equal2~7_combout ) # (!\Equal2~8_combout )))) ) ) )

	.dataa(!MAR[4]),
	.datab(!\Equal2~7_combout ),
	.datac(!\Equal2~8_combout ),
	.datad(!\Decoder2~2_combout ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~6 .extended_lut = "off";
defparam \memin[3]~6 .lut_mask = 64'h00FE00FC00FF00FD;
defparam \memin[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N10
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N26
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y31_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[3]~11_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006801900480110040106F8C73420000000000000000";
// synopsys translate_on

// Location: FF_X31_Y24_N53
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[3]~11_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N51
cyclonev_lcell_comb \memin[3]~7 (
// Equation(s):
// \memin[3]~7_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q  & (((\dmem~4_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q  & (((\dmem~4_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\dmem~4_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~7 .extended_lut = "off";
defparam \memin[3]~7 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \memin[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N6
cyclonev_lcell_comb \memin[3]~8 (
// Equation(s):
// \memin[3]~8_combout  = ( \memin[3]~7_combout  & ( ((dmem_rtl_0_bypass[36] & !\dmem~42_combout )) # (dmem_rtl_0_bypass[35]) ) ) # ( !\memin[3]~7_combout  & ( (dmem_rtl_0_bypass[35] & ((!dmem_rtl_0_bypass[36]) # (\dmem~42_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[35]),
	.datac(!dmem_rtl_0_bypass[36]),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!\memin[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~8 .extended_lut = "off";
defparam \memin[3]~8 .lut_mask = 64'h303330333F333F33;
defparam \memin[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N42
cyclonev_lcell_comb \memin[3]~10 (
// Equation(s):
// \memin[3]~10_combout  = ( !\memin[3]~8_combout  & ( \memin[31]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[31]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~10 .extended_lut = "off";
defparam \memin[3]~10 .lut_mask = 64'h0F0F0F0F00000000;
defparam \memin[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N54
cyclonev_lcell_comb \memin[3]~11_Duplicate (
// Equation(s):
// \memin[3]~11_Duplicate_360  = ( \memin[3]~6_combout  & ( \memin[3]~10_combout  & ( (!\memin[3]~5_combout ) # ((!\memin[3]~3_combout ) # ((\WideOr32~0_combout  & !\regs~516_combout ))) ) ) ) # ( !\memin[3]~6_combout  & ( \memin[3]~10_combout  & ( 
// (!\memin[3]~5_combout ) # ((!\memin[3]~3_combout ) # ((\WideOr32~0_combout  & !\regs~516_combout ))) ) ) ) # ( \memin[3]~6_combout  & ( !\memin[3]~10_combout  ) ) # ( !\memin[3]~6_combout  & ( !\memin[3]~10_combout  & ( (!\memin[3]~5_combout ) # 
// ((!\memin[3]~3_combout ) # ((\WideOr32~0_combout  & !\regs~516_combout ))) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\memin[3]~5_combout ),
	.datac(!\regs~516_combout ),
	.datad(!\memin[3]~3_combout ),
	.datae(!\memin[3]~6_combout ),
	.dataf(!\memin[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~11_Duplicate_360 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~11_Duplicate .extended_lut = "off";
defparam \memin[3]~11_Duplicate .lut_mask = 64'hFFDCFFFFFFDCFFDC;
defparam \memin[3]~11_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[4]~154_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_Duplicate_360 ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000522F6BFD0E9E18000C00000D000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[4]~154_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N15
cyclonev_lcell_comb \MemVal~6 (
// Equation(s):
// \MemVal~6_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem~0_q  & (((\dmem~5_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem~0_q  & (((\dmem~5_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~5_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~6 .extended_lut = "off";
defparam \MemVal~6 .lut_mask = 64'h02F202F207F707F7;
defparam \MemVal~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N0
cyclonev_lcell_comb \memin[4]~151 (
// Equation(s):
// \memin[4]~151_combout  = ( \Equal3~0_combout  & ( \memin[5]~23_combout  & ( \SW[4]~input_o  ) ) ) # ( !\Equal3~0_combout  & ( \memin[5]~23_combout  & ( (!\MemVal~7_combout  & (dmem_rtl_0_bypass[37])) # (\MemVal~7_combout  & ((\MemVal~6_combout ))) ) ) )

	.dataa(!\MemVal~7_combout ),
	.datab(!dmem_rtl_0_bypass[37]),
	.datac(!\SW[4]~input_o ),
	.datad(!\MemVal~6_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\memin[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~151 .extended_lut = "off";
defparam \memin[4]~151 .lut_mask = 64'h0000000022770F0F;
defparam \memin[4]~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N20
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N48
cyclonev_lcell_comb \memin[4]~149 (
// Equation(s):
// \memin[4]~149_combout  = ( \Decoder3~0_combout  & ( (PC[4] & \DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~149 .extended_lut = "off";
defparam \memin[4]~149 .lut_mask = 64'h00000000000F000F;
defparam \memin[4]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N18
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( !PC[6] & ( \PC[8]~DUPLICATE_q  & ( (PC[9] & ((!PC[7] & (!PC[3])) # (PC[7] & (PC[3] & !PC[5])))) ) ) ) # ( PC[6] & ( !\PC[8]~DUPLICATE_q  & ( (!PC[9] & ((!PC[7] & (!PC[3] $ (!PC[5]))) # (PC[7] & (PC[3] & PC[5])))) ) ) ) # ( !PC[6] & 
// ( !\PC[8]~DUPLICATE_q  & ( (!PC[7] & (!PC[9] & (!PC[3] $ (PC[5])))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'h8200290000980000;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N15
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( \imem~82_combout  & ( (PC[5] & (PC[6] & \imem~12_combout )) ) )

	.dataa(!PC[5]),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'h0000000000050005;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N36
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( \imem~28_combout  & ( (!PC[3] & !PC[5]) ) )

	.dataa(gnd),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'h00000000C0C0C0C0;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N12
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( PC[3] & ( (!PC[5] & (\imem~12_combout  & (!PC[6] $ (!PC[7])))) ) ) # ( !PC[3] & ( (PC[5] & (PC[6] & (PC[7] & \imem~12_combout ))) ) )

	.dataa(!PC[5]),
	.datab(!PC[6]),
	.datac(!PC[7]),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h0001000100280028;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N0
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( \imem~110_combout  & ( \imem~107_combout  & ( (!\PC~1_combout  & (((!\PC[4]~DUPLICATE_q ) # (\imem~109_combout )))) # (\PC~1_combout  & (((\PC[4]~DUPLICATE_q )) # (\imem~108_combout ))) ) ) ) # ( !\imem~110_combout  & ( 
// \imem~107_combout  & ( (!\PC~1_combout  & (((!\PC[4]~DUPLICATE_q ) # (\imem~109_combout )))) # (\PC~1_combout  & (\imem~108_combout  & (!\PC[4]~DUPLICATE_q ))) ) ) ) # ( \imem~110_combout  & ( !\imem~107_combout  & ( (!\PC~1_combout  & 
// (((\PC[4]~DUPLICATE_q  & \imem~109_combout )))) # (\PC~1_combout  & (((\PC[4]~DUPLICATE_q )) # (\imem~108_combout ))) ) ) ) # ( !\imem~110_combout  & ( !\imem~107_combout  & ( (!\PC~1_combout  & (((\PC[4]~DUPLICATE_q  & \imem~109_combout )))) # 
// (\PC~1_combout  & (\imem~108_combout  & (!\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\imem~108_combout ),
	.datab(!\PC~1_combout ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\imem~109_combout ),
	.datae(!\imem~110_combout ),
	.dataf(!\imem~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y26_N6
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( \imem~3_combout  & ( !\imem~111_combout  ) ) # ( !\imem~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~111_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N7
dffeas \IR[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~112_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12] .is_wysiwyg = "true";
defparam \IR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y26_N21
cyclonev_lcell_comb \memin[4]~150 (
// Equation(s):
// \memin[4]~150_combout  = ( \Decoder3~0_combout  & ( (!\WideOr30~0_combout  & (((\ShOff~0_combout  & !IR[10])))) # (\WideOr30~0_combout  & (!IR[12])) ) ) # ( !\Decoder3~0_combout  & ( (\WideOr30~0_combout  & !IR[12]) ) )

	.dataa(!\WideOr30~0_combout ),
	.datab(!IR[12]),
	.datac(!\ShOff~0_combout ),
	.datad(!IR[10]),
	.datae(!\Decoder3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~150 .extended_lut = "off";
defparam \memin[4]~150 .lut_mask = 64'h44444E4444444E44;
defparam \memin[4]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N57
cyclonev_lcell_comb \memin[4]~152 (
// Equation(s):
// \memin[4]~152_combout  = ( \Selector19~0_combout  & ( !\Selector18~0_combout  $ (((!A[4] & ((!B[4]))) # (A[4] & (\Selector20~0_combout  & B[4])))) ) )

	.dataa(!A[4]),
	.datab(!\Selector20~0_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~152 .extended_lut = "off";
defparam \memin[4]~152 .lut_mask = 64'h000000005AE15AE1;
defparam \memin[4]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N18
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( B[2] & ( \ShiftRight0~24_combout  & ( (!B[3] & ((\ShiftRight0~25_combout ))) # (B[3] & (\ShiftRight0~18_combout )) ) ) ) # ( !B[2] & ( \ShiftRight0~24_combout  & ( (!B[3]) # (\ShiftRight0~26_combout ) ) ) ) # ( B[2] & ( 
// !\ShiftRight0~24_combout  & ( (!B[3] & ((\ShiftRight0~25_combout ))) # (B[3] & (\ShiftRight0~18_combout )) ) ) ) # ( !B[2] & ( !\ShiftRight0~24_combout  & ( (\ShiftRight0~26_combout  & B[3]) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\ShiftRight0~25_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h111103CFDDDD03CF;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N6
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( !\Selector20~0_combout  & ( (!\ShiftRight0~7_combout  & ((!B[4] & (\ShiftRight0~60_combout )) # (B[4] & (((\ShiftRight0~59_combout )))))) # (\ShiftRight0~7_combout  & ((((\A[31]~DUPLICATE_q ))))) ) ) # ( \Selector20~0_combout  & ( 
// ((!B[4] & (\ShiftLeft0~52_combout  & ((!\ShiftRight0~7_combout ))))) ) )

	.dataa(!\ShiftRight0~60_combout ),
	.datab(!B[4]),
	.datac(!\ShiftLeft0~52_combout ),
	.datad(!\ShiftRight0~59_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(!\A[31]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "on";
defparam \Mux27~0 .lut_mask = 64'h44770C0C0F0F0000;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \memin[4]~332 (
// Equation(s):
// \memin[4]~332_combout  = ( !\Selector18~0_combout  & ( (!\Selector19~0_combout  & ((!\Selector20~0_combout  & (\Add1~93_sumout )) # (\Selector20~0_combout  & (((A[4] & B[4])))))) ) ) # ( \Selector18~0_combout  & ( (!\Selector19~0_combout  & 
// ((!\Selector20~0_combout  & (\Add2~93_sumout )) # (\Selector20~0_combout  & (((!A[4]) # (!B[4])))))) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector19~0_combout ),
	.datac(!\Add2~93_sumout ),
	.datad(!A[4]),
	.datae(!\Selector18~0_combout ),
	.dataf(!B[4]),
	.datag(!\Add1~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~332 .extended_lut = "on";
defparam \memin[4]~332 .lut_mask = 64'h08084C4C084C4C08;
defparam \memin[4]~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N27
cyclonev_lcell_comb \memin[4]~153 (
// Equation(s):
// \memin[4]~153_combout  = ( \memin[4]~332_combout  & ( (!\memin[19]~0_combout  & ((!\memin[3]~2_combout ) # (!\Mux27~0_combout ))) ) ) # ( !\memin[4]~332_combout  & ( (!\memin[4]~152_combout  & (((!\memin[3]~2_combout ) # (!\Mux27~0_combout )))) # 
// (\memin[4]~152_combout  & (!\memin[19]~0_combout  & ((!\memin[3]~2_combout ) # (!\Mux27~0_combout )))) ) )

	.dataa(!\memin[4]~152_combout ),
	.datab(!\memin[19]~0_combout ),
	.datac(!\memin[3]~2_combout ),
	.datad(!\Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\memin[4]~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~153 .extended_lut = "off";
defparam \memin[4]~153 .lut_mask = 64'hEEE0EEE0CCC0CCC0;
defparam \memin[4]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N10
dffeas \regs~484 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~484 .is_wysiwyg = "true";
defparam \regs~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \regs~420 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~420 .is_wysiwyg = "true";
defparam \regs~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N40
dffeas \regs~388 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~388 .is_wysiwyg = "true";
defparam \regs~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N35
dffeas \regs~452 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~452 .is_wysiwyg = "true";
defparam \regs~452 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N45
cyclonev_lcell_comb \regs~550 (
// Equation(s):
// \regs~550_combout  = ( \regs~452_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout ) # (\regs~484_q ) ) ) ) # ( !\regs~452_q  & ( \Selector14~5_combout  & ( (\regs~484_q  & \Selector15~5_combout ) ) ) ) # ( \regs~452_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & ((\regs~388_q ))) # (\Selector15~5_combout  & (\regs~420_q )) ) ) ) # ( !\regs~452_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~388_q ))) # (\Selector15~5_combout  & (\regs~420_q )) ) ) )

	.dataa(!\regs~484_q ),
	.datab(!\regs~420_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~388_q ),
	.datae(!\regs~452_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~550 .extended_lut = "off";
defparam \regs~550 .lut_mask = 64'h03F303F30505F5F5;
defparam \regs~550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N23
dffeas \regs~196 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~196 .is_wysiwyg = "true";
defparam \regs~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N32
dffeas \regs~132 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~132 .is_wysiwyg = "true";
defparam \regs~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N0
cyclonev_lcell_comb \regs~228feeder (
// Equation(s):
// \regs~228feeder_combout  = ( \memin[4]~154_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~228feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~228feeder .extended_lut = "off";
defparam \regs~228feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~228feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N2
dffeas \regs~228 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~228 .is_wysiwyg = "true";
defparam \regs~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N44
dffeas \regs~164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~164 .is_wysiwyg = "true";
defparam \regs~164 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \regs~548 (
// Equation(s):
// \regs~548_combout  = ( \regs~164_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~196_q )) # (\Selector15~5_combout  & ((\regs~228_q ))) ) ) ) # ( !\regs~164_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~196_q )) # 
// (\Selector15~5_combout  & ((\regs~228_q ))) ) ) ) # ( \regs~164_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~132_q ) ) ) ) # ( !\regs~164_q  & ( !\Selector14~5_combout  & ( (\regs~132_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~196_q ),
	.datab(!\regs~132_q ),
	.datac(!\regs~228_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~164_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~548 .extended_lut = "off";
defparam \regs~548 .lut_mask = 64'h330033FF550F550F;
defparam \regs~548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N35
dffeas \regs~324 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~324 .is_wysiwyg = "true";
defparam \regs~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N41
dffeas \regs~356 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~356 .is_wysiwyg = "true";
defparam \regs~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N34
dffeas \regs~260 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~260 .is_wysiwyg = "true";
defparam \regs~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N59
dffeas \regs~292 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~292 .is_wysiwyg = "true";
defparam \regs~292 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N57
cyclonev_lcell_comb \regs~549 (
// Equation(s):
// \regs~549_combout  = ( \regs~292_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~324_q )) # (\Selector15~5_combout  & ((\regs~356_q ))) ) ) ) # ( !\regs~292_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~324_q )) # 
// (\Selector15~5_combout  & ((\regs~356_q ))) ) ) ) # ( \regs~292_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~260_q ) ) ) ) # ( !\regs~292_q  & ( !\Selector14~5_combout  & ( (\regs~260_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~324_q ),
	.datab(!\regs~356_q ),
	.datac(!\regs~260_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~292_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~549 .extended_lut = "off";
defparam \regs~549 .lut_mask = 64'h0F000FFF55335533;
defparam \regs~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y26_N50
dffeas \regs~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~4 .is_wysiwyg = "true";
defparam \regs~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N7
dffeas \regs~100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~100 .is_wysiwyg = "true";
defparam \regs~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N35
dffeas \regs~68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~68 .is_wysiwyg = "true";
defparam \regs~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N14
dffeas \regs~36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~36 .is_wysiwyg = "true";
defparam \regs~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N12
cyclonev_lcell_comb \regs~547 (
// Equation(s):
// \regs~547_combout  = ( \regs~36_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~68_q ))) # (\Selector15~5_combout  & (\regs~100_q )) ) ) ) # ( !\regs~36_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~68_q ))) # 
// (\Selector15~5_combout  & (\regs~100_q )) ) ) ) # ( \regs~36_q  & ( !\Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~4_q ) ) ) ) # ( !\regs~36_q  & ( !\Selector14~5_combout  & ( (\regs~4_q  & !\Selector15~5_combout ) ) ) )

	.dataa(!\regs~4_q ),
	.datab(!\regs~100_q ),
	.datac(!\regs~68_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~36_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~547 .extended_lut = "off";
defparam \regs~547 .lut_mask = 64'h550055FF0F330F33;
defparam \regs~547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N51
cyclonev_lcell_comb \regs~551 (
// Equation(s):
// \regs~551_combout  = ( \regs~549_combout  & ( \regs~547_combout  & ( (!\Selector13~5_combout ) # ((!\Selector12~5_combout  & ((\regs~548_combout ))) # (\Selector12~5_combout  & (\regs~550_combout ))) ) ) ) # ( !\regs~549_combout  & ( \regs~547_combout  & 
// ( (!\Selector13~5_combout  & (!\Selector12~5_combout )) # (\Selector13~5_combout  & ((!\Selector12~5_combout  & ((\regs~548_combout ))) # (\Selector12~5_combout  & (\regs~550_combout )))) ) ) ) # ( \regs~549_combout  & ( !\regs~547_combout  & ( 
// (!\Selector13~5_combout  & (\Selector12~5_combout )) # (\Selector13~5_combout  & ((!\Selector12~5_combout  & ((\regs~548_combout ))) # (\Selector12~5_combout  & (\regs~550_combout )))) ) ) ) # ( !\regs~549_combout  & ( !\regs~547_combout  & ( 
// (\Selector13~5_combout  & ((!\Selector12~5_combout  & ((\regs~548_combout ))) # (\Selector12~5_combout  & (\regs~550_combout )))) ) ) )

	.dataa(!\Selector13~5_combout ),
	.datab(!\Selector12~5_combout ),
	.datac(!\regs~550_combout ),
	.datad(!\regs~548_combout ),
	.datae(!\regs~549_combout ),
	.dataf(!\regs~547_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~551 .extended_lut = "off";
defparam \regs~551 .lut_mask = 64'h0145236789CDABEF;
defparam \regs~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N30
cyclonev_lcell_comb \memin[4]~154 (
// Equation(s):
// \memin[4]~154_combout  = ( \memin[4]~153_combout  & ( \regs~551_combout  & ( (((\memin[4]~150_combout ) # (\WideOr32~0_combout )) # (\memin[4]~149_combout )) # (\memin[4]~151_combout ) ) ) ) # ( !\memin[4]~153_combout  & ( \regs~551_combout  ) ) # ( 
// \memin[4]~153_combout  & ( !\regs~551_combout  & ( ((\memin[4]~150_combout ) # (\memin[4]~149_combout )) # (\memin[4]~151_combout ) ) ) ) # ( !\memin[4]~153_combout  & ( !\regs~551_combout  ) )

	.dataa(!\memin[4]~151_combout ),
	.datab(!\memin[4]~149_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\memin[4]~150_combout ),
	.datae(!\memin[4]~153_combout ),
	.dataf(!\regs~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~154 .extended_lut = "off";
defparam \memin[4]~154 .lut_mask = 64'hFFFF77FFFFFF7FFF;
defparam \memin[4]~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N14
dffeas \B[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \B[4] .is_wysiwyg = "true";
defparam \B[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N12
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( B[1] & ( A[27] & ( (\A[28]~DUPLICATE_q ) # (\B[0]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( A[27] & ( (!\B[0]~DUPLICATE_q  & ((A[30]))) # (\B[0]~DUPLICATE_q  & (\A[29]~DUPLICATE_q )) ) ) ) # ( B[1] & ( !A[27] & ( (!\B[0]~DUPLICATE_q  & 
// \A[28]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( !A[27] & ( (!\B[0]~DUPLICATE_q  & ((A[30]))) # (\B[0]~DUPLICATE_q  & (\A[29]~DUPLICATE_q )) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!\A[29]~DUPLICATE_q ),
	.datac(!A[30]),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N12
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( \ShiftLeft0~36_combout  & ( \ShiftLeft0~35_combout  & ( (!B[3]) # ((!B[2] & (\ShiftLeft0~20_combout )) # (B[2] & ((\ShiftLeft0~21_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( \ShiftLeft0~35_combout  & ( (!B[2] & 
// (((!B[3])) # (\ShiftLeft0~20_combout ))) # (B[2] & (((\ShiftLeft0~21_combout  & B[3])))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !\ShiftLeft0~35_combout  & ( (!B[2] & (\ShiftLeft0~20_combout  & ((B[3])))) # (B[2] & (((!B[3]) # (\ShiftLeft0~21_combout )))) ) 
// ) ) # ( !\ShiftLeft0~36_combout  & ( !\ShiftLeft0~35_combout  & ( (B[3] & ((!B[2] & (\ShiftLeft0~20_combout )) # (B[2] & ((\ShiftLeft0~21_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~20_combout ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h00275527AA27FF27;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N30
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \ShiftLeft0~14_combout  & ( \ShiftLeft0~13_combout  & ( (!B[3]) # ((!B[2] & ((\ShiftLeft0~10_combout ))) # (B[2] & (\ShiftLeft0~11_combout ))) ) ) ) # ( !\ShiftLeft0~14_combout  & ( \ShiftLeft0~13_combout  & ( (!B[2] & 
// (((!B[3]) # (\ShiftLeft0~10_combout )))) # (B[2] & (\ShiftLeft0~11_combout  & (B[3]))) ) ) ) # ( \ShiftLeft0~14_combout  & ( !\ShiftLeft0~13_combout  & ( (!B[2] & (((B[3] & \ShiftLeft0~10_combout )))) # (B[2] & (((!B[3])) # (\ShiftLeft0~11_combout ))) ) ) 
// ) # ( !\ShiftLeft0~14_combout  & ( !\ShiftLeft0~13_combout  & ( (B[3] & ((!B[2] & ((\ShiftLeft0~10_combout ))) # (B[2] & (\ShiftLeft0~11_combout )))) ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(!\ShiftLeft0~14_combout ),
	.dataf(!\ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N57
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \ShiftLeft0~15_combout  & ( (\ShiftLeft0~37_combout ) # (B[4]) ) ) # ( !\ShiftLeft0~15_combout  & ( (!B[4] & \ShiftLeft0~37_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[4]),
	.datad(!\ShiftLeft0~37_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N45
cyclonev_lcell_comb \memin[14]~41 (
// Equation(s):
// \memin[14]~41_combout  = ( B[1] & ( \ShiftLeft0~1_combout  & ( A[31] ) ) ) # ( !B[1] & ( \ShiftLeft0~1_combout  & ( (!\B[0]~DUPLICATE_q  & (A[30])) # (\B[0]~DUPLICATE_q  & ((A[31]))) ) ) ) # ( B[1] & ( !\ShiftLeft0~1_combout  & ( A[31] ) ) ) # ( !B[1] & ( 
// !\ShiftLeft0~1_combout  & ( A[31] ) ) )

	.dataa(!A[30]),
	.datab(gnd),
	.datac(!A[31]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~41 .extended_lut = "off";
defparam \memin[14]~41 .lut_mask = 64'h0F0F0F0F550F0F0F;
defparam \memin[14]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N18
cyclonev_lcell_comb \memin[30]~94 (
// Equation(s):
// \memin[30]~94_combout  = ( \ShiftRight0~3_combout  & ( \memin[14]~41_combout  & ( ((\ShiftRight0~0_combout  & (!B[4] & \ShiftRight0~6_combout ))) # (\memin[31]~68_combout ) ) ) ) # ( !\ShiftRight0~3_combout  & ( \memin[14]~41_combout  & ( 
// \memin[31]~68_combout  ) ) ) # ( \ShiftRight0~3_combout  & ( !\memin[14]~41_combout  & ( (\memin[31]~68_combout  & ((!\ShiftRight0~0_combout ) # ((!\ShiftRight0~6_combout ) # (B[4])))) ) ) ) # ( !\ShiftRight0~3_combout  & ( !\memin[14]~41_combout  & ( 
// \memin[31]~68_combout  ) ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!B[4]),
	.datac(!\memin[31]~68_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\memin[14]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~94 .extended_lut = "off";
defparam \memin[30]~94 .lut_mask = 64'h0F0F0F0B0F0F0F4F;
defparam \memin[30]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N48
cyclonev_lcell_comb \memin[30]~95 (
// Equation(s):
// \memin[30]~95_combout  = ( \ShiftRight0~7_combout  & ( (\memin[30]~94_combout  & \memin[3]~2_combout ) ) ) # ( !\ShiftRight0~7_combout  & ( (\memin[3]~2_combout  & ((!\Selector20~0_combout  & ((\memin[30]~94_combout ))) # (\Selector20~0_combout  & 
// (\Mux1~0_combout )))) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!\memin[30]~94_combout ),
	.datac(!\memin[3]~2_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~95 .extended_lut = "off";
defparam \memin[30]~95 .lut_mask = 64'h0305030503030303;
defparam \memin[30]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \memin[30]~96 (
// Equation(s):
// \memin[30]~96_combout  = ( B[30] & ( A[30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~96 .extended_lut = "off";
defparam \memin[30]~96 .lut_mask = 64'h000000000F0F0F0F;
defparam \memin[30]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \memin[30]~259 (
// Equation(s):
// \memin[30]~259_combout  = ( \Selector18~0_combout  & ( (!B[30] & (!A[30])) # (B[30] & (A[30] & \Selector20~0_combout )) ) ) # ( !\Selector18~0_combout  & ( (!B[30] & (A[30])) # (B[30] & ((!A[30]) # (!\Selector20~0_combout ))) ) )

	.dataa(!B[30]),
	.datab(!A[30]),
	.datac(!\Selector20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~259 .extended_lut = "off";
defparam \memin[30]~259 .lut_mask = 64'h7676767689898989;
defparam \memin[30]~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \memin[30]~97 (
// Equation(s):
// \memin[30]~97_combout  = ( \memin[8]~64_combout  & ( \memin[30]~259_combout  & ( \WideOr23~3_combout  ) ) ) # ( !\memin[8]~64_combout  & ( \memin[30]~259_combout  & ( (\memin[20]~39_combout  & (\WideOr23~3_combout  & (\memin[30]~96_combout  & 
// \memin[20]~1_combout ))) ) ) ) # ( \memin[8]~64_combout  & ( !\memin[30]~259_combout  & ( (\memin[20]~39_combout  & (\WideOr23~3_combout  & (\memin[30]~96_combout  & \memin[20]~1_combout ))) ) ) ) # ( !\memin[8]~64_combout  & ( !\memin[30]~259_combout  & 
// ( (\memin[20]~39_combout  & (\WideOr23~3_combout  & (\memin[30]~96_combout  & \memin[20]~1_combout ))) ) ) )

	.dataa(!\memin[20]~39_combout ),
	.datab(!\WideOr23~3_combout ),
	.datac(!\memin[30]~96_combout ),
	.datad(!\memin[20]~1_combout ),
	.datae(!\memin[8]~64_combout ),
	.dataf(!\memin[30]~259_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~97 .extended_lut = "off";
defparam \memin[30]~97 .lut_mask = 64'h0001000100013333;
defparam \memin[30]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N51
cyclonev_lcell_comb \memin[30]~253 (
// Equation(s):
// \memin[30]~253_combout  = (!\Mux1~0_combout  & \Mux14~0_combout )

	.dataa(!\Mux1~0_combout ),
	.datab(gnd),
	.datac(!\Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~253 .extended_lut = "off";
defparam \memin[30]~253 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \memin[30]~253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N6
cyclonev_lcell_comb \memin[30]~252 (
// Equation(s):
// \memin[30]~252_combout  = ( \memin[8]~64_combout  & ( \Selector18~0_combout  & ( (\WideOr23~3_combout  & ((!A[30] & ((!B[30]))) # (A[30] & (\Selector20~0_combout  & B[30])))) ) ) ) # ( \memin[8]~64_combout  & ( !\Selector18~0_combout  & ( 
// (\WideOr23~3_combout  & ((!A[30] & ((B[30]))) # (A[30] & ((!\Selector20~0_combout ) # (!B[30]))))) ) ) )

	.dataa(!A[30]),
	.datab(!\Selector20~0_combout ),
	.datac(!B[30]),
	.datad(!\WideOr23~3_combout ),
	.datae(!\memin[8]~64_combout ),
	.dataf(!\Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~252 .extended_lut = "off";
defparam \memin[30]~252 .lut_mask = 64'h0000005E000000A1;
defparam \memin[30]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N3
cyclonev_lcell_comb \memin[30]~255 (
// Equation(s):
// \memin[30]~255_combout  = ( \memin[30]~96_combout  & ( (\memin[20]~39_combout  & (\memin[20]~1_combout  & \WideOr23~3_combout )) ) )

	.dataa(!\memin[20]~39_combout ),
	.datab(!\memin[20]~1_combout ),
	.datac(!\WideOr23~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~255 .extended_lut = "off";
defparam \memin[30]~255 .lut_mask = 64'h0000000001010101;
defparam \memin[30]~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N36
cyclonev_lcell_comb \memin[30]~254 (
// Equation(s):
// \memin[30]~254_combout  = ( !\Mux14~0_combout  & ( (!\ShiftRight0~17_combout  & (!\memin[31]~68_combout )) # (\ShiftRight0~17_combout  & ((!\memin[14]~41_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[31]~68_combout ),
	.datac(!\memin[14]~41_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~254 .extended_lut = "off";
defparam \memin[30]~254 .lut_mask = 64'hCCF0CCF000000000;
defparam \memin[30]~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N24
cyclonev_lcell_comb \memin[30]~256 (
// Equation(s):
// \memin[30]~256_combout  = ( \memin[3]~2_combout  & ( \memin[30]~254_combout  & ( (\memin[30]~99_combout  & (!\memin[30]~252_combout  & !\memin[30]~255_combout )) ) ) ) # ( !\memin[3]~2_combout  & ( \memin[30]~254_combout  & ( (\memin[30]~99_combout  & 
// (!\memin[30]~252_combout  & !\memin[30]~255_combout )) ) ) ) # ( \memin[3]~2_combout  & ( !\memin[30]~254_combout  & ( (\memin[30]~253_combout  & (\memin[30]~99_combout  & (!\memin[30]~252_combout  & !\memin[30]~255_combout ))) ) ) ) # ( 
// !\memin[3]~2_combout  & ( !\memin[30]~254_combout  & ( (\memin[30]~99_combout  & (!\memin[30]~252_combout  & !\memin[30]~255_combout )) ) ) )

	.dataa(!\memin[30]~253_combout ),
	.datab(!\memin[30]~99_combout ),
	.datac(!\memin[30]~252_combout ),
	.datad(!\memin[30]~255_combout ),
	.datae(!\memin[3]~2_combout ),
	.dataf(!\memin[30]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~256 .extended_lut = "off";
defparam \memin[30]~256 .lut_mask = 64'h3000100030003000;
defparam \memin[30]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N24
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( A[30] ) + ( B[30] ) + ( \Add1~42  ))
// \Add1~50  = CARRY(( A[30] ) + ( B[30] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!B[30]),
	.datac(!A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( !B[30] $ (A[30]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~50  = CARRY(( !B[30] $ (A[30]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~51  = SHARE((!B[30] & A[30]))

	.dataa(gnd),
	.datab(!B[30]),
	.datac(gnd),
	.datad(!A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(\Add2~43 ),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000000CC0000CC33;
defparam \Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \memin[30]~100 (
// Equation(s):
// \memin[30]~100_combout  = ( \Add1~49_sumout  & ( \Add2~49_sumout  & ( (\memin[31]~79_combout  & ((!\Selector20~0_combout ) # ((!\memin[30]~96_combout  & \Selector18~0_combout )))) ) ) ) # ( !\Add1~49_sumout  & ( \Add2~49_sumout  & ( (\Selector18~0_combout 
//  & (\memin[31]~79_combout  & ((!\Selector20~0_combout ) # (!\memin[30]~96_combout )))) ) ) ) # ( \Add1~49_sumout  & ( !\Add2~49_sumout  & ( (\memin[31]~79_combout  & ((!\Selector20~0_combout  & ((!\Selector18~0_combout ))) # (\Selector20~0_combout  & 
// (!\memin[30]~96_combout  & \Selector18~0_combout )))) ) ) ) # ( !\Add1~49_sumout  & ( !\Add2~49_sumout  & ( (\Selector20~0_combout  & (!\memin[30]~96_combout  & (\Selector18~0_combout  & \memin[31]~79_combout ))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\memin[30]~96_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\memin[31]~79_combout ),
	.datae(!\Add1~49_sumout ),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~100 .extended_lut = "off";
defparam \memin[30]~100 .lut_mask = 64'h000400A4000E00AE;
defparam \memin[30]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N0
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \Add0~69_sumout  & ( \memin[30]~100_combout  ) ) # ( !\Add0~69_sumout  & ( \memin[30]~100_combout  & ( \LdPC~0_combout  ) ) ) # ( \Add0~69_sumout  & ( !\memin[30]~100_combout  & ( (!\memin[30]~256_combout ) # ((!\LdPC~0_combout ) # 
// ((\WideOr32~0_combout  & \regs~647_combout ))) ) ) ) # ( !\Add0~69_sumout  & ( !\memin[30]~100_combout  & ( (\LdPC~0_combout  & ((!\memin[30]~256_combout ) # ((\WideOr32~0_combout  & \regs~647_combout )))) ) ) )

	.dataa(!\memin[30]~256_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\LdPC~0_combout ),
	.datad(!\regs~647_combout ),
	.datae(!\Add0~69_sumout ),
	.dataf(!\memin[30]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h0A0BFAFB0F0FFFFF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N1
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \memin[30]~98 (
// Equation(s):
// \memin[30]~98_combout  = ( \Decoder3~0_combout  & ( (PC[30] & \DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~98 .extended_lut = "off";
defparam \memin[30]~98 .lut_mask = 64'h00000000000F000F;
defparam \memin[30]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N49
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N8
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \dmem~50 (
// Equation(s):
// \dmem~50_combout  = ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[90] ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[90]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~50 .extended_lut = "off";
defparam \dmem~50 .lut_mask = 64'h3333333300000000;
defparam \dmem~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[30]~237_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[30]~237_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036022905440A92C414C2141160000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N27
cyclonev_lcell_comb \dmem~49 (
// Equation(s):
// \dmem~49_combout  = ( \dmem~31_q  & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )) ) ) ) # ( !\dmem~31_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( \dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )) ) ) ) # ( !\dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\dmem~31_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~49 .extended_lut = "off";
defparam \dmem~49 .lut_mask = 64'h0011AABB4455EEFF;
defparam \dmem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N42
cyclonev_lcell_comb \memin[30]~99 (
// Equation(s):
// \memin[30]~99_combout  = ( \dmem~49_combout  & ( \memin[31]~9_combout  & ( (!\memin[30]~98_combout  & (!dmem_rtl_0_bypass[89] & (!\dmem~50_combout  & !\memin[17]~55_combout ))) ) ) ) # ( !\dmem~49_combout  & ( \memin[31]~9_combout  & ( 
// (!\memin[30]~98_combout  & (!\memin[17]~55_combout  & ((!dmem_rtl_0_bypass[89]) # (\dmem~50_combout )))) ) ) ) # ( \dmem~49_combout  & ( !\memin[31]~9_combout  & ( (!\memin[30]~98_combout  & !\memin[17]~55_combout ) ) ) ) # ( !\dmem~49_combout  & ( 
// !\memin[31]~9_combout  & ( (!\memin[30]~98_combout  & !\memin[17]~55_combout ) ) ) )

	.dataa(!\memin[30]~98_combout ),
	.datab(!dmem_rtl_0_bypass[89]),
	.datac(!\dmem~50_combout ),
	.datad(!\memin[17]~55_combout ),
	.datae(!\dmem~49_combout ),
	.dataf(!\memin[31]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~99 .extended_lut = "off";
defparam \memin[30]~99 .lut_mask = 64'hAA00AA008A008000;
defparam \memin[30]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N6
cyclonev_lcell_comb \memin[30]~237 (
// Equation(s):
// \memin[30]~237_combout  = ( \memin[30]~99_combout  & ( \memin[30]~100_combout  ) ) # ( !\memin[30]~99_combout  & ( \memin[30]~100_combout  ) ) # ( \memin[30]~99_combout  & ( !\memin[30]~100_combout  & ( (((\WideOr32~0_combout  & \regs~647_combout )) # 
// (\memin[30]~97_combout )) # (\memin[30]~95_combout ) ) ) ) # ( !\memin[30]~99_combout  & ( !\memin[30]~100_combout  ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\regs~647_combout ),
	.datac(!\memin[30]~95_combout ),
	.datad(!\memin[30]~97_combout ),
	.datae(!\memin[30]~99_combout ),
	.dataf(!\memin[30]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~237 .extended_lut = "off";
defparam \memin[30]~237 .lut_mask = 64'hFFFF1FFFFFFFFFFF;
defparam \memin[30]~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \B[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~237_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[30]),
	.prn(vcc));
// synopsys translate_off
defparam \B[30] .is_wysiwyg = "true";
defparam \B[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !B[31] & ( (!B[30] & !\B[29]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!B[30]),
	.datac(gnd),
	.datad(!\B[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hCC00CC0000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N33
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \ShiftRight0~6_combout  & ( (\ShiftRight0~0_combout  & (!B[4] & \ShiftRight0~3_Duplicate_66 )) ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!\ShiftRight0~3_Duplicate_66 ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h0000000000440044;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N42
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( state[1] & ( \ShiftRight0~17_combout  & ( (!state[4] & (state[0] & (ALUfunc_buffer[0] & state[2]))) ) ) ) # ( !state[1] & ( \ShiftRight0~17_combout  & ( (!state[4] & (state[2] & ((ALUfunc_buffer[0]) # (state[0])))) # (state[4] & 
// (!state[0] & ((!state[2])))) ) ) )

	.dataa(!state[4]),
	.datab(!state[0]),
	.datac(!ALUfunc_buffer[0]),
	.datad(!state[2]),
	.datae(!state[1]),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h00000000442A0002;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N54
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \ShiftRight0~6_combout  & ( (!\Selector20~0_combout  & (((\ShiftRight0~0_combout  & \ShiftRight0~3_combout )) # (A[31]))) ) ) # ( !\ShiftRight0~6_combout  & ( (A[31] & !\Selector20~0_combout ) ) )

	.dataa(!A[31]),
	.datab(!\Selector20~0_combout ),
	.datac(!\ShiftRight0~0_combout ),
	.datad(!\ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h44444444444C444C;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N54
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( !\Mux18~5_combout  & ( (!\ShiftRight0~7_combout  & (!\Mux18~1_combout  & !\Selector20~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~7_combout ),
	.datac(!\Mux18~1_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\Mux18~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'hC000C00000000000;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N12
cyclonev_lcell_comb \memin[13]~230 (
// Equation(s):
// \memin[13]~230_combout  = ( \Mux18~3_combout  & ( \Mux18~4_combout  & ( (!\memin[13]~123_combout  & ((!\memin[23]~62_combout ) # ((!\Mux20~0_combout ) # (!\ShiftLeft0~28_combout )))) ) ) ) # ( !\Mux18~3_combout  & ( \Mux18~4_combout  & ( 
// (!\memin[13]~123_combout  & ((!\memin[23]~62_combout ) # ((!\Mux20~0_combout ) # (!\ShiftLeft0~28_combout )))) ) ) ) # ( \Mux18~3_combout  & ( !\Mux18~4_combout  & ( (!\memin[23]~62_combout  & !\memin[13]~123_combout ) ) ) ) # ( !\Mux18~3_combout  & ( 
// !\Mux18~4_combout  & ( (!\memin[13]~123_combout  & ((!\memin[23]~62_combout ) # ((!\Mux20~0_combout ) # (!\ShiftLeft0~28_combout )))) ) ) )

	.dataa(!\memin[23]~62_combout ),
	.datab(!\Mux20~0_combout ),
	.datac(!\memin[13]~123_combout ),
	.datad(!\ShiftLeft0~28_combout ),
	.datae(!\Mux18~3_combout ),
	.dataf(!\Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~230 .extended_lut = "off";
defparam \memin[13]~230 .lut_mask = 64'hF0E0A0A0F0E0F0E0;
defparam \memin[13]~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N33
cyclonev_lcell_comb \regs~586 (
// Equation(s):
// \regs~586_combout  = ( \regs~584_combout  & ( \regs~583_combout  & ( (!\Selector15~5_combout  & (((\regs~582_combout )) # (\Selector14~5_combout ))) # (\Selector15~5_combout  & ((!\Selector14~5_combout ) # ((\regs~585_Duplicate_696 )))) ) ) ) # ( 
// !\regs~584_combout  & ( \regs~583_combout  & ( (!\Selector15~5_combout  & (!\Selector14~5_combout  & ((\regs~582_combout )))) # (\Selector15~5_combout  & ((!\Selector14~5_combout ) # ((\regs~585_Duplicate_696 )))) ) ) ) # ( \regs~584_combout  & ( 
// !\regs~583_combout  & ( (!\Selector15~5_combout  & (((\regs~582_combout )) # (\Selector14~5_combout ))) # (\Selector15~5_combout  & (\Selector14~5_combout  & (\regs~585_Duplicate_696 ))) ) ) ) # ( !\regs~584_combout  & ( !\regs~583_combout  & ( 
// (!\Selector15~5_combout  & (!\Selector14~5_combout  & ((\regs~582_combout )))) # (\Selector15~5_combout  & (\Selector14~5_combout  & (\regs~585_Duplicate_696 ))) ) ) )

	.dataa(!\Selector15~5_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~585_Duplicate_696 ),
	.datad(!\regs~582_combout ),
	.datae(!\regs~584_combout ),
	.dataf(!\regs~583_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~586 .extended_lut = "off";
defparam \regs~586 .lut_mask = 64'h018923AB45CD67EF;
defparam \regs~586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N45
cyclonev_lcell_comb \memin[13]~231 (
// Equation(s):
// \memin[13]~231_combout  = ( \memin[13]~340_combout  & ( \regs~586_combout  & ( ((!\memin[13]~126_combout ) # (\WideOr32~0_combout )) # (\WideOr23~3_combout ) ) ) ) # ( !\memin[13]~340_combout  & ( \regs~586_combout  & ( ((!\memin[13]~126_combout ) # 
// ((\WideOr23~3_combout  & !\memin[13]~230_combout ))) # (\WideOr32~0_combout ) ) ) ) # ( \memin[13]~340_combout  & ( !\regs~586_combout  & ( (!\memin[13]~126_combout ) # (\WideOr23~3_combout ) ) ) ) # ( !\memin[13]~340_combout  & ( !\regs~586_combout  & ( 
// (!\memin[13]~126_combout ) # ((\WideOr23~3_combout  & !\memin[13]~230_combout )) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[13]~230_combout ),
	.datad(!\memin[13]~126_combout ),
	.datae(!\memin[13]~340_combout ),
	.dataf(!\regs~586_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~231 .extended_lut = "off";
defparam \memin[13]~231 .lut_mask = 64'hFF50FF55FF73FF77;
defparam \memin[13]~231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N47
dffeas \B[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \B[13] .is_wysiwyg = "true";
defparam \B[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N36
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \ShiftRight0~35_combout  & ( \ShiftRight0~36_combout  & ( (!B[3]) # ((!B[2] & (\ShiftRight0~29_combout )) # (B[2] & ((\ShiftRight0~30_combout )))) ) ) ) # ( !\ShiftRight0~35_combout  & ( \ShiftRight0~36_combout  & ( (!B[2] & 
// (\ShiftRight0~29_combout  & ((B[3])))) # (B[2] & (((!B[3]) # (\ShiftRight0~30_combout )))) ) ) ) # ( \ShiftRight0~35_combout  & ( !\ShiftRight0~36_combout  & ( (!B[2] & (((!B[3])) # (\ShiftRight0~29_combout ))) # (B[2] & (((\ShiftRight0~30_combout  & 
// B[3])))) ) ) ) # ( !\ShiftRight0~35_combout  & ( !\ShiftRight0~36_combout  & ( (B[3] & ((!B[2] & (\ShiftRight0~29_combout )) # (B[2] & ((\ShiftRight0~30_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!B[3]),
	.datae(!\ShiftRight0~35_combout ),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h0027AA275527FF27;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N24
cyclonev_lcell_comb \memin[14]~42 (
// Equation(s):
// \memin[14]~42_combout  = ( \ShiftRight0~7_combout  & ( A[31] ) ) # ( !\ShiftRight0~7_combout  & ( (!B[4] & ((\ShiftRight0~41_combout ))) # (B[4] & (\memin[14]~41_combout )) ) )

	.dataa(!\memin[14]~41_combout ),
	.datab(!B[4]),
	.datac(!A[31]),
	.datad(!\ShiftRight0~41_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~42 .extended_lut = "off";
defparam \memin[14]~42 .lut_mask = 64'h11DD11DD0F0F0F0F;
defparam \memin[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N18
cyclonev_lcell_comb \memin[14]~40 (
// Equation(s):
// \memin[14]~40_combout  = ( \memin[20]~39_combout  & ( \Mux20~0_combout  & ( (A[14] & B[14]) ) ) ) # ( !\memin[20]~39_combout  & ( \Mux20~0_combout  & ( \ShiftLeft0~15_combout  ) ) ) # ( \memin[20]~39_combout  & ( !\Mux20~0_combout  & ( (A[14] & B[14]) ) ) 
// )

	.dataa(!A[14]),
	.datab(!B[14]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(gnd),
	.datae(!\memin[20]~39_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~40 .extended_lut = "off";
defparam \memin[14]~40 .lut_mask = 64'h000011110F0F1111;
defparam \memin[14]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N30
cyclonev_lcell_comb \memin[14]~43 (
// Equation(s):
// \memin[14]~43_combout  = ( \memin[14]~42_combout  & ( \memin[14]~40_combout  & ( \memin[28]~38_combout  ) ) ) # ( !\memin[14]~42_combout  & ( \memin[14]~40_combout  & ( \memin[28]~38_combout  ) ) ) # ( \memin[14]~42_combout  & ( !\memin[14]~40_combout  & 
// ( (!\Selector20~0_combout  & (\memin[28]~38_combout  & ((\Add1~21_sumout ) # (\Selector17~0_combout )))) ) ) ) # ( !\memin[14]~42_combout  & ( !\memin[14]~40_combout  & ( (!\Selector17~0_combout  & (\Add1~21_sumout  & (!\Selector20~0_combout  & 
// \memin[28]~38_combout ))) ) ) )

	.dataa(!\Selector17~0_combout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\memin[28]~38_combout ),
	.datae(!\memin[14]~42_combout ),
	.dataf(!\memin[14]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~43 .extended_lut = "off";
defparam \memin[14]~43 .lut_mask = 64'h0020007000FF00FF;
defparam \memin[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N30
cyclonev_lcell_comb \memin[14]~47 (
// Equation(s):
// \memin[14]~47_combout  = ( \memin[14]~46_combout  & ( ((\WideOr32~0_combout  & !\regs~581_combout )) # (\memin[14]~43_combout ) ) ) # ( !\memin[14]~46_combout  )

	.dataa(gnd),
	.datab(!\WideOr32~0_combout ),
	.datac(!\regs~581_combout ),
	.datad(!\memin[14]~43_combout ),
	.datae(gnd),
	.dataf(!\memin[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~47 .extended_lut = "off";
defparam \memin[14]~47 .lut_mask = 64'hFFFFFFFF30FF30FF;
defparam \memin[14]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N8
dffeas \B[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \B[14] .is_wysiwyg = "true";
defparam \B[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N42
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( B[2] & ( \ShiftRight0~10_combout  & ( (\ShiftRight0~8_combout ) # (B[3]) ) ) ) # ( !B[2] & ( \ShiftRight0~10_combout  & ( (!B[3] & (\ShiftRight0~15_combout )) # (B[3] & ((\ShiftRight0~9_combout ))) ) ) ) # ( B[2] & ( 
// !\ShiftRight0~10_combout  & ( (!B[3] & \ShiftRight0~8_combout ) ) ) ) # ( !B[2] & ( !\ShiftRight0~10_combout  & ( (!B[3] & (\ShiftRight0~15_combout )) # (B[3] & ((\ShiftRight0~9_combout ))) ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h474700CC474733FF;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N6
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \ShiftLeft0~17_combout  & ( \ShiftLeft0~0_combout  & ( ((!B[3] & (\ShiftLeft0~16_combout )) # (B[3] & ((\ShiftLeft0~18_combout )))) # (B[2]) ) ) ) # ( !\ShiftLeft0~17_combout  & ( \ShiftLeft0~0_combout  & ( (!B[2] & ((!B[3] & 
// (\ShiftLeft0~16_combout )) # (B[3] & ((\ShiftLeft0~18_combout ))))) # (B[2] & (((B[3])))) ) ) ) # ( \ShiftLeft0~17_combout  & ( !\ShiftLeft0~0_combout  & ( (!B[2] & ((!B[3] & (\ShiftLeft0~16_combout )) # (B[3] & ((\ShiftLeft0~18_combout ))))) # (B[2] & 
// (((!B[3])))) ) ) ) # ( !\ShiftLeft0~17_combout  & ( !\ShiftLeft0~0_combout  & ( (!B[2] & ((!B[3] & (\ShiftLeft0~16_combout )) # (B[3] & ((\ShiftLeft0~18_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~17_combout ),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h220A770A225F775F;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N18
cyclonev_lcell_comb \memin[15]~308 (
// Equation(s):
// \memin[15]~308_combout  = ( !\Selector20~0_combout  & ( (\memin[3]~2_combout  & ((!B[4] & ((!\ShiftRight0~7_combout  & (\ShiftRight0~42_combout )) # (\ShiftRight0~7_combout  & ((A[31]))))) # (B[4] & (((A[31])))))) ) ) # ( \Selector20~0_combout  & ( (!B[4] 
// & (((\ShiftLeft0~19_combout  & (\memin[3]~2_combout  & !\ShiftRight0~7_combout ))))) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~42_combout ),
	.datac(!\ShiftLeft0~19_combout ),
	.datad(!\memin[3]~2_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(!A[31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~308 .extended_lut = "on";
defparam \memin[15]~308 .lut_mask = 64'h0027000A000F0000;
defparam \memin[15]~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N30
cyclonev_lcell_comb \memin[15]~290 (
// Equation(s):
// \memin[15]~290_combout  = ( \Add1~25_sumout  & ( (!\Selector20~0_combout  & !\Selector19~0_combout ) ) ) # ( !\Add1~25_sumout  & ( (!\Selector20~0_combout  & (\Selector18~0_combout  & !\Selector19~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector20~0_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\Selector19~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~290 .extended_lut = "off";
defparam \memin[15]~290 .lut_mask = 64'h0C000C00CC00CC00;
defparam \memin[15]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N54
cyclonev_lcell_comb \memin[15]~51 (
// Equation(s):
// \memin[15]~51_combout  = ( !\memin[15]~308_combout  & ( \memin[15]~290_combout  & ( (!\memin[19]~0_combout ) # ((\Selector18~0_combout  & (!\memin[15]~289_combout  & !\Add2~25_sumout ))) ) ) ) # ( !\memin[15]~308_combout  & ( !\memin[15]~290_combout  & ( 
// (!\memin[19]~0_combout ) # (!\memin[15]~289_combout ) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\memin[19]~0_combout ),
	.datac(!\memin[15]~289_combout ),
	.datad(!\Add2~25_sumout ),
	.datae(!\memin[15]~308_combout ),
	.dataf(!\memin[15]~290_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~51 .extended_lut = "off";
defparam \memin[15]~51 .lut_mask = 64'hFCFC0000DCCC0000;
defparam \memin[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N3
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \memin[15]~51_combout  & ( \memin[15]~241_combout  & ( (!\LdMAR~0_combout  & (((\dmem_rtl_0|auto_generated|addr_store_b [0])))) # (\LdMAR~0_combout  & (\WideOr32~0_combout  & (!\regs~576_combout 
// ))) ) ) ) # ( !\memin[15]~51_combout  & ( \memin[15]~241_combout  & ( (\LdMAR~0_combout ) # (\dmem_rtl_0|auto_generated|addr_store_b [0]) ) ) ) # ( \memin[15]~51_combout  & ( !\memin[15]~241_combout  & ( (\LdMAR~0_combout ) # 
// (\dmem_rtl_0|auto_generated|addr_store_b [0]) ) ) ) # ( !\memin[15]~51_combout  & ( !\memin[15]~241_combout  & ( (\LdMAR~0_combout ) # (\dmem_rtl_0|auto_generated|addr_store_b [0]) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\regs~576_combout ),
	.datac(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datad(!\LdMAR~0_combout ),
	.datae(!\memin[15]~51_combout ),
	.dataf(!\memin[15]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h0FFF0FFF0FFF0F44;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N14
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[31]~171_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A482123264490A6A210A6480000000000000000";
// synopsys translate_on

// Location: FF_X37_Y26_N35
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[31]~171_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N33
cyclonev_lcell_comb \dmem~67 (
// Equation(s):
// \dmem~67_combout  = ( \dmem~32_q  & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~32_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~32_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( !\dmem~32_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datae(!\dmem~32_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~67 .extended_lut = "off";
defparam \dmem~67 .lut_mask = 64'h000CF0FC030FF3FF;
defparam \dmem~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N54
cyclonev_lcell_comb \dmem~68 (
// Equation(s):
// \dmem~68_combout  = ( \dmem~42_combout  & ( \dmem~67_combout  & ( dmem_rtl_0_bypass[91] ) ) ) # ( !\dmem~42_combout  & ( \dmem~67_combout  & ( (dmem_rtl_0_bypass[92]) # (dmem_rtl_0_bypass[91]) ) ) ) # ( \dmem~42_combout  & ( !\dmem~67_combout  & ( 
// dmem_rtl_0_bypass[91] ) ) ) # ( !\dmem~42_combout  & ( !\dmem~67_combout  & ( (dmem_rtl_0_bypass[91] & !dmem_rtl_0_bypass[92]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[91]),
	.datac(!dmem_rtl_0_bypass[92]),
	.datad(gnd),
	.datae(!\dmem~42_combout ),
	.dataf(!\dmem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~68 .extended_lut = "off";
defparam \dmem~68 .lut_mask = 64'h303033333F3F3333;
defparam \dmem~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N3
cyclonev_lcell_comb \memin[31]~167 (
// Equation(s):
// \memin[31]~167_combout  = (B[31] & A[31])

	.dataa(!B[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~167 .extended_lut = "off";
defparam \memin[31]~167 .lut_mask = 64'h0055005500550055;
defparam \memin[31]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N33
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( !A[31] $ (B[31]) ) + ( \Add2~51  ) + ( \Add2~50  ))

	.dataa(!A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(\Add2~51 ),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h000000000000AA55;
defparam \Add2~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X36_Y23_N16
dffeas \regs~191 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~191 .is_wysiwyg = "true";
defparam \regs~191 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N18
cyclonev_lcell_comb \regs~319feeder (
// Equation(s):
// \regs~319feeder_combout  = ( \memin[31]~171_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~319feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~319feeder .extended_lut = "off";
defparam \regs~319feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~319feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N20
dffeas \regs~319 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~319 .is_wysiwyg = "true";
defparam \regs~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N24
cyclonev_lcell_comb \regs~447feeder (
// Equation(s):
// \regs~447feeder_combout  = ( \memin[31]~171_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~447feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~447feeder .extended_lut = "off";
defparam \regs~447feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~447feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N26
dffeas \regs~447 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~447 .is_wysiwyg = "true";
defparam \regs~447 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \regs~63feeder (
// Equation(s):
// \regs~63feeder_combout  = ( \memin[31]~171_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~63feeder .extended_lut = "off";
defparam \regs~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N26
dffeas \regs~63 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~63 .is_wysiwyg = "true";
defparam \regs~63 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N6
cyclonev_lcell_comb \regs~664 (
// Equation(s):
// \regs~664_combout  = ( \Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~447_q  ) ) ) # ( !\Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~319_q  ) ) ) # ( \Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~191_q  ) ) ) # ( 
// !\Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~63_q  ) ) )

	.dataa(!\regs~191_q ),
	.datab(!\regs~319_q ),
	.datac(!\regs~447_q ),
	.datad(!\regs~63_q ),
	.datae(!\Selector13~5_combout ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~664 .extended_lut = "off";
defparam \regs~664 .lut_mask = 64'h00FF555533330F0F;
defparam \regs~664 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N50
dffeas \regs~95 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~95 .is_wysiwyg = "true";
defparam \regs~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N44
dffeas \regs~351 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~351 .is_wysiwyg = "true";
defparam \regs~351 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N36
cyclonev_lcell_comb \regs~223feeder (
// Equation(s):
// \regs~223feeder_combout  = ( \memin[31]~171_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~223feeder .extended_lut = "off";
defparam \regs~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N37
dffeas \regs~223 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~223 .is_wysiwyg = "true";
defparam \regs~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N14
dffeas \regs~479 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~479 .is_wysiwyg = "true";
defparam \regs~479 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N12
cyclonev_lcell_comb \regs~665 (
// Equation(s):
// \regs~665_combout  = ( \regs~479_q  & ( \Selector13~5_combout  & ( (\Selector12~5_combout ) # (\regs~223_q ) ) ) ) # ( !\regs~479_q  & ( \Selector13~5_combout  & ( (\regs~223_q  & !\Selector12~5_combout ) ) ) ) # ( \regs~479_q  & ( !\Selector13~5_combout  
// & ( (!\Selector12~5_combout  & (\regs~95_q )) # (\Selector12~5_combout  & ((\regs~351_q ))) ) ) ) # ( !\regs~479_q  & ( !\Selector13~5_combout  & ( (!\Selector12~5_combout  & (\regs~95_q )) # (\Selector12~5_combout  & ((\regs~351_q ))) ) ) )

	.dataa(!\regs~95_q ),
	.datab(!\regs~351_q ),
	.datac(!\regs~223_q ),
	.datad(!\Selector12~5_combout ),
	.datae(!\regs~479_q ),
	.dataf(!\Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~665 .extended_lut = "off";
defparam \regs~665 .lut_mask = 64'h553355330F000FFF;
defparam \regs~665 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \regs~415 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~415 .is_wysiwyg = "true";
defparam \regs~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \regs~287feeder (
// Equation(s):
// \regs~287feeder_combout  = ( \memin[31]~171_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~287feeder .extended_lut = "off";
defparam \regs~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N49
dffeas \regs~287 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~287 .is_wysiwyg = "true";
defparam \regs~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \regs~159 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~159 .is_wysiwyg = "true";
defparam \regs~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N7
dffeas \regs~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~31 .is_wysiwyg = "true";
defparam \regs~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \regs~663 (
// Equation(s):
// \regs~663_combout  = ( \regs~31_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~287_q ))) # (\Selector13~5_combout  & (\regs~415_q )) ) ) ) # ( !\regs~31_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & ((\regs~287_q ))) # 
// (\Selector13~5_combout  & (\regs~415_q )) ) ) ) # ( \regs~31_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout ) # (\regs~159_q ) ) ) ) # ( !\regs~31_q  & ( !\Selector12~5_combout  & ( (\regs~159_q  & \Selector13~5_combout ) ) ) )

	.dataa(!\regs~415_q ),
	.datab(!\regs~287_q ),
	.datac(!\regs~159_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~31_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~663 .extended_lut = "off";
defparam \regs~663 .lut_mask = 64'h000FFF0F33553355;
defparam \regs~663 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N51
cyclonev_lcell_comb \regs~127feeder (
// Equation(s):
// \regs~127feeder_combout  = \memin[31]~171_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[31]~171_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~127feeder .extended_lut = "off";
defparam \regs~127feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N53
dffeas \regs~127 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~127 .is_wysiwyg = "true";
defparam \regs~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \regs~383 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~383 .is_wysiwyg = "true";
defparam \regs~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N41
dffeas \regs~255 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~255 .is_wysiwyg = "true";
defparam \regs~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N20
dffeas \regs~511 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~511 .is_wysiwyg = "true";
defparam \regs~511 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N18
cyclonev_lcell_comb \regs~666 (
// Equation(s):
// \regs~666_combout  = ( \regs~511_q  & ( \Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~383_q ) ) ) ) # ( !\regs~511_q  & ( \Selector12~5_combout  & ( (\regs~383_q  & !\Selector13~5_combout ) ) ) ) # ( \regs~511_q  & ( !\Selector12~5_combout  
// & ( (!\Selector13~5_combout  & (\regs~127_q )) # (\Selector13~5_combout  & ((\regs~255_q ))) ) ) ) # ( !\regs~511_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~127_q )) # (\Selector13~5_combout  & ((\regs~255_q ))) ) ) )

	.dataa(!\regs~127_q ),
	.datab(!\regs~383_q ),
	.datac(!\Selector13~5_combout ),
	.datad(!\regs~255_q ),
	.datae(!\regs~511_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~666 .extended_lut = "off";
defparam \regs~666 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~666 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N3
cyclonev_lcell_comb \regs~667 (
// Equation(s):
// \regs~667_combout  = ( \regs~663_combout  & ( \regs~666_combout  & ( (!\Selector15~5_combout  & ((!\Selector14~5_combout ) # ((\regs~665_combout )))) # (\Selector15~5_combout  & (((\regs~664_combout )) # (\Selector14~5_combout ))) ) ) ) # ( 
// !\regs~663_combout  & ( \regs~666_combout  & ( (!\Selector15~5_combout  & (\Selector14~5_combout  & ((\regs~665_combout )))) # (\Selector15~5_combout  & (((\regs~664_combout )) # (\Selector14~5_combout ))) ) ) ) # ( \regs~663_combout  & ( 
// !\regs~666_combout  & ( (!\Selector15~5_combout  & ((!\Selector14~5_combout ) # ((\regs~665_combout )))) # (\Selector15~5_combout  & (!\Selector14~5_combout  & (\regs~664_combout ))) ) ) ) # ( !\regs~663_combout  & ( !\regs~666_combout  & ( 
// (!\Selector15~5_combout  & (\Selector14~5_combout  & ((\regs~665_combout )))) # (\Selector15~5_combout  & (!\Selector14~5_combout  & (\regs~664_combout ))) ) ) )

	.dataa(!\Selector15~5_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~664_combout ),
	.datad(!\regs~665_combout ),
	.datae(!\regs~663_combout ),
	.dataf(!\regs~666_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~667 .extended_lut = "off";
defparam \regs~667 .lut_mask = 64'h04268CAE15379DBF;
defparam \regs~667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N33
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( A[31] ) + ( B[31] ) + ( \Add1~50  ))

	.dataa(!A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[31]),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N6
cyclonev_lcell_comb \memin[31]~270 (
// Equation(s):
// \memin[31]~270_combout  = ( \Selector18~0_combout  & ( \Add1~105_sumout  & ( (\regs~667_combout  & \WideOr32~0_combout ) ) ) ) # ( !\Selector18~0_combout  & ( \Add1~105_sumout  & ( (!\Selector20~0_combout  & (((\regs~667_combout  & \WideOr32~0_combout )) 
// # (\memin[31]~79_combout ))) # (\Selector20~0_combout  & (((\regs~667_combout  & \WideOr32~0_combout )))) ) ) ) # ( \Selector18~0_combout  & ( !\Add1~105_sumout  & ( (\regs~667_combout  & \WideOr32~0_combout ) ) ) ) # ( !\Selector18~0_combout  & ( 
// !\Add1~105_sumout  & ( (\regs~667_combout  & \WideOr32~0_combout ) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\memin[31]~79_combout ),
	.datac(!\regs~667_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~270 .extended_lut = "off";
defparam \memin[31]~270 .lut_mask = 64'h000F000F222F000F;
defparam \memin[31]~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y24_N27
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N24
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( \Selector18~0_combout  & ( \Add0~97_sumout  & ( (!\LdPC~0_combout ) # (!\Selector20~0_combout ) ) ) ) # ( !\Selector18~0_combout  & ( \Add0~97_sumout  & ( !\LdPC~0_combout  ) ) ) # ( \Selector18~0_combout  & ( !\Add0~97_sumout  & ( 
// (\LdPC~0_combout  & !\Selector20~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\LdPC~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(gnd),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h00003030CCCCFCFC;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N18
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \memin[31]~79_combout  & ( \PC~35_combout  & ( ((!\memin[31]~170_combout ) # ((!\LdPC~0_combout ) # (\memin[31]~270_combout ))) # (\Add2~105_sumout ) ) ) ) # ( !\memin[31]~79_combout  & ( \PC~35_combout  & ( (!\memin[31]~170_combout ) 
// # ((!\LdPC~0_combout ) # (\memin[31]~270_combout )) ) ) ) # ( \memin[31]~79_combout  & ( !\PC~35_combout  & ( (\LdPC~0_combout  & ((!\memin[31]~170_combout ) # (\memin[31]~270_combout ))) ) ) ) # ( !\memin[31]~79_combout  & ( !\PC~35_combout  & ( 
// (\LdPC~0_combout  & ((!\memin[31]~170_combout ) # (\memin[31]~270_combout ))) ) ) )

	.dataa(!\Add2~105_sumout ),
	.datab(!\memin[31]~170_combout ),
	.datac(!\memin[31]~270_combout ),
	.datad(!\LdPC~0_combout ),
	.datae(!\memin[31]~79_combout ),
	.dataf(!\PC~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h00CF00CFFFCFFFDF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N19
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N6
cyclonev_lcell_comb \memin[31]~168 (
// Equation(s):
// \memin[31]~168_combout  = ( \Decoder3~0_combout  & ( IR[23] & ( (\DrPC~0_combout  & PC[31]) ) ) ) # ( \Decoder3~0_combout  & ( !IR[23] & ( (((\DrPC~0_combout  & PC[31])) # (\WideOr30~0_combout )) # (\ShOff~0_combout ) ) ) ) # ( !\Decoder3~0_combout  & ( 
// !IR[23] & ( \WideOr30~0_combout  ) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(!PC[31]),
	.datac(!\ShOff~0_combout ),
	.datad(!\WideOr30~0_combout ),
	.datae(!\Decoder3~0_combout ),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~168 .extended_lut = "off";
defparam \memin[31]~168 .lut_mask = 64'h00FF1FFF00001111;
defparam \memin[31]~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N12
cyclonev_lcell_comb \memin[31]~169 (
// Equation(s):
// \memin[31]~169_combout  = ( \memin[8]~63_combout  & ( !\memin[31]~168_combout  & ( (!\Selector20~0_combout ) # ((!\WideOr23~3_combout ) # (!\memin[31]~167_combout  $ (\Selector18~0_combout ))) ) ) ) # ( !\memin[8]~63_combout  & ( !\memin[31]~168_combout  
// ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\WideOr23~3_combout ),
	.datac(!\memin[31]~167_combout ),
	.datad(!\Selector18~0_combout ),
	.datae(!\memin[8]~63_combout ),
	.dataf(!\memin[31]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~169 .extended_lut = "off";
defparam \memin[31]~169 .lut_mask = 64'hFFFFFEEF00000000;
defparam \memin[31]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N36
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( \A[28]~DUPLICATE_q  & ( \A[29]~DUPLICATE_q  & ( ((!\B[0]~DUPLICATE_q  & (A[31])) # (\B[0]~DUPLICATE_q  & ((A[30])))) # (B[1]) ) ) ) # ( !\A[28]~DUPLICATE_q  & ( \A[29]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((B[1])) # 
// (A[31]))) # (\B[0]~DUPLICATE_q  & (((A[30] & !B[1])))) ) ) ) # ( \A[28]~DUPLICATE_q  & ( !\A[29]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (A[31] & ((!B[1])))) # (\B[0]~DUPLICATE_q  & (((B[1]) # (A[30])))) ) ) ) # ( !\A[28]~DUPLICATE_q  & ( 
// !\A[29]~DUPLICATE_q  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (A[31])) # (\B[0]~DUPLICATE_q  & ((A[30]))))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[31]),
	.datac(!A[30]),
	.datad(!B[1]),
	.datae(!\A[28]~DUPLICATE_q ),
	.dataf(!\A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h2700275527AA27FF;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N18
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( \ShiftLeft0~42_combout  & ( \ShiftLeft0~43_combout  & ( ((!B[2] & ((\ShiftLeft0~56_combout ))) # (B[2] & (\ShiftLeft0~50_combout ))) # (B[3]) ) ) ) # ( !\ShiftLeft0~42_combout  & ( \ShiftLeft0~43_combout  & ( (!B[3] & ((!B[2] & 
// ((\ShiftLeft0~56_combout ))) # (B[2] & (\ShiftLeft0~50_combout )))) # (B[3] & (((B[2])))) ) ) ) # ( \ShiftLeft0~42_combout  & ( !\ShiftLeft0~43_combout  & ( (!B[3] & ((!B[2] & ((\ShiftLeft0~56_combout ))) # (B[2] & (\ShiftLeft0~50_combout )))) # (B[3] & 
// (((!B[2])))) ) ) ) # ( !\ShiftLeft0~42_combout  & ( !\ShiftLeft0~43_combout  & ( (!B[3] & ((!B[2] & ((\ShiftLeft0~56_combout ))) # (B[2] & (\ShiftLeft0~50_combout )))) ) ) )

	.dataa(!\ShiftLeft0~50_combout ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~56_combout ),
	.datae(!\ShiftLeft0~42_combout ),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h04C434F407C737F7;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N3
cyclonev_lcell_comb \memin[31]~166 (
// Equation(s):
// \memin[31]~166_combout  = ( \ShiftLeft0~57_combout  & ( \Mux14~0_combout  & ( (B[4] & (!\memin[31]~68_combout  & !\ShiftLeft0~19_combout )) ) ) ) # ( !\ShiftLeft0~57_combout  & ( \Mux14~0_combout  & ( (!\memin[31]~68_combout  & ((!B[4]) # 
// (!\ShiftLeft0~19_combout ))) ) ) ) # ( \ShiftLeft0~57_combout  & ( !\Mux14~0_combout  & ( !\memin[31]~68_combout  ) ) ) # ( !\ShiftLeft0~57_combout  & ( !\Mux14~0_combout  & ( !\memin[31]~68_combout  ) ) )

	.dataa(!B[4]),
	.datab(!\memin[31]~68_combout ),
	.datac(gnd),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(!\ShiftLeft0~57_combout ),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~166 .extended_lut = "off";
defparam \memin[31]~166 .lut_mask = 64'hCCCCCCCCCC884400;
defparam \memin[31]~166 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N48
cyclonev_lcell_comb \memin[31]~170 (
// Equation(s):
// \memin[31]~170_combout  = ( \memin[31]~9_combout  & ( \memin[31]~166_combout  & ( (!\memin[31]~165_combout  & (!\dmem~68_combout  & \memin[31]~169_combout )) ) ) ) # ( !\memin[31]~9_combout  & ( \memin[31]~166_combout  & ( (!\memin[31]~165_combout  & 
// \memin[31]~169_combout ) ) ) ) # ( \memin[31]~9_combout  & ( !\memin[31]~166_combout  & ( (!\memin[31]~165_combout  & (!\memin[3]~2_combout  & (!\dmem~68_combout  & \memin[31]~169_combout ))) ) ) ) # ( !\memin[31]~9_combout  & ( !\memin[31]~166_combout  & 
// ( (!\memin[31]~165_combout  & (!\memin[3]~2_combout  & \memin[31]~169_combout )) ) ) )

	.dataa(!\memin[31]~165_combout ),
	.datab(!\memin[3]~2_combout ),
	.datac(!\dmem~68_combout ),
	.datad(!\memin[31]~169_combout ),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\memin[31]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~170 .extended_lut = "off";
defparam \memin[31]~170 .lut_mask = 64'h0088008000AA00A0;
defparam \memin[31]~170 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y26_N45
cyclonev_lcell_comb \memin[31]~171 (
// Equation(s):
// \memin[31]~171_combout  = ( \memin[31]~79_combout  & ( \Add2~105_sumout  & ( (!\memin[31]~170_combout ) # (((!\Selector20~0_combout  & \Selector18~0_combout )) # (\memin[31]~270_combout )) ) ) ) # ( !\memin[31]~79_combout  & ( \Add2~105_sumout  & ( 
// (!\memin[31]~170_combout ) # (\memin[31]~270_combout ) ) ) ) # ( \memin[31]~79_combout  & ( !\Add2~105_sumout  & ( (!\memin[31]~170_combout ) # (\memin[31]~270_combout ) ) ) ) # ( !\memin[31]~79_combout  & ( !\Add2~105_sumout  & ( (!\memin[31]~170_combout 
// ) # (\memin[31]~270_combout ) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\memin[31]~170_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\memin[31]~270_combout ),
	.datae(!\memin[31]~79_combout ),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~171 .extended_lut = "off";
defparam \memin[31]~171 .lut_mask = 64'hCCFFCCFFCCFFCEFF;
defparam \memin[31]~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N37
dffeas \A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \A[31] .is_wysiwyg = "true";
defparam \A[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N12
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \ShiftRight0~30_combout  & ( B[3] & ( (!B[2] & ((\ShiftRight0~31_combout ))) # (B[2] & (A[31])) ) ) ) # ( !\ShiftRight0~30_combout  & ( B[3] & ( (!B[2] & ((\ShiftRight0~31_combout ))) # (B[2] & (A[31])) ) ) ) # ( 
// \ShiftRight0~30_combout  & ( !B[3] & ( (B[2]) # (\ShiftRight0~29_combout ) ) ) ) # ( !\ShiftRight0~30_combout  & ( !B[3] & ( (\ShiftRight0~29_combout  & !B[2]) ) ) )

	.dataa(!A[31]),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!B[2]),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!\ShiftRight0~30_combout ),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h30303F3F05F505F5;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N39
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( A[7] & ( A[6] & ( (!\B[1]~_Duplicate_12DUPLICATE_q ) # ((!\B[0]~_Duplicate_14DUPLICATE_q  & ((A[8]))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (A[9]))) ) ) ) # ( !A[7] & ( A[6] & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & 
// (((!\B[1]~_Duplicate_12DUPLICATE_q ) # (A[8])))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (A[9] & (\B[1]~_Duplicate_12DUPLICATE_q ))) ) ) ) # ( A[7] & ( !A[6] & ( (!\B[0]~_Duplicate_14DUPLICATE_q  & (((\B[1]~_Duplicate_12DUPLICATE_q  & A[8])))) # 
// (\B[0]~_Duplicate_14DUPLICATE_q  & (((!\B[1]~_Duplicate_12DUPLICATE_q )) # (A[9]))) ) ) ) # ( !A[7] & ( !A[6] & ( (\B[1]~_Duplicate_12DUPLICATE_q  & ((!\B[0]~_Duplicate_14DUPLICATE_q  & ((A[8]))) # (\B[0]~_Duplicate_14DUPLICATE_q  & (A[9])))) ) ) )

	.dataa(!\B[0]~_Duplicate_14DUPLICATE_q ),
	.datab(!A[9]),
	.datac(!\B[1]~_Duplicate_12DUPLICATE_q ),
	.datad(!A[8]),
	.datae(!A[7]),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N48
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \ShiftRight0~34_combout  & ( \ShiftRight0~33_combout  & ( (!B[3]) # ((!B[2] & ((\ShiftRight0~35_combout ))) # (B[2] & (\ShiftRight0~36_combout ))) ) ) ) # ( !\ShiftRight0~34_combout  & ( \ShiftRight0~33_combout  & ( (!B[2] & 
// (((!B[3]) # (\ShiftRight0~35_combout )))) # (B[2] & (\ShiftRight0~36_combout  & (B[3]))) ) ) ) # ( \ShiftRight0~34_combout  & ( !\ShiftRight0~33_combout  & ( (!B[2] & (((B[3] & \ShiftRight0~35_combout )))) # (B[2] & (((!B[3])) # (\ShiftRight0~36_combout 
// ))) ) ) ) # ( !\ShiftRight0~34_combout  & ( !\ShiftRight0~33_combout  & ( (B[3] & ((!B[2] & ((\ShiftRight0~35_combout ))) # (B[2] & (\ShiftRight0~36_combout )))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!B[3]),
	.datad(!\ShiftRight0~35_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N24
cyclonev_lcell_comb \memin[6]~296 (
// Equation(s):
// \memin[6]~296_combout  = ( !\Selector20~0_combout  & ( (!\ShiftRight0~7_combout  & (((!B[4] & ((\ShiftRight0~37_combout ))) # (B[4] & (\ShiftRight0~32_combout ))))) # (\ShiftRight0~7_combout  & (((A[31])))) ) ) # ( \Selector20~0_combout  & ( 
// ((!\ShiftRight0~7_combout  & (\ShiftLeft0~12_combout  & (!B[4])))) ) )

	.dataa(!\ShiftRight0~32_combout ),
	.datab(!\ShiftRight0~7_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!B[4]),
	.datae(!\Selector20~0_combout ),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(!A[31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~296 .extended_lut = "on";
defparam \memin[6]~296 .lut_mask = 64'h03470C00CF470C00;
defparam \memin[6]~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N48
cyclonev_lcell_comb \memin[6]~25 (
// Equation(s):
// \memin[6]~25_combout  = ( B[6] & ( A[6] & ( (!ALUfunc_buffer[1] & ((!state[4] $ (state[1])) # (state[0]))) # (ALUfunc_buffer[1] & ((!state[1] & ((state[0]))) # (state[1] & (state[4])))) ) ) ) # ( !B[6] & ( A[6] & ( (!ALUfunc_buffer[1] & (!state[0] & 
// (!state[4] $ (!state[1])))) # (ALUfunc_buffer[1] & ((!state[1] & ((!state[0]))) # (state[1] & (!state[4])))) ) ) ) # ( B[6] & ( !A[6] & ( (!ALUfunc_buffer[1] & (!state[0] & (!state[4] $ (!state[1])))) # (ALUfunc_buffer[1] & ((!state[1] & ((!state[0]))) # 
// (state[1] & (!state[4])))) ) ) )

	.dataa(!state[4]),
	.datab(!state[0]),
	.datac(!ALUfunc_buffer[1]),
	.datad(!state[1]),
	.datae(!B[6]),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~25 .extended_lut = "off";
defparam \memin[6]~25 .lut_mask = 64'h00004C8A4C8AB375;
defparam \memin[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N9
cyclonev_lcell_comb \memin[6]~27 (
// Equation(s):
// \memin[6]~27_combout  = ( \Add2~13_sumout  & ( (!ALUfunc_buffer[1] & ((!state[1] $ (state[4])) # (state[0]))) # (ALUfunc_buffer[1] & ((!state[1] & (state[0])) # (state[1] & ((state[4]))))) ) )

	.dataa(!ALUfunc_buffer[1]),
	.datab(!state[0]),
	.datac(!state[1]),
	.datad(!state[4]),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~27 .extended_lut = "off";
defparam \memin[6]~27 .lut_mask = 64'h00000000B23FB23F;
defparam \memin[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N36
cyclonev_lcell_comb \memin[6]~26 (
// Equation(s):
// \memin[6]~26_combout  = ( !B[6] & ( !A[6] & ( (!ALUfunc_buffer[1] & (!state[0] & (!state[4] $ (!state[1])))) # (ALUfunc_buffer[1] & ((!state[1] & ((!state[0]))) # (state[1] & (!state[4])))) ) ) )

	.dataa(!state[4]),
	.datab(!state[0]),
	.datac(!ALUfunc_buffer[1]),
	.datad(!state[1]),
	.datae(!B[6]),
	.dataf(!A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~26 .extended_lut = "off";
defparam \memin[6]~26 .lut_mask = 64'h4C8A000000000000;
defparam \memin[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( B[6] ) + ( A[6] ) + ( \Add1~102  ))
// \Add1~14  = CARRY(( B[6] ) + ( A[6] ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(!A[6]),
	.datac(gnd),
	.datad(!B[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N6
cyclonev_lcell_comb \memin[6]~28 (
// Equation(s):
// \memin[6]~28_combout  = ( !\Add1~13_sumout  & ( (!ALUfunc_buffer[1] & ((!state[4] $ (state[1])) # (state[0]))) # (ALUfunc_buffer[1] & ((!state[1] & (state[0])) # (state[1] & ((state[4]))))) ) )

	.dataa(!ALUfunc_buffer[1]),
	.datab(!state[0]),
	.datac(!state[4]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~28 .extended_lut = "off";
defparam \memin[6]~28 .lut_mask = 64'hB32FB32F00000000;
defparam \memin[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N0
cyclonev_lcell_comb \memin[6]~29 (
// Equation(s):
// \memin[6]~29_combout  = ( \memin[6]~26_combout  & ( \memin[6]~28_combout  & ( !\Selector18~0_combout  $ (((!\Selector20~0_combout ) # (!\memin[6]~25_combout ))) ) ) ) # ( !\memin[6]~26_combout  & ( \memin[6]~28_combout  & ( (!\Selector20~0_combout  & 
// (\Selector18~0_combout  & ((\memin[6]~27_combout )))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ ((!\memin[6]~25_combout )))) ) ) ) # ( \memin[6]~26_combout  & ( !\memin[6]~28_combout  & ( !\Selector18~0_combout  $ (((!\Selector20~0_combout ) 
// # (!\memin[6]~25_combout ))) ) ) ) # ( !\memin[6]~26_combout  & ( !\memin[6]~28_combout  & ( (!\Selector20~0_combout  & ((!\Selector18~0_combout ) # ((\memin[6]~27_combout )))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ ((!\memin[6]~25_combout 
// )))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector18~0_combout ),
	.datac(!\memin[6]~25_combout ),
	.datad(!\memin[6]~27_combout ),
	.datae(!\memin[6]~26_combout ),
	.dataf(!\memin[6]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~29 .extended_lut = "off";
defparam \memin[6]~29 .lut_mask = 64'h9CBE363614363636;
defparam \memin[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N53
dffeas \regs~134 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~134 .is_wysiwyg = "true";
defparam \regs~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N18
cyclonev_lcell_comb \regs~198feeder (
// Equation(s):
// \regs~198feeder_combout  = ( \memin[6]~208_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~198feeder .extended_lut = "off";
defparam \regs~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N19
dffeas \regs~198 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~198 .is_wysiwyg = "true";
defparam \regs~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N56
dffeas \regs~166 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~166 .is_wysiwyg = "true";
defparam \regs~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N34
dffeas \regs~230 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~230 .is_wysiwyg = "true";
defparam \regs~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \regs~538 (
// Equation(s):
// \regs~538_combout  = ( \regs~230_q  & ( \Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~198_q ) ) ) ) # ( !\regs~230_q  & ( \Selector14~5_combout  & ( (\regs~198_q  & !\Selector15~5_combout ) ) ) ) # ( \regs~230_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & (\regs~134_q )) # (\Selector15~5_combout  & ((\regs~166_q ))) ) ) ) # ( !\regs~230_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~134_q )) # (\Selector15~5_combout  & ((\regs~166_q ))) ) ) )

	.dataa(!\regs~134_q ),
	.datab(!\regs~198_q ),
	.datac(!\regs~166_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~230_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~538 .extended_lut = "off";
defparam \regs~538 .lut_mask = 64'h550F550F330033FF;
defparam \regs~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N28
dffeas \regs~38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~38 .is_wysiwyg = "true";
defparam \regs~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N24
cyclonev_lcell_comb \regs~102feeder (
// Equation(s):
// \regs~102feeder_combout  = ( \memin[6]~208_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~102feeder .extended_lut = "off";
defparam \regs~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \regs~102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~102 .is_wysiwyg = "true";
defparam \regs~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N37
dffeas \regs~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~6 .is_wysiwyg = "true";
defparam \regs~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N34
dffeas \regs~70 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~70 .is_wysiwyg = "true";
defparam \regs~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N57
cyclonev_lcell_comb \regs~537_Duplicate (
// Equation(s):
// \regs~537_Duplicate_699  = ( \Selector14~5_combout  & ( \Selector15~5_combout  & ( \regs~102_q  ) ) ) # ( !\Selector14~5_combout  & ( \Selector15~5_combout  & ( \regs~38_q  ) ) ) # ( \Selector14~5_combout  & ( !\Selector15~5_combout  & ( \regs~70_q  ) ) ) 
// # ( !\Selector14~5_combout  & ( !\Selector15~5_combout  & ( \regs~6_q  ) ) )

	.dataa(!\regs~38_q ),
	.datab(!\regs~102_q ),
	.datac(!\regs~6_q ),
	.datad(!\regs~70_q ),
	.datae(!\Selector14~5_combout ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~537_Duplicate_699 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~537_Duplicate .extended_lut = "off";
defparam \regs~537_Duplicate .lut_mask = 64'h0F0F00FF55553333;
defparam \regs~537_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N50
dffeas \regs~294 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~294 .is_wysiwyg = "true";
defparam \regs~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N20
dffeas \regs~326 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~326 .is_wysiwyg = "true";
defparam \regs~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N16
dffeas \regs~262 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~262 .is_wysiwyg = "true";
defparam \regs~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N38
dffeas \regs~358 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~358 .is_wysiwyg = "true";
defparam \regs~358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N36
cyclonev_lcell_comb \regs~539 (
// Equation(s):
// \regs~539_combout  = ( \regs~358_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout ) # (\regs~294_q ) ) ) ) # ( !\regs~358_q  & ( \Selector15~5_combout  & ( (\regs~294_q  & !\Selector14~5_combout ) ) ) ) # ( \regs~358_q  & ( !\Selector15~5_combout  
// & ( (!\Selector14~5_combout  & ((\regs~262_q ))) # (\Selector14~5_combout  & (\regs~326_q )) ) ) ) # ( !\regs~358_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & ((\regs~262_q ))) # (\Selector14~5_combout  & (\regs~326_q )) ) ) )

	.dataa(!\regs~294_q ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~326_q ),
	.datad(!\regs~262_q ),
	.datae(!\regs~358_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~539 .extended_lut = "off";
defparam \regs~539 .lut_mask = 64'h03CF03CF44447777;
defparam \regs~539 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N38
dffeas \regs~390 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~390 .is_wysiwyg = "true";
defparam \regs~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N44
dffeas \regs~422 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~422 .is_wysiwyg = "true";
defparam \regs~422 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N24
cyclonev_lcell_comb \regs~454feeder (
// Equation(s):
// \regs~454feeder_combout  = ( \memin[6]~208_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~454feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~454feeder .extended_lut = "off";
defparam \regs~454feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~454feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \regs~454 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~454feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~454 .is_wysiwyg = "true";
defparam \regs~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N8
dffeas \regs~486 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~486 .is_wysiwyg = "true";
defparam \regs~486 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \regs~540 (
// Equation(s):
// \regs~540_combout  = ( \regs~486_q  & ( \Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~454_q ) ) ) ) # ( !\regs~486_q  & ( \Selector14~5_combout  & ( (\regs~454_q  & !\Selector15~5_combout ) ) ) ) # ( \regs~486_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & (\regs~390_q )) # (\Selector15~5_combout  & ((\regs~422_q ))) ) ) ) # ( !\regs~486_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~390_q )) # (\Selector15~5_combout  & ((\regs~422_q ))) ) ) )

	.dataa(!\regs~390_q ),
	.datab(!\regs~422_q ),
	.datac(!\regs~454_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~486_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~540 .extended_lut = "off";
defparam \regs~540 .lut_mask = 64'h553355330F000FFF;
defparam \regs~540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N9
cyclonev_lcell_comb \regs~541 (
// Equation(s):
// \regs~541_combout  = ( \regs~539_combout  & ( \regs~540_combout  & ( ((!\Selector13~5_combout  & ((\regs~537_Duplicate_699 ))) # (\Selector13~5_combout  & (\regs~538_combout ))) # (\Selector12~5_combout ) ) ) ) # ( !\regs~539_combout  & ( 
// \regs~540_combout  & ( (!\Selector12~5_combout  & ((!\Selector13~5_combout  & ((\regs~537_Duplicate_699 ))) # (\Selector13~5_combout  & (\regs~538_combout )))) # (\Selector12~5_combout  & (((\Selector13~5_combout )))) ) ) ) # ( \regs~539_combout  & ( 
// !\regs~540_combout  & ( (!\Selector12~5_combout  & ((!\Selector13~5_combout  & ((\regs~537_Duplicate_699 ))) # (\Selector13~5_combout  & (\regs~538_combout )))) # (\Selector12~5_combout  & (((!\Selector13~5_combout )))) ) ) ) # ( !\regs~539_combout  & ( 
// !\regs~540_combout  & ( (!\Selector12~5_combout  & ((!\Selector13~5_combout  & ((\regs~537_Duplicate_699 ))) # (\Selector13~5_combout  & (\regs~538_combout )))) ) ) )

	.dataa(!\Selector12~5_combout ),
	.datab(!\regs~538_combout ),
	.datac(!\regs~537_Duplicate_699 ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~539_combout ),
	.dataf(!\regs~540_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~541 .extended_lut = "off";
defparam \regs~541 .lut_mask = 64'h0A225F220A775F77;
defparam \regs~541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N3
cyclonev_lcell_comb \memin[6]~205 (
// Equation(s):
// \memin[6]~205_combout  = ( \regs~541_combout  & ( \WideOr32~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~205 .extended_lut = "off";
defparam \memin[6]~205 .lut_mask = 64'h000000000F0F0F0F;
defparam \memin[6]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N6
cyclonev_lcell_comb \memin[6]~22 (
// Equation(s):
// \memin[6]~22_combout  = ( IR[14] & ( \ShOff~1_combout  & ( (!PC[6] & (((IR[12]) # (\WideOr30~0_combout )))) # (PC[6] & (!\DrPC~1_combout  & ((IR[12]) # (\WideOr30~0_combout )))) ) ) ) # ( !IR[14] & ( \ShOff~1_combout  & ( (!\WideOr30~0_combout  & (IR[12] 
// & ((!PC[6]) # (!\DrPC~1_combout )))) ) ) ) # ( IR[14] & ( !\ShOff~1_combout  & ( (!PC[6]) # (!\DrPC~1_combout ) ) ) ) # ( !IR[14] & ( !\ShOff~1_combout  & ( (!\WideOr30~0_combout  & ((!PC[6]) # (!\DrPC~1_combout ))) ) ) )

	.dataa(!PC[6]),
	.datab(!\DrPC~1_combout ),
	.datac(!\WideOr30~0_combout ),
	.datad(!IR[12]),
	.datae(!IR[14]),
	.dataf(!\ShOff~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~22 .extended_lut = "off";
defparam \memin[6]~22 .lut_mask = 64'hE0E0EEEE00E00EEE;
defparam \memin[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y25_N56
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N3
cyclonev_lcell_comb \MemVal~1 (
// Equation(s):
// \MemVal~1_combout  = ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[42] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[42]),
	.datae(gnd),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~1 .extended_lut = "off";
defparam \MemVal~1 .lut_mask = 64'h00FF00FF00000000;
defparam \MemVal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N41
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \memin[6]~206 (
// Equation(s):
// \memin[6]~206_combout  = ( \SW[6]~input_o  & ( (\Decoder2~2_combout  & ((!\Equal2~8_combout ) # ((!\Equal2~7_combout ) # (MAR[4])))) ) ) # ( !\SW[6]~input_o  & ( (\Decoder2~2_combout  & ((!\Equal2~8_combout ) # (!\Equal2~7_combout ))) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!MAR[4]),
	.datac(!\Decoder2~2_combout ),
	.datad(!\Equal2~7_combout ),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~206 .extended_lut = "off";
defparam \memin[6]~206 .lut_mask = 64'h0F0A0F0A0F0B0F0B;
defparam \memin[6]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N18
cyclonev_lcell_comb \dmem~7feeder (
// Equation(s):
// \dmem~7feeder_combout  = ( \memin[6]~208_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~7feeder .extended_lut = "off";
defparam \dmem~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y28_N20
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y28_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[6]~208_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057FD0504001010000C00000D200000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y35_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[6]~208_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y28_N48
cyclonev_lcell_comb \MemVal~0 (
// Equation(s):
// \MemVal~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (\dmem~7_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~0_q  & (\dmem~7_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~0_q  & (\dmem~7_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~0_q  & \dmem~7_q ) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~7_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~0 .extended_lut = "off";
defparam \MemVal~0 .lut_mask = 64'h0C0C3F0C0C3F3F3F;
defparam \MemVal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N12
cyclonev_lcell_comb \memin[6]~207 (
// Equation(s):
// \memin[6]~207_combout  = ( \memin[6]~206_combout  & ( \MemVal~0_combout  & ( (\memin[6]~22_combout  & (!\MemVal~1_combout  & (!\Equal3~0_combout  & !dmem_rtl_0_bypass[41]))) ) ) ) # ( !\memin[6]~206_combout  & ( \MemVal~0_combout  & ( \memin[6]~22_combout 
//  ) ) ) # ( \memin[6]~206_combout  & ( !\MemVal~0_combout  & ( (\memin[6]~22_combout  & (!\Equal3~0_combout  & ((!dmem_rtl_0_bypass[41]) # (\MemVal~1_combout )))) ) ) ) # ( !\memin[6]~206_combout  & ( !\MemVal~0_combout  & ( \memin[6]~22_combout  ) ) )

	.dataa(!\memin[6]~22_combout ),
	.datab(!\MemVal~1_combout ),
	.datac(!\Equal3~0_combout ),
	.datad(!dmem_rtl_0_bypass[41]),
	.datae(!\memin[6]~206_combout ),
	.dataf(!\MemVal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~207 .extended_lut = "off";
defparam \memin[6]~207 .lut_mask = 64'h5555501055554000;
defparam \memin[6]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N48
cyclonev_lcell_comb \memin[6]~208 (
// Equation(s):
// \memin[6]~208_combout  = ( \memin[6]~205_combout  & ( \memin[6]~207_combout  ) ) # ( !\memin[6]~205_combout  & ( \memin[6]~207_combout  & ( (!\memin[3]~2_combout  & (\memin[19]~0_combout  & ((\memin[6]~29_combout )))) # (\memin[3]~2_combout  & 
// (((\memin[19]~0_combout  & \memin[6]~29_combout )) # (\memin[6]~296_combout ))) ) ) ) # ( \memin[6]~205_combout  & ( !\memin[6]~207_combout  ) ) # ( !\memin[6]~205_combout  & ( !\memin[6]~207_combout  ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\memin[19]~0_combout ),
	.datac(!\memin[6]~296_combout ),
	.datad(!\memin[6]~29_combout ),
	.datae(!\memin[6]~205_combout ),
	.dataf(!\memin[6]~207_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~208 .extended_lut = "off";
defparam \memin[6]~208 .lut_mask = 64'hFFFFFFFF0537FFFF;
defparam \memin[6]~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N20
dffeas \A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A[6] .is_wysiwyg = "true";
defparam \A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N45
cyclonev_lcell_comb \memin[7]~91 (
// Equation(s):
// \memin[7]~91_combout  = ( \Add1~45_sumout  & ( \Add2~45_sumout  & ( (!\Selector20~0_combout ) # (!\Selector18~0_combout  $ (((!B[7]) # (!A[7])))) ) ) ) # ( !\Add1~45_sumout  & ( \Add2~45_sumout  & ( !\Selector18~0_combout  $ (((!\Selector20~0_combout ) # 
// ((!B[7]) # (!A[7])))) ) ) ) # ( \Add1~45_sumout  & ( !\Add2~45_sumout  & ( !\Selector18~0_combout  $ (((\Selector20~0_combout  & ((!B[7]) # (!A[7]))))) ) ) ) # ( !\Add1~45_sumout  & ( !\Add2~45_sumout  & ( (\Selector20~0_combout  & (!\Selector18~0_combout 
//  $ (((!B[7]) # (!A[7]))))) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!B[7]),
	.datad(!A[7]),
	.datae(!\Add1~45_sumout ),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~91 .extended_lut = "off";
defparam \memin[7]~91 .lut_mask = 64'h1112999A5556DDDE;
defparam \memin[7]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N12
cyclonev_lcell_comb \ShiftRight0~13_Duplicate (
// Equation(s):
// \ShiftRight0~13_Duplicate_67  = ( \B[0]~_Duplicate_6  & ( \B[1]~_Duplicate_4  & ( A[10] ) ) ) # ( !\B[0]~_Duplicate_6  & ( \B[1]~_Duplicate_4  & ( A[9] ) ) ) # ( \B[0]~_Duplicate_6  & ( !\B[1]~_Duplicate_4  & ( A[8] ) ) ) # ( !\B[0]~_Duplicate_6  & ( 
// !\B[1]~_Duplicate_4  & ( \A[7]~_Duplicate_3  ) ) )

	.dataa(!A[9]),
	.datab(!\A[7]~_Duplicate_3 ),
	.datac(!A[8]),
	.datad(!A[10]),
	.datae(!\B[0]~_Duplicate_6 ),
	.dataf(!\B[1]~_Duplicate_4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_Duplicate_67 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13_Duplicate .extended_lut = "off";
defparam \ShiftRight0~13_Duplicate .lut_mask = 64'h33330F0F555500FF;
defparam \ShiftRight0~13_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N0
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~14_combout  & ( \ShiftRight0~13_Duplicate_67  & ( (!B[3]) # ((!B[2] & ((\ShiftRight0~15_combout ))) # (B[2] & (\ShiftRight0~8_combout ))) ) ) ) # ( !\ShiftRight0~14_combout  & ( \ShiftRight0~13_Duplicate_67  & ( 
// (!B[3] & (((!B[2])))) # (B[3] & ((!B[2] & ((\ShiftRight0~15_combout ))) # (B[2] & (\ShiftRight0~8_combout )))) ) ) ) # ( \ShiftRight0~14_combout  & ( !\ShiftRight0~13_Duplicate_67  & ( (!B[3] & (((B[2])))) # (B[3] & ((!B[2] & ((\ShiftRight0~15_combout ))) 
// # (B[2] & (\ShiftRight0~8_combout )))) ) ) ) # ( !\ShiftRight0~14_combout  & ( !\ShiftRight0~13_Duplicate_67  & ( (B[3] & ((!B[2] & ((\ShiftRight0~15_combout ))) # (B[2] & (\ShiftRight0~8_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!B[2]),
	.datad(!\ShiftRight0~15_combout ),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\ShiftRight0~13_Duplicate_67 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N9
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \Mux24~0_combout  & ( (!B[4] & (((\ShiftRight0~54_combout )))) # (B[4] & (((!B[3])) # (A[31]))) ) ) # ( !\Mux24~0_combout  & ( (!B[4] & (((\ShiftRight0~54_combout )))) # (B[4] & (A[31] & (B[3]))) ) )

	.dataa(!B[4]),
	.datab(!A[31]),
	.datac(!B[3]),
	.datad(!\ShiftRight0~54_combout ),
	.datae(gnd),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N12
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \ShiftLeft0~34_combout  & ( \ShiftRight0~7_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) ) # ( !\ShiftLeft0~34_combout  & ( \ShiftRight0~7_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) ) # ( \ShiftLeft0~34_combout  & ( 
// !\ShiftRight0~7_combout  & ( (!\Selector20~0_combout  & ((\Mux24~1_combout ))) # (\Selector20~0_combout  & (!B[4])) ) ) ) # ( !\ShiftLeft0~34_combout  & ( !\ShiftRight0~7_combout  & ( (!\Selector20~0_combout  & \Mux24~1_combout ) ) ) )

	.dataa(!A[31]),
	.datab(!B[4]),
	.datac(!\Selector20~0_combout ),
	.datad(!\Mux24~1_combout ),
	.datae(!\ShiftLeft0~34_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h00F00CFC50505050;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N57
cyclonev_lcell_comb \memin[7]~92 (
// Equation(s):
// \memin[7]~92_combout  = ( \memin[7]~91_combout  & ( \Mux24~2_combout  & ( ((\WideOr23~3_combout  & ((\memin[8]~63_combout ) # (\memin[7]~348_combout )))) # (\memin[3]~2_combout ) ) ) ) # ( !\memin[7]~91_combout  & ( \Mux24~2_combout  & ( 
// ((\memin[7]~348_combout  & \WideOr23~3_combout )) # (\memin[3]~2_combout ) ) ) ) # ( \memin[7]~91_combout  & ( !\Mux24~2_combout  & ( (\WideOr23~3_combout  & ((\memin[8]~63_combout ) # (\memin[7]~348_combout ))) ) ) ) # ( !\memin[7]~91_combout  & ( 
// !\Mux24~2_combout  & ( (\memin[7]~348_combout  & \WideOr23~3_combout ) ) ) )

	.dataa(!\memin[7]~348_combout ),
	.datab(!\memin[3]~2_combout ),
	.datac(!\WideOr23~3_combout ),
	.datad(!\memin[8]~63_combout ),
	.datae(!\memin[7]~91_combout ),
	.dataf(!\Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~92 .extended_lut = "off";
defparam \memin[7]~92 .lut_mask = 64'h0505050F3737373F;
defparam \memin[7]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N2
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[7]~200_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y25_N32
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[7]~200_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400100040010000000120002800000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N30
cyclonev_lcell_comb \MemVal~4 (
// Equation(s):
// \MemVal~4_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q  & (((\dmem~8_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q  & (((\dmem~8_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\dmem~8_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~4 .extended_lut = "off";
defparam \MemVal~4 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \MemVal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N42
cyclonev_lcell_comb \memin[7]~90 (
// Equation(s):
// \memin[7]~90_combout  = ( \MemVal~4_combout  & ( ((!\dmem~42_combout  & dmem_rtl_0_bypass[44])) # (dmem_rtl_0_bypass[43]) ) ) # ( !\MemVal~4_combout  & ( (dmem_rtl_0_bypass[43] & ((!dmem_rtl_0_bypass[44]) # (\dmem~42_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[44]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemVal~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~90 .extended_lut = "off";
defparam \memin[7]~90 .lut_mask = 64'h515151515D5D5D5D;
defparam \memin[7]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N27
cyclonev_lcell_comb \memin[7]~199 (
// Equation(s):
// \memin[7]~199_combout  = ( !\memin[7]~90_combout  & ( !\Equal3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\memin[7]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~199 .extended_lut = "off";
defparam \memin[7]~199 .lut_mask = 64'hFF00FF0000000000;
defparam \memin[7]~199 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N3
cyclonev_lcell_comb \memin[7]~198 (
// Equation(s):
// \memin[7]~198_combout  = ( \SW[7]~input_o  & ( (\Decoder2~2_combout  & ((!\Equal2~8_combout ) # ((!\Equal2~7_combout ) # (MAR[4])))) ) ) # ( !\SW[7]~input_o  & ( (\Decoder2~2_combout  & ((!\Equal2~8_combout ) # (!\Equal2~7_combout ))) ) )

	.dataa(!\Equal2~8_combout ),
	.datab(!MAR[4]),
	.datac(!\Equal2~7_combout ),
	.datad(!\Decoder2~2_combout ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~198 .extended_lut = "off";
defparam \memin[7]~198 .lut_mask = 64'h00FA00FA00FB00FB;
defparam \memin[7]~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N4
dffeas \regs~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~7 .is_wysiwyg = "true";
defparam \regs~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \regs~135 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~135 .is_wysiwyg = "true";
defparam \regs~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N58
dffeas \regs~263 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~263 .is_wysiwyg = "true";
defparam \regs~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N50
dffeas \regs~391 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~391 .is_wysiwyg = "true";
defparam \regs~391 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N48
cyclonev_lcell_comb \regs~532 (
// Equation(s):
// \regs~532_combout  = ( \regs~391_q  & ( \Selector12~5_Duplicate_9  & ( (\Selector13~5_Duplicate_7 ) # (\regs~263_q ) ) ) ) # ( !\regs~391_q  & ( \Selector12~5_Duplicate_9  & ( (\regs~263_q  & !\Selector13~5_Duplicate_7 ) ) ) ) # ( \regs~391_q  & ( 
// !\Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & (\regs~7_q )) # (\Selector13~5_Duplicate_7  & ((\regs~135_q ))) ) ) ) # ( !\regs~391_q  & ( !\Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & (\regs~7_q )) # 
// (\Selector13~5_Duplicate_7  & ((\regs~135_q ))) ) ) )

	.dataa(!\regs~7_q ),
	.datab(!\regs~135_q ),
	.datac(!\regs~263_q ),
	.datad(!\Selector13~5_Duplicate_7 ),
	.datae(!\regs~391_q ),
	.dataf(!\Selector12~5_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~532 .extended_lut = "off";
defparam \regs~532 .lut_mask = 64'h553355330F000FFF;
defparam \regs~532 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N51
cyclonev_lcell_comb \regs~39feeder (
// Equation(s):
// \regs~39feeder_combout  = ( \memin[7]~200_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~39feeder .extended_lut = "off";
defparam \regs~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N53
dffeas \regs~39 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~39 .is_wysiwyg = "true";
defparam \regs~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N53
dffeas \regs~167 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~167 .is_wysiwyg = "true";
defparam \regs~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N14
dffeas \regs~295 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~295 .is_wysiwyg = "true";
defparam \regs~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N26
dffeas \regs~423 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~423 .is_wysiwyg = "true";
defparam \regs~423 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N24
cyclonev_lcell_comb \regs~533 (
// Equation(s):
// \regs~533_combout  = ( \regs~423_q  & ( \Selector12~5_combout  & ( (\regs~295_q ) # (\Selector13~5_Duplicate_13 ) ) ) ) # ( !\regs~423_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & \regs~295_q ) ) ) ) # ( \regs~423_q  & ( 
// !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & (\regs~39_q )) # (\Selector13~5_Duplicate_13  & ((\regs~167_q ))) ) ) ) # ( !\regs~423_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & (\regs~39_q )) # 
// (\Selector13~5_Duplicate_13  & ((\regs~167_q ))) ) ) )

	.dataa(!\regs~39_q ),
	.datab(!\Selector13~5_Duplicate_13 ),
	.datac(!\regs~167_q ),
	.datad(!\regs~295_q ),
	.datae(!\regs~423_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~533 .extended_lut = "off";
defparam \regs~533 .lut_mask = 64'h4747474700CC33FF;
defparam \regs~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N59
dffeas \regs~71 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~71 .is_wysiwyg = "true";
defparam \regs~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N26
dffeas \regs~199 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~199 .is_wysiwyg = "true";
defparam \regs~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N16
dffeas \regs~327 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~327 .is_wysiwyg = "true";
defparam \regs~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N38
dffeas \regs~455 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~455 .is_wysiwyg = "true";
defparam \regs~455 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N36
cyclonev_lcell_comb \regs~534 (
// Equation(s):
// \regs~534_combout  = ( \regs~455_q  & ( \Selector12~5_combout  & ( (\regs~327_q ) # (\Selector13~5_combout ) ) ) ) # ( !\regs~455_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & \regs~327_q ) ) ) ) # ( \regs~455_q  & ( !\Selector12~5_combout  
// & ( (!\Selector13~5_combout  & (\regs~71_q )) # (\Selector13~5_combout  & ((\regs~199_q ))) ) ) ) # ( !\regs~455_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~71_q )) # (\Selector13~5_combout  & ((\regs~199_q ))) ) ) )

	.dataa(!\regs~71_q ),
	.datab(!\regs~199_q ),
	.datac(!\Selector13~5_combout ),
	.datad(!\regs~327_q ),
	.datae(!\regs~455_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~534 .extended_lut = "off";
defparam \regs~534 .lut_mask = 64'h5353535300F00FFF;
defparam \regs~534 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N26
dffeas \regs~103 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~103 .is_wysiwyg = "true";
defparam \regs~103 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N15
cyclonev_lcell_comb \regs~231feeder (
// Equation(s):
// \regs~231feeder_combout  = ( \memin[7]~200_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~231feeder .extended_lut = "off";
defparam \regs~231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N17
dffeas \regs~231 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~231 .is_wysiwyg = "true";
defparam \regs~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N10
dffeas \regs~359 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~359 .is_wysiwyg = "true";
defparam \regs~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N56
dffeas \regs~487 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~487 .is_wysiwyg = "true";
defparam \regs~487 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N54
cyclonev_lcell_comb \regs~535 (
// Equation(s):
// \regs~535_combout  = ( \regs~487_q  & ( \Selector12~5_combout  & ( (\regs~359_q ) # (\Selector13~5_Duplicate_11 ) ) ) ) # ( !\regs~487_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_11  & \regs~359_q ) ) ) ) # ( \regs~487_q  & ( 
// !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_11  & (\regs~103_q )) # (\Selector13~5_Duplicate_11  & ((\regs~231_q ))) ) ) ) # ( !\regs~487_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_11  & (\regs~103_q )) # 
// (\Selector13~5_Duplicate_11  & ((\regs~231_q ))) ) ) )

	.dataa(!\regs~103_q ),
	.datab(!\regs~231_q ),
	.datac(!\Selector13~5_Duplicate_11 ),
	.datad(!\regs~359_q ),
	.datae(!\regs~487_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~535 .extended_lut = "off";
defparam \regs~535 .lut_mask = 64'h5353535300F00FFF;
defparam \regs~535 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N0
cyclonev_lcell_comb \regs~536 (
// Equation(s):
// \regs~536_combout  = ( \regs~534_combout  & ( \regs~535_combout  & ( (!\Selector14~5_combout  & ((!\Selector15~5_combout  & (!\regs~532_combout )) # (\Selector15~5_combout  & ((!\regs~533_combout ))))) ) ) ) # ( !\regs~534_combout  & ( \regs~535_combout  
// & ( (!\Selector15~5_combout  & ((!\regs~532_combout ) # ((\Selector14~5_combout )))) # (\Selector15~5_combout  & (((!\Selector14~5_combout  & !\regs~533_combout )))) ) ) ) # ( \regs~534_combout  & ( !\regs~535_combout  & ( (!\Selector15~5_combout  & 
// (!\regs~532_combout  & (!\Selector14~5_combout ))) # (\Selector15~5_combout  & (((!\regs~533_combout ) # (\Selector14~5_combout )))) ) ) ) # ( !\regs~534_combout  & ( !\regs~535_combout  & ( ((!\Selector15~5_combout  & (!\regs~532_combout )) # 
// (\Selector15~5_combout  & ((!\regs~533_combout )))) # (\Selector14~5_combout ) ) ) )

	.dataa(!\Selector15~5_combout ),
	.datab(!\regs~532_combout ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~533_combout ),
	.datae(!\regs~534_combout ),
	.dataf(!\regs~535_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~536 .extended_lut = "off";
defparam \regs~536 .lut_mask = 64'hDF8FD585DA8AD080;
defparam \regs~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N3
cyclonev_lcell_comb \memin[7]~200 (
// Equation(s):
// \memin[7]~200_combout  = ( \memin[7]~198_combout  & ( \regs~536_combout  & ( (!\memin[7]~89_combout ) # ((!\memin[7]~199_combout ) # (\memin[7]~92_combout )) ) ) ) # ( !\memin[7]~198_combout  & ( \regs~536_combout  & ( (!\memin[7]~89_combout ) # 
// (\memin[7]~92_combout ) ) ) ) # ( \memin[7]~198_combout  & ( !\regs~536_combout  & ( (!\memin[7]~89_combout ) # (((!\memin[7]~199_combout ) # (\memin[7]~92_combout )) # (\WideOr32~0_combout )) ) ) ) # ( !\memin[7]~198_combout  & ( !\regs~536_combout  & ( 
// (!\memin[7]~89_combout ) # ((\memin[7]~92_combout ) # (\WideOr32~0_combout )) ) ) )

	.dataa(!\memin[7]~89_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[7]~92_combout ),
	.datad(!\memin[7]~199_combout ),
	.datae(!\memin[7]~198_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~200 .extended_lut = "off";
defparam \memin[7]~200 .lut_mask = 64'hBFBFFFBFAFAFFFAF;
defparam \memin[7]~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N58
dffeas \MAR[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[7]~DUPLICATE .is_wysiwyg = "true";
defparam \MAR[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N36
cyclonev_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = ( !MAR[5] & ( \MAR[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MAR[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~8 .extended_lut = "off";
defparam \Equal2~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Equal2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \memin[31]~9 (
// Equation(s):
// \memin[31]~9_combout  = ( !\Equal2~8_combout  & ( \Equal2~7_combout  & ( (!state[2] & (!state[3] & (!state[4] & \Decoder2~1_combout ))) ) ) ) # ( \Equal2~8_combout  & ( !\Equal2~7_combout  & ( (!state[2] & (!state[3] & (!state[4] & \Decoder2~1_combout ))) 
// ) ) ) # ( !\Equal2~8_combout  & ( !\Equal2~7_combout  & ( (!state[2] & (!state[3] & (!state[4] & \Decoder2~1_combout ))) ) ) )

	.dataa(!state[2]),
	.datab(!state[3]),
	.datac(!state[4]),
	.datad(!\Decoder2~1_combout ),
	.datae(!\Equal2~8_combout ),
	.dataf(!\Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~9 .extended_lut = "off";
defparam \memin[31]~9 .lut_mask = 64'h0080008000800000;
defparam \memin[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N44
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N17
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[2]~223_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[2]~223_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],\MAR[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000164A27907C00E83D87818C1C3A0000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N18
cyclonev_lcell_comb \memin[2]~30 (
// Equation(s):
// \memin[2]~30_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~0_q  & (((\dmem~3_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~0_q  & (((\dmem~3_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~3_q ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~30 .extended_lut = "off";
defparam \memin[2]~30 .lut_mask = 64'h303530353A3F3A3F;
defparam \memin[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N39
cyclonev_lcell_comb \memin[2]~222 (
// Equation(s):
// \memin[2]~222_combout  = ( \memin[2]~30_combout  & ( (\memin[31]~9_combout  & (!dmem_rtl_0_bypass[33] & ((!dmem_rtl_0_bypass[34]) # (\dmem~42_combout )))) ) ) # ( !\memin[2]~30_combout  & ( (\memin[31]~9_combout  & ((!dmem_rtl_0_bypass[33]) # 
// ((dmem_rtl_0_bypass[34] & !\dmem~42_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[34]),
	.datab(!\memin[31]~9_combout ),
	.datac(!dmem_rtl_0_bypass[33]),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!\memin[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~222 .extended_lut = "off";
defparam \memin[2]~222 .lut_mask = 64'h3130313020302030;
defparam \memin[2]~222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N57
cyclonev_lcell_comb \memin[2]~34 (
// Equation(s):
// \memin[2]~34_combout  = ( \Selector18~0_combout  & ( \Selector19~0_combout  & ( (!B[2] & ((!A[2]))) # (B[2] & (\Selector20~0_combout  & A[2])) ) ) ) # ( !\Selector18~0_combout  & ( \Selector19~0_combout  & ( (!B[2] & ((A[2]))) # (B[2] & 
// ((!\Selector20~0_combout ) # (!A[2]))) ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!B[2]),
	.datac(gnd),
	.datad(!A[2]),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~34 .extended_lut = "off";
defparam \memin[2]~34 .lut_mask = 64'h0000000033EECC11;
defparam \memin[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N54
cyclonev_lcell_comb \memin[2]~300 (
// Equation(s):
// \memin[2]~300_combout  = ( !\Selector18~0_combout  & ( (!\Selector19~0_combout  & ((!\Selector20~0_combout  & (((\Add1~17_sumout )))) # (\Selector20~0_combout  & (B[2] & ((A[2])))))) ) ) # ( \Selector18~0_combout  & ( (!\Selector19~0_combout  & 
// ((!\Selector20~0_combout  & (((\Add2~17_sumout )))) # (\Selector20~0_combout  & ((!B[2]) # ((!A[2])))))) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!B[2]),
	.datac(!\Add2~17_sumout ),
	.datad(!A[2]),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Selector20~0_combout ),
	.datag(!\Add1~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~300 .extended_lut = "on";
defparam \memin[2]~300 .lut_mask = 64'h0A0A0A0A0022AA88;
defparam \memin[2]~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( A[3] & ( A[5] & ( ((!B[1] & (A[2])) # (B[1] & ((A[4])))) # (\B[0]~DUPLICATE_q ) ) ) ) # ( !A[3] & ( A[5] & ( (!B[1] & (!\B[0]~DUPLICATE_q  & (A[2]))) # (B[1] & (((A[4])) # (\B[0]~DUPLICATE_q ))) ) ) ) # ( A[3] & ( !A[5] & ( 
// (!B[1] & (((A[2])) # (\B[0]~DUPLICATE_q ))) # (B[1] & (!\B[0]~DUPLICATE_q  & ((A[4])))) ) ) ) # ( !A[3] & ( !A[5] & ( (!\B[0]~DUPLICATE_q  & ((!B[1] & (A[2])) # (B[1] & ((A[4]))))) ) ) )

	.dataa(!B[1]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!A[2]),
	.datad(!A[4]),
	.datae(!A[3]),
	.dataf(!A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N42
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \ShiftRight0~34_combout  & ( \ShiftRight0~33_combout  & ( (!B[3] & (((B[2])) # (\ShiftRight0~39_combout ))) # (B[3] & (((!B[2]) # (\ShiftRight0~35_combout )))) ) ) ) # ( !\ShiftRight0~34_combout  & ( \ShiftRight0~33_combout  & 
// ( (!B[3] & (((B[2])) # (\ShiftRight0~39_combout ))) # (B[3] & (((B[2] & \ShiftRight0~35_combout )))) ) ) ) # ( \ShiftRight0~34_combout  & ( !\ShiftRight0~33_combout  & ( (!B[3] & (\ShiftRight0~39_combout  & (!B[2]))) # (B[3] & (((!B[2]) # 
// (\ShiftRight0~35_combout )))) ) ) ) # ( !\ShiftRight0~34_combout  & ( !\ShiftRight0~33_combout  & ( (!B[3] & (\ShiftRight0~39_combout  & (!B[2]))) # (B[3] & (((B[2] & \ShiftRight0~35_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~39_combout ),
	.datac(!B[2]),
	.datad(!\ShiftRight0~35_combout ),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h202570752A2F7A7F;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N30
cyclonev_lcell_comb \memin[2]~36 (
// Equation(s):
// \memin[2]~36_combout  = ( \Mux28~1_combout  & ( (!B[4] & ((\ShiftRight0~40_combout ))) # (B[4] & (\ShiftRight0~38_combout )) ) )

	.dataa(gnd),
	.datab(!B[4]),
	.datac(!\ShiftRight0~38_combout ),
	.datad(!\ShiftRight0~40_combout ),
	.datae(gnd),
	.dataf(!\Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~36 .extended_lut = "off";
defparam \memin[2]~36 .lut_mask = 64'h0000000003CF03CF;
defparam \memin[2]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N48
cyclonev_lcell_comb \memin[2]~35 (
// Equation(s):
// \memin[2]~35_combout  = ( \ShiftRight0~7_combout  & ( (A[31] & !\Selector20~0_combout ) ) ) # ( !\ShiftRight0~7_combout  & ( (\ShiftLeft0~2_combout  & (\ShiftLeft0~11_combout  & \Selector20~0_combout )) ) )

	.dataa(!A[31]),
	.datab(!\ShiftLeft0~2_combout ),
	.datac(!\ShiftLeft0~11_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~35 .extended_lut = "off";
defparam \memin[2]~35 .lut_mask = 64'h0003000355005500;
defparam \memin[2]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N24
cyclonev_lcell_comb \memin[2]~37 (
// Equation(s):
// \memin[2]~37_combout  = ( \memin[2]~36_combout  & ( \memin[2]~35_combout  & ( (!\memin[3]~2_combout  & ((!\memin[19]~0_combout ) # ((!\memin[2]~34_combout  & !\memin[2]~300_combout )))) ) ) ) # ( !\memin[2]~36_combout  & ( \memin[2]~35_combout  & ( 
// (!\memin[3]~2_combout  & ((!\memin[19]~0_combout ) # ((!\memin[2]~34_combout  & !\memin[2]~300_combout )))) ) ) ) # ( \memin[2]~36_combout  & ( !\memin[2]~35_combout  & ( (!\memin[3]~2_combout  & ((!\memin[19]~0_combout ) # ((!\memin[2]~34_combout  & 
// !\memin[2]~300_combout )))) ) ) ) # ( !\memin[2]~36_combout  & ( !\memin[2]~35_combout  & ( (!\memin[19]~0_combout ) # ((!\memin[2]~34_combout  & !\memin[2]~300_combout )) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\memin[19]~0_combout ),
	.datac(!\memin[2]~34_combout ),
	.datad(!\memin[2]~300_combout ),
	.datae(!\memin[2]~36_combout ),
	.dataf(!\memin[2]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~37 .extended_lut = "off";
defparam \memin[2]~37 .lut_mask = 64'hFCCCA888A888A888;
defparam \memin[2]~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \memin[2]~32 (
// Equation(s):
// \memin[2]~32_combout  = ( \SW[2]~input_o  & ( \KEY[2]~input_o  & ( (\Decoder2~2_combout  & (((!\Equal2~8_combout ) # (!\Equal2~7_combout )) # (MAR[4]))) ) ) ) # ( !\SW[2]~input_o  & ( \KEY[2]~input_o  & ( (\Decoder2~2_combout  & ((!\Equal2~8_combout ) # 
// (!\Equal2~7_combout ))) ) ) ) # ( \SW[2]~input_o  & ( !\KEY[2]~input_o  & ( \Decoder2~2_combout  ) ) ) # ( !\SW[2]~input_o  & ( !\KEY[2]~input_o  & ( (\Decoder2~2_combout  & ((!MAR[4]) # ((!\Equal2~8_combout ) # (!\Equal2~7_combout )))) ) ) )

	.dataa(!\Decoder2~2_combout ),
	.datab(!MAR[4]),
	.datac(!\Equal2~8_combout ),
	.datad(!\Equal2~7_combout ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~32 .extended_lut = "off";
defparam \memin[2]~32 .lut_mask = 64'h5554555555505551;
defparam \memin[2]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N45
cyclonev_lcell_comb \memin[2]~223 (
// Equation(s):
// \memin[2]~223_combout  = ( \memin[2]~37_combout  & ( \memin[2]~32_combout  & ( (!\memin[2]~221_combout ) # ((!\memin[2]~222_combout ) # ((\WideOr32~0_combout  & \regs~521_combout ))) ) ) ) # ( !\memin[2]~37_combout  & ( \memin[2]~32_combout  ) ) # ( 
// \memin[2]~37_combout  & ( !\memin[2]~32_combout  & ( (!\memin[2]~221_combout ) # ((\WideOr32~0_combout  & \regs~521_combout )) ) ) ) # ( !\memin[2]~37_combout  & ( !\memin[2]~32_combout  ) )

	.dataa(!\memin[2]~221_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[2]~222_combout ),
	.datad(!\regs~521_combout ),
	.datae(!\memin[2]~37_combout ),
	.dataf(!\memin[2]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~223 .extended_lut = "off";
defparam \memin[2]~223 .lut_mask = 64'hFFFFAABBFFFFFAFB;
defparam \memin[2]~223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N1
dffeas \regs~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~2 .is_wysiwyg = "true";
defparam \regs~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \regs~66feeder (
// Equation(s):
// \regs~66feeder_combout  = ( \memin[2]~223_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66feeder .extended_lut = "off";
defparam \regs~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N14
dffeas \regs~66 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~66 .is_wysiwyg = "true";
defparam \regs~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N0
cyclonev_lcell_comb \regs~98feeder (
// Equation(s):
// \regs~98feeder_combout  = ( \memin[2]~223_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~98feeder .extended_lut = "off";
defparam \regs~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \regs~98 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~98 .is_wysiwyg = "true";
defparam \regs~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N14
dffeas \regs~34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~34 .is_wysiwyg = "true";
defparam \regs~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \regs~517 (
// Equation(s):
// \regs~517_combout  = ( \regs~34_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~98_q ) ) ) ) # ( !\regs~34_q  & ( \Selector15~5_combout  & ( (\Selector14~5_combout  & \regs~98_q ) ) ) ) # ( \regs~34_q  & ( !\Selector15~5_combout  & ( 
// (!\Selector14~5_combout  & (\regs~2_q )) # (\Selector14~5_combout  & ((\regs~66_q ))) ) ) ) # ( !\regs~34_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~2_q )) # (\Selector14~5_combout  & ((\regs~66_q ))) ) ) )

	.dataa(!\regs~2_q ),
	.datab(!\regs~66_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~98_q ),
	.datae(!\regs~34_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~517 .extended_lut = "off";
defparam \regs~517 .lut_mask = 64'h53535353000FF0FF;
defparam \regs~517 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N26
dffeas \regs~386 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~386 .is_wysiwyg = "true";
defparam \regs~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N38
dffeas \regs~450 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~450 .is_wysiwyg = "true";
defparam \regs~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N19
dffeas \regs~482 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~482 .is_wysiwyg = "true";
defparam \regs~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N52
dffeas \regs~418 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~418 .is_wysiwyg = "true";
defparam \regs~418 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N30
cyclonev_lcell_comb \regs~520 (
// Equation(s):
// \regs~520_combout  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~482_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~450_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~418_q  ) ) ) # ( 
// !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~386_q  ) ) )

	.dataa(!\regs~386_q ),
	.datab(!\regs~450_q ),
	.datac(!\regs~482_q ),
	.datad(!\regs~418_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~520 .extended_lut = "off";
defparam \regs~520 .lut_mask = 64'h555500FF33330F0F;
defparam \regs~520 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \regs~322 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~322 .is_wysiwyg = "true";
defparam \regs~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N40
dffeas \regs~290 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~290 .is_wysiwyg = "true";
defparam \regs~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N47
dffeas \regs~258 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~258 .is_wysiwyg = "true";
defparam \regs~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N44
dffeas \regs~354 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~354 .is_wysiwyg = "true";
defparam \regs~354 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N42
cyclonev_lcell_comb \regs~519 (
// Equation(s):
// \regs~519_combout  = ( \regs~354_q  & ( \Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~322_q ) ) ) ) # ( !\regs~354_q  & ( \Selector14~5_combout  & ( (\regs~322_q  & !\Selector15~5_combout ) ) ) ) # ( \regs~354_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & ((\regs~258_q ))) # (\Selector15~5_combout  & (\regs~290_q )) ) ) ) # ( !\regs~354_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~258_q ))) # (\Selector15~5_combout  & (\regs~290_q )) ) ) )

	.dataa(!\regs~322_q ),
	.datab(!\regs~290_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~258_q ),
	.datae(!\regs~354_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~519 .extended_lut = "off";
defparam \regs~519 .lut_mask = 64'h03F303F350505F5F;
defparam \regs~519 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N34
dffeas \regs~226 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~226 .is_wysiwyg = "true";
defparam \regs~226 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y23_N18
cyclonev_lcell_comb \regs~130feeder (
// Equation(s):
// \regs~130feeder_combout  = ( \memin[2]~223_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~130feeder .extended_lut = "off";
defparam \regs~130feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~130feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \regs~130 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~130 .is_wysiwyg = "true";
defparam \regs~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N10
dffeas \regs~194 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~194 .is_wysiwyg = "true";
defparam \regs~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N37
dffeas \regs~162 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~162 .is_wysiwyg = "true";
defparam \regs~162 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N48
cyclonev_lcell_comb \regs~518_Duplicate (
// Equation(s):
// \regs~518_Duplicate_698  = ( \Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~226_q  ) ) ) # ( !\Selector15~5_combout  & ( \Selector14~5_combout  & ( \regs~194_q  ) ) ) # ( \Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~162_q  ) ) 
// ) # ( !\Selector15~5_combout  & ( !\Selector14~5_combout  & ( \regs~130_q  ) ) )

	.dataa(!\regs~226_q ),
	.datab(!\regs~130_q ),
	.datac(!\regs~194_q ),
	.datad(!\regs~162_q ),
	.datae(!\Selector15~5_combout ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~518_Duplicate_698 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~518_Duplicate .extended_lut = "off";
defparam \regs~518_Duplicate .lut_mask = 64'h333300FF0F0F5555;
defparam \regs~518_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N27
cyclonev_lcell_comb \regs~521 (
// Equation(s):
// \regs~521_combout  = ( \regs~519_combout  & ( \regs~518_Duplicate_698  & ( (!\Selector13~5_Duplicate_7  & (((\Selector12~5_Duplicate_9 )) # (\regs~517_combout ))) # (\Selector13~5_Duplicate_7  & (((!\Selector12~5_Duplicate_9 ) # (\regs~520_combout )))) ) 
// ) ) # ( !\regs~519_combout  & ( \regs~518_Duplicate_698  & ( (!\Selector13~5_Duplicate_7  & (\regs~517_combout  & (!\Selector12~5_Duplicate_9 ))) # (\Selector13~5_Duplicate_7  & (((!\Selector12~5_Duplicate_9 ) # (\regs~520_combout )))) ) ) ) # ( 
// \regs~519_combout  & ( !\regs~518_Duplicate_698  & ( (!\Selector13~5_Duplicate_7  & (((\Selector12~5_Duplicate_9 )) # (\regs~517_combout ))) # (\Selector13~5_Duplicate_7  & (((\Selector12~5_Duplicate_9  & \regs~520_combout )))) ) ) ) # ( 
// !\regs~519_combout  & ( !\regs~518_Duplicate_698  & ( (!\Selector13~5_Duplicate_7  & (\regs~517_combout  & (!\Selector12~5_Duplicate_9 ))) # (\Selector13~5_Duplicate_7  & (((\Selector12~5_Duplicate_9  & \regs~520_combout )))) ) ) )

	.dataa(!\regs~517_combout ),
	.datab(!\Selector13~5_Duplicate_7 ),
	.datac(!\Selector12~5_Duplicate_9 ),
	.datad(!\regs~520_combout ),
	.datae(!\regs~519_combout ),
	.dataf(!\regs~518_Duplicate_698 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~521 .extended_lut = "off";
defparam \regs~521 .lut_mask = 64'h40434C4F70737C7F;
defparam \regs~521 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N32
dffeas \PC[2]_NEW_REG2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~521_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]_NEW_REG2 .is_wysiwyg = "true";
defparam \PC[2]_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N14
dffeas \PC[2]_NEW_REG4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\WideOr32~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]_NEW_REG4 .is_wysiwyg = "true";
defparam \PC[2]_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \PC[2]_NEW_REG8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]_NEW_REG8 .is_wysiwyg = "true";
defparam \PC[2]_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N0
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC~1_combout  ) + ( VCC ) + ( !VCC ))
// \Add0~6  = CARRY(( \PC~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \PC[2]_NEW_REG0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]_NEW_REG0 .is_wysiwyg = "true";
defparam \PC[2]_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N57
cyclonev_lcell_comb \memin[2]~280 (
// Equation(s):
// \memin[2]~280_combout  = ( dmem_rtl_0_bypass[34] & ( !\dmem~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~280 .extended_lut = "off";
defparam \memin[2]~280 .lut_mask = 64'h00000000FF00FF00;
defparam \memin[2]~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \memin[2]~279 (
// Equation(s):
// \memin[2]~279_combout  = ( \DrPC~1_combout  & ( \memin[2]~32_combout  & ( (!\memin[2]~31_combout  & (!\PC~1_combout  & ((!dmem_rtl_0_bypass[33]) # (dmem_rtl_0_bypass[34])))) ) ) ) # ( !\DrPC~1_combout  & ( \memin[2]~32_combout  & ( (!\memin[2]~31_combout  
// & ((!dmem_rtl_0_bypass[33]) # (dmem_rtl_0_bypass[34]))) ) ) ) # ( \DrPC~1_combout  & ( !\memin[2]~32_combout  & ( (!\memin[2]~31_combout  & !\PC~1_combout ) ) ) ) # ( !\DrPC~1_combout  & ( !\memin[2]~32_combout  & ( !\memin[2]~31_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[34]),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!\memin[2]~31_combout ),
	.datad(!\PC~1_combout ),
	.datae(!\DrPC~1_combout ),
	.dataf(!\memin[2]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~279 .extended_lut = "off";
defparam \memin[2]~279 .lut_mask = 64'hF0F0F000D0D0D000;
defparam \memin[2]~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \memin[2]~33 (
// Equation(s):
// \memin[2]~33_combout  = ( \memin[2]~280_combout  & ( \memin[2]~279_combout  & ( (!\memin[2]~32_combout ) # ((!\memin[2]~30_combout  & \memin[31]~9_combout )) ) ) ) # ( !\memin[2]~280_combout  & ( \memin[2]~279_combout  & ( (!\memin[2]~32_combout ) # 
// ((!dmem_rtl_0_bypass[33] & \memin[31]~9_combout )) ) ) )

	.dataa(!\memin[2]~32_combout ),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!\memin[2]~30_combout ),
	.datad(!\memin[31]~9_combout ),
	.datae(!\memin[2]~280_combout ),
	.dataf(!\memin[2]~279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~33 .extended_lut = "off";
defparam \memin[2]~33 .lut_mask = 64'h00000000AAEEAAFA;
defparam \memin[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N10
dffeas \PC[2]_NEW_REG6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]_NEW_REG6 .is_wysiwyg = "true";
defparam \PC[2]_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N15
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \PC[2]_OTERM1  & ( \PC[2]_OTERM7  & ( (!\PC[2]_OTERM11 ) # ((!\PC[2]_OTERM9 ) # ((\PC[2]_OTERM3  & \PC[2]_OTERM5 ))) ) ) ) # ( !\PC[2]_OTERM1  & ( \PC[2]_OTERM7  & ( (\PC[2]_OTERM11  & ((!\PC[2]_OTERM9 ) # ((\PC[2]_OTERM3  & 
// \PC[2]_OTERM5 )))) ) ) ) # ( \PC[2]_OTERM1  & ( !\PC[2]_OTERM7  ) ) # ( !\PC[2]_OTERM1  & ( !\PC[2]_OTERM7  & ( \PC[2]_OTERM11  ) ) )

	.dataa(!\PC[2]_OTERM11 ),
	.datab(!\PC[2]_OTERM3 ),
	.datac(!\PC[2]_OTERM5 ),
	.datad(!\PC[2]_OTERM9 ),
	.datae(!\PC[2]_OTERM1 ),
	.dataf(!\PC[2]_OTERM7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h5555FFFF5501FFAB;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N3
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[3] ) + ( GND ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( PC[3] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~10  = CARRY(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \memin[4]~242 (
// Equation(s):
// \memin[4]~242_combout  = ( dmem_rtl_0_bypass[37] & ( (!\MemVal~7_combout ) # (\MemVal~6_combout ) ) ) # ( !dmem_rtl_0_bypass[37] & ( (\MemVal~6_combout  & \MemVal~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MemVal~6_combout ),
	.datad(!\MemVal~7_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~242 .extended_lut = "off";
defparam \memin[4]~242 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \memin[4]~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N54
cyclonev_lcell_comb \memin[4]~243 (
// Equation(s):
// \memin[4]~243_combout  = ( \Equal3~0_combout  & ( \memin[4]~242_combout  & ( (!\memin[4]~149_combout  & (!\memin[4]~150_combout  & ((!\SW[4]~input_o ) # (!\memin[5]~23_combout )))) ) ) ) # ( !\Equal3~0_combout  & ( \memin[4]~242_combout  & ( 
// (!\memin[4]~149_combout  & (!\memin[5]~23_combout  & !\memin[4]~150_combout )) ) ) ) # ( \Equal3~0_combout  & ( !\memin[4]~242_combout  & ( (!\memin[4]~149_combout  & (!\memin[4]~150_combout  & ((!\SW[4]~input_o ) # (!\memin[5]~23_combout )))) ) ) ) # ( 
// !\Equal3~0_combout  & ( !\memin[4]~242_combout  & ( (!\memin[4]~149_combout  & !\memin[4]~150_combout ) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\memin[4]~149_combout ),
	.datac(!\memin[5]~23_combout ),
	.datad(!\memin[4]~150_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\memin[4]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~243 .extended_lut = "off";
defparam \memin[4]~243 .lut_mask = 64'hCC00C800C000C800;
defparam \memin[4]~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( \memin[4]~153_combout  & ( \regs~551_combout  & ( (!\LdPC~0_combout  & (((\Add0~9_sumout )))) # (\LdPC~0_combout  & (((!\memin[4]~243_combout )) # (\WideOr32~0_combout ))) ) ) ) # ( !\memin[4]~153_combout  & ( \regs~551_combout  & ( 
// (\LdPC~0_combout ) # (\Add0~9_sumout ) ) ) ) # ( \memin[4]~153_combout  & ( !\regs~551_combout  & ( (!\LdPC~0_combout  & (\Add0~9_sumout )) # (\LdPC~0_combout  & ((!\memin[4]~243_combout ))) ) ) ) # ( !\memin[4]~153_combout  & ( !\regs~551_combout  & ( 
// (\LdPC~0_combout ) # (\Add0~9_sumout ) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\Add0~9_sumout ),
	.datac(!\memin[4]~243_combout ),
	.datad(!\LdPC~0_combout ),
	.datae(!\memin[4]~153_combout ),
	.dataf(!\regs~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h33FF33F033FF33F5;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N42
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( PC[3] & ( \PC~1_combout  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q  & ((PC[5]) # (PC[6]))) # (\PC[4]~DUPLICATE_q  & (PC[6] & PC[5])))) # (PC[7] & (PC[6] & (!\PC[4]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !PC[3] & ( \PC~1_combout  & ( (!PC[7] 
// & (PC[6] & ((PC[5]) # (\PC[4]~DUPLICATE_q )))) # (PC[7] & (\PC[4]~DUPLICATE_q  & (!PC[6] & PC[5]))) ) ) ) # ( PC[3] & ( !\PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & (((!PC[6] & !PC[5])))) # (\PC[4]~DUPLICATE_q  & (PC[7])) ) ) ) # ( !PC[3] & ( 
// !\PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & (((PC[7] & !PC[5])) # (PC[6]))) # (\PC[4]~DUPLICATE_q  & ((!PC[6]) # ((!PC[7] & PC[5])))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'h7C3ED111021A098E;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N27
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( PC[5] & ( (!PC[3] & (\PC~1_combout  & !\PC[4]~DUPLICATE_q )) ) ) # ( !PC[5] & ( (!PC[3] & (\PC~1_combout  & !\PC[4]~DUPLICATE_q )) # (PC[3] & (!\PC~1_combout  & \PC[4]~DUPLICATE_q )) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!\PC~1_combout ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'h0A500A500A000A00;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N48
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( \imem~120_combout  & ( PC[7] & ( (!PC[9] & (\imem~121_combout  & \imem~36_combout )) ) ) ) # ( !\imem~120_combout  & ( PC[7] & ( (!PC[9] & (\imem~121_combout  & \imem~36_combout )) ) ) ) # ( \imem~120_combout  & ( !PC[7] & ( 
// (\imem~36_combout  & ((!PC[9] & (\imem~121_combout )) # (PC[9] & ((!PC[6]))))) ) ) ) # ( !\imem~120_combout  & ( !PC[7] & ( (!PC[9] & (\imem~121_combout  & \imem~36_combout )) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~121_combout ),
	.datac(!PC[6]),
	.datad(!\imem~36_combout ),
	.datae(!\imem~120_combout ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "off";
defparam \imem~122 .lut_mask = 64'h0022007200220022;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y27_N50
dffeas \IR[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~122_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[13] .is_wysiwyg = "true";
defparam \IR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N12
cyclonev_lcell_comb \memin[7]~89 (
// Equation(s):
// \memin[7]~89_combout  = ( \WideOr30~0_combout  & ( \ShOff~1_combout  & ( (IR[15] & ((!PC[7]) # (!\DrPC~1_combout ))) ) ) ) # ( !\WideOr30~0_combout  & ( \ShOff~1_combout  & ( (!IR[13] & ((!PC[7]) # (!\DrPC~1_combout ))) ) ) ) # ( \WideOr30~0_combout  & ( 
// !\ShOff~1_combout  & ( (IR[15] & ((!PC[7]) # (!\DrPC~1_combout ))) ) ) ) # ( !\WideOr30~0_combout  & ( !\ShOff~1_combout  & ( (!PC[7]) # (!\DrPC~1_combout ) ) ) )

	.dataa(!IR[13]),
	.datab(!PC[7]),
	.datac(!IR[15]),
	.datad(!\DrPC~1_combout ),
	.datae(!\WideOr30~0_combout ),
	.dataf(!\ShOff~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~89 .extended_lut = "off";
defparam \memin[7]~89 .lut_mask = 64'hFFCC0F0CAA880F0C;
defparam \memin[7]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N12
cyclonev_lcell_comb \memin[7]~93 (
// Equation(s):
// \memin[7]~93_combout  = ( !\memin[7]~92_combout  & ( \memin[7]~90_combout  & ( (\memin[7]~89_combout  & ((!\memin[5]~23_combout ) # ((!\SW[7]~input_o  & \Equal3~0_combout )))) ) ) ) # ( !\memin[7]~92_combout  & ( !\memin[7]~90_combout  & ( 
// (\memin[7]~89_combout  & ((!\SW[7]~input_o ) # ((!\Equal3~0_combout ) # (!\memin[5]~23_combout )))) ) ) )

	.dataa(!\memin[7]~89_combout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\Equal3~0_combout ),
	.datad(!\memin[5]~23_combout ),
	.datae(!\memin[7]~92_combout ),
	.dataf(!\memin[7]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~93 .extended_lut = "off";
defparam \memin[7]~93 .lut_mask = 64'h5554000055040000;
defparam \memin[7]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add0~30  ))
// \Add0~18  = CARRY(( PC[6] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N15
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~18  ))
// \Add0~26  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N24
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \regs~536_combout  & ( (!\LdPC~0_combout  & ((\Add0~25_sumout ))) # (\LdPC~0_combout  & (!\memin[7]~93_combout )) ) ) # ( !\regs~536_combout  & ( (!\LdPC~0_combout  & (((\Add0~25_sumout )))) # (\LdPC~0_combout  & ((!\memin[7]~93_combout 
// ) # ((\WideOr32~0_combout )))) ) )

	.dataa(!\LdPC~0_combout ),
	.datab(!\memin[7]~93_combout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\WideOr32~0_combout ),
	.datae(gnd),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h4E5F4E5F4E4E4E4E;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N26
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N33
cyclonev_lcell_comb \memin[8]~104 (
// Equation(s):
// \memin[8]~104_combout  = ( \memin[23]~85_combout  & ( \memin[8]~102_combout  & ( (!\Mux23~2_combout  & (!\memin[8]~336_combout  & (!\memin[31]~79_combout  & \memin[8]~103_combout ))) ) ) ) # ( !\memin[23]~85_combout  & ( \memin[8]~102_combout  & ( 
// (!\memin[8]~336_combout  & (!\memin[31]~79_combout  & \memin[8]~103_combout )) ) ) ) # ( \memin[23]~85_combout  & ( !\memin[8]~102_combout  & ( (!\Mux23~2_combout  & (!\memin[8]~336_combout  & \memin[8]~103_combout )) ) ) ) # ( !\memin[23]~85_combout  & ( 
// !\memin[8]~102_combout  & ( (!\memin[8]~336_combout  & \memin[8]~103_combout ) ) ) )

	.dataa(!\Mux23~2_combout ),
	.datab(!\memin[8]~336_combout ),
	.datac(!\memin[31]~79_combout ),
	.datad(!\memin[8]~103_combout ),
	.datae(!\memin[23]~85_combout ),
	.dataf(!\memin[8]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~104 .extended_lut = "off";
defparam \memin[8]~104 .lut_mask = 64'h00CC008800C00080;
defparam \memin[8]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N36
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \WideOr32~0_combout  & ( \memin[8]~104_combout  & ( (!\LdPC~0_combout  & (!\Add0~21_sumout )) # (\LdPC~0_combout  & (((!\memin[8]~101_combout  & !\regs~571_combout )))) ) ) ) # ( !\WideOr32~0_combout  & ( \memin[8]~104_combout  & ( 
// (!\LdPC~0_combout  & (!\Add0~21_sumout )) # (\LdPC~0_combout  & ((!\memin[8]~101_combout ))) ) ) ) # ( \WideOr32~0_combout  & ( !\memin[8]~104_combout  & ( (!\Add0~21_sumout  & !\LdPC~0_combout ) ) ) ) # ( !\WideOr32~0_combout  & ( !\memin[8]~104_combout  
// & ( (!\Add0~21_sumout  & !\LdPC~0_combout ) ) ) )

	.dataa(!\Add0~21_sumout ),
	.datab(!\memin[8]~101_combout ),
	.datac(!\LdPC~0_combout ),
	.datad(!\regs~571_combout ),
	.datae(!\WideOr32~0_combout ),
	.dataf(!\memin[8]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'hA0A0A0A0ACACACA0;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N37
dffeas \PC[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N6
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \imem~3_combout  & ( !\PC[8]~DUPLICATE_q  $ (PC[9]) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h00000000A5A5A5A5;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N0
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( PC[6] & ( PC[7] & ( (\PC~1_combout  & (!\PC[4]~DUPLICATE_q  & ((!PC[3]) # (PC[5])))) ) ) ) # ( !PC[6] & ( PC[7] & ( (!\PC[4]~DUPLICATE_q  & ((!PC[5] & (!\PC~1_combout  & PC[3])) # (PC[5] & ((!PC[3]))))) # (\PC[4]~DUPLICATE_q  & 
// (!\PC~1_combout  $ (((!PC[5] & PC[3]))))) ) ) ) # ( PC[6] & ( !PC[7] & ( (!PC[3] & (((\PC~1_combout  & !\PC[4]~DUPLICATE_q )) # (PC[5]))) # (PC[3] & (\PC[4]~DUPLICATE_q  & ((!PC[5]) # (\PC~1_combout )))) ) ) ) # ( !PC[6] & ( !PC[7] & ( (!PC[5] & 
// (\PC~1_combout  & ((\PC[4]~DUPLICATE_q )))) # (PC[5] & (!PC[3] & (!\PC~1_combout  $ (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC~1_combout ),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h1064703D38A65100;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N42
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( !PC[6] & ( PC[7] & ( (!PC[3] & (\PC[4]~DUPLICATE_q  & (\PC~1_combout  & !PC[5]))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC~1_combout ),
	.datad(!PC[5]),
	.datae(!PC[6]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h0000000002000000;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N24
cyclonev_lcell_comb \imem~134 (
// Equation(s):
// \imem~134_combout  = ( PC[6] & ( \imem~53_combout  & ( (!\PC~1_combout  & (!PC[3] $ (((PC[5] & !\PC[4]~DUPLICATE_q ))))) # (\PC~1_combout  & (((PC[3] & \PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( \imem~53_combout  & ( (!\PC~1_combout  & (PC[5] & (!PC[3] 
// $ (\PC[4]~DUPLICATE_q )))) # (\PC~1_combout  & (!PC[3] & (!PC[5] $ (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC~1_combout ),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\imem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~134 .extended_lut = "off";
defparam \imem~134 .lut_mask = 64'h00000000304282A5;
defparam \imem~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y27_N12
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( \imem~134_combout  & ( (!\imem~36_combout ) # ((!PC[9] & !\imem~52_combout )) ) ) # ( !\imem~134_combout  & ( (!\imem~36_combout ) # ((!PC[9] & (!\imem~52_combout )) # (PC[9] & ((!\imem~54_combout )))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~36_combout ),
	.datac(!\imem~52_combout ),
	.datad(!\imem~54_combout ),
	.datae(gnd),
	.dataf(!\imem~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'hFDECFDECECECECEC;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \IR[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9] .is_wysiwyg = "true";
defparam \IR[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N36
cyclonev_lcell_comb \memin[3]~4 (
// Equation(s):
// \memin[3]~4_combout  = ( !\WideOr30~0_combout  & ( IR[11] & ( (!IR[9] & (\ShOff~0_combout  & \Decoder3~0_combout )) ) ) ) # ( \WideOr30~0_combout  & ( !IR[11] ) ) # ( !\WideOr30~0_combout  & ( !IR[11] & ( (!IR[9] & (\ShOff~0_combout  & \Decoder3~0_combout 
// )) ) ) )

	.dataa(!IR[9]),
	.datab(!\ShOff~0_combout ),
	.datac(gnd),
	.datad(!\Decoder3~0_combout ),
	.datae(!\WideOr30~0_combout ),
	.dataf(!IR[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~4 .extended_lut = "off";
defparam \memin[3]~4 .lut_mask = 64'h0022FFFF00220000;
defparam \memin[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N45
cyclonev_lcell_comb \memin[3]~5 (
// Equation(s):
// \memin[3]~5_combout  = ( !\memin[3]~4_combout  & ( (!PC[3]) # (!\DrPC~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(!\DrPC~1_combout ),
	.datae(gnd),
	.dataf(!\memin[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~5 .extended_lut = "off";
defparam \memin[3]~5 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N39
cyclonev_lcell_comb \memin[3]~11 (
// Equation(s):
// \memin[3]~11_combout  = ( \memin[3]~6_combout  & ( \memin[3]~3_combout  & ( (!\memin[3]~5_combout ) # ((!\memin[3]~10_combout ) # ((\WideOr32~0_combout  & !\regs~516_combout ))) ) ) ) # ( !\memin[3]~6_combout  & ( \memin[3]~3_combout  & ( 
// (!\memin[3]~5_combout ) # ((\WideOr32~0_combout  & !\regs~516_combout )) ) ) ) # ( \memin[3]~6_combout  & ( !\memin[3]~3_combout  ) ) # ( !\memin[3]~6_combout  & ( !\memin[3]~3_combout  ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\memin[3]~5_combout ),
	.datac(!\memin[3]~10_combout ),
	.datad(!\regs~516_combout ),
	.datae(!\memin[3]~6_combout ),
	.dataf(!\memin[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~11 .extended_lut = "off";
defparam \memin[3]~11 .lut_mask = 64'hFFFFFFFFDDCCFDFC;
defparam \memin[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N19
dffeas \regs~355 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~355 .is_wysiwyg = "true";
defparam \regs~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N4
dffeas \regs~483 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~483 .is_wysiwyg = "true";
defparam \regs~483 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y23_N36
cyclonev_lcell_comb \regs~99feeder (
// Equation(s):
// \regs~99feeder_combout  = ( \memin[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~99feeder .extended_lut = "off";
defparam \regs~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N37
dffeas \regs~99 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~99 .is_wysiwyg = "true";
defparam \regs~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N44
dffeas \regs~227 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~227 .is_wysiwyg = "true";
defparam \regs~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N42
cyclonev_lcell_comb \regs~515 (
// Equation(s):
// \regs~515_combout  = ( \regs~227_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~355_q )) # (\Selector13~5_combout  & ((\regs~483_q ))) ) ) ) # ( !\regs~227_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~355_q )) # 
// (\Selector13~5_combout  & ((\regs~483_q ))) ) ) ) # ( \regs~227_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~99_q ) ) ) ) # ( !\regs~227_q  & ( !\Selector12~5_combout  & ( (\regs~99_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~355_q ),
	.datab(!\regs~483_q ),
	.datac(!\regs~99_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~227_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~515 .extended_lut = "off";
defparam \regs~515 .lut_mask = 64'h0F000FFF55335533;
defparam \regs~515 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N28
dffeas \regs~35 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~35 .is_wysiwyg = "true";
defparam \regs~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \regs~163feeder (
// Equation(s):
// \regs~163feeder_combout  = ( \memin[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~163feeder .extended_lut = "off";
defparam \regs~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N50
dffeas \regs~163 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~163 .is_wysiwyg = "true";
defparam \regs~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N50
dffeas \regs~419 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~419 .is_wysiwyg = "true";
defparam \regs~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N22
dffeas \regs~291 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~291 .is_wysiwyg = "true";
defparam \regs~291 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \regs~513 (
// Equation(s):
// \regs~513_combout  = ( \Selector12~5_combout  & ( \Selector13~5_Duplicate_9  & ( \regs~419_q  ) ) ) # ( !\Selector12~5_combout  & ( \Selector13~5_Duplicate_9  & ( \regs~163_q  ) ) ) # ( \Selector12~5_combout  & ( !\Selector13~5_Duplicate_9  & ( 
// \regs~291_q  ) ) ) # ( !\Selector12~5_combout  & ( !\Selector13~5_Duplicate_9  & ( \regs~35_q  ) ) )

	.dataa(!\regs~35_q ),
	.datab(!\regs~163_q ),
	.datac(!\regs~419_q ),
	.datad(!\regs~291_q ),
	.datae(!\Selector12~5_combout ),
	.dataf(!\Selector13~5_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~513_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~513 .extended_lut = "off";
defparam \regs~513 .lut_mask = 64'h555500FF33330F0F;
defparam \regs~513 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y24_N36
cyclonev_lcell_comb \regs~67feeder (
// Equation(s):
// \regs~67feeder_combout  = ( \memin[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67feeder .extended_lut = "off";
defparam \regs~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N37
dffeas \regs~67 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~67 .is_wysiwyg = "true";
defparam \regs~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N40
dffeas \regs~323 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~323 .is_wysiwyg = "true";
defparam \regs~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N15
cyclonev_lcell_comb \regs~451feeder (
// Equation(s):
// \regs~451feeder_combout  = ( \memin[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~451feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~451feeder .extended_lut = "off";
defparam \regs~451feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~451feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N16
dffeas \regs~451 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~451feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~451 .is_wysiwyg = "true";
defparam \regs~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N2
dffeas \regs~195 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~195 .is_wysiwyg = "true";
defparam \regs~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \regs~514 (
// Equation(s):
// \regs~514_combout  = ( \regs~195_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~323_q )) # (\Selector13~5_combout  & ((\regs~451_q ))) ) ) ) # ( !\regs~195_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~323_q )) # 
// (\Selector13~5_combout  & ((\regs~451_q ))) ) ) ) # ( \regs~195_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~67_q ) ) ) ) # ( !\regs~195_q  & ( !\Selector12~5_combout  & ( (\regs~67_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~67_q ),
	.datab(!\regs~323_q ),
	.datac(!\regs~451_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~195_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~514 .extended_lut = "off";
defparam \regs~514 .lut_mask = 64'h550055FF330F330F;
defparam \regs~514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N37
dffeas \regs~131 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~131 .is_wysiwyg = "true";
defparam \regs~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N48
cyclonev_lcell_comb \regs~3feeder (
// Equation(s):
// \regs~3feeder_combout  = ( \memin[3]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3feeder .extended_lut = "off";
defparam \regs~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N49
dffeas \regs~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~3 .is_wysiwyg = "true";
defparam \regs~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \regs~259 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~259 .is_wysiwyg = "true";
defparam \regs~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N19
dffeas \regs~387 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~387 .is_wysiwyg = "true";
defparam \regs~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N54
cyclonev_lcell_comb \regs~512_Duplicate (
// Equation(s):
// \regs~512_Duplicate_695  = ( \regs~387_q  & ( \Selector12~5_Duplicate_9  & ( (\Selector13~5_Duplicate_7 ) # (\regs~259_q ) ) ) ) # ( !\regs~387_q  & ( \Selector12~5_Duplicate_9  & ( (\regs~259_q  & !\Selector13~5_Duplicate_7 ) ) ) ) # ( \regs~387_q  & ( 
// !\Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & ((\regs~3_q ))) # (\Selector13~5_Duplicate_7  & (\regs~131_q )) ) ) ) # ( !\regs~387_q  & ( !\Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & ((\regs~3_q ))) # 
// (\Selector13~5_Duplicate_7  & (\regs~131_q )) ) ) )

	.dataa(!\regs~131_q ),
	.datab(!\regs~3_q ),
	.datac(!\regs~259_q ),
	.datad(!\Selector13~5_Duplicate_7 ),
	.datae(!\regs~387_q ),
	.dataf(!\Selector12~5_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~512_Duplicate_695 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~512_Duplicate .extended_lut = "off";
defparam \regs~512_Duplicate .lut_mask = 64'h335533550F000FFF;
defparam \regs~512_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \regs~516 (
// Equation(s):
// \regs~516_combout  = ( \regs~514_combout  & ( \regs~512_Duplicate_695  & ( (\Selector15~5_combout  & ((!\Selector14~5_combout  & ((!\regs~513_combout ))) # (\Selector14~5_combout  & (!\regs~515_combout )))) ) ) ) # ( !\regs~514_combout  & ( 
// \regs~512_Duplicate_695  & ( (!\Selector15~5_combout  & (((\Selector14~5_combout )))) # (\Selector15~5_combout  & ((!\Selector14~5_combout  & ((!\regs~513_combout ))) # (\Selector14~5_combout  & (!\regs~515_combout )))) ) ) ) # ( \regs~514_combout  & ( 
// !\regs~512_Duplicate_695  & ( (!\Selector15~5_combout  & (((!\Selector14~5_combout )))) # (\Selector15~5_combout  & ((!\Selector14~5_combout  & ((!\regs~513_combout ))) # (\Selector14~5_combout  & (!\regs~515_combout )))) ) ) ) # ( !\regs~514_combout  & ( 
// !\regs~512_Duplicate_695  & ( (!\Selector15~5_combout ) # ((!\Selector14~5_combout  & ((!\regs~513_combout ))) # (\Selector14~5_combout  & (!\regs~515_combout ))) ) ) )

	.dataa(!\regs~515_combout ),
	.datab(!\regs~513_combout ),
	.datac(!\Selector15~5_combout ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~514_combout ),
	.dataf(!\regs~512_Duplicate_695 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~516 .extended_lut = "off";
defparam \regs~516 .lut_mask = 64'hFCFAFC0A0CFA0C0A;
defparam \regs~516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N0
cyclonev_lcell_comb \memin[3]~71 (
// Equation(s):
// \memin[3]~71_combout  = ( \KEY[3]~input_o  & ( \SW[3]~input_o  & ( (MAR[4] & (\Decoder2~3_combout  & (state[5] & \Decoder2~0_combout ))) ) ) ) # ( !\KEY[3]~input_o  & ( \SW[3]~input_o  & ( (\Decoder2~3_combout  & (state[5] & \Decoder2~0_combout )) ) ) ) # 
// ( !\KEY[3]~input_o  & ( !\SW[3]~input_o  & ( (!MAR[4] & (\Decoder2~3_combout  & (state[5] & \Decoder2~0_combout ))) ) ) )

	.dataa(!MAR[4]),
	.datab(!\Decoder2~3_combout ),
	.datac(!state[5]),
	.datad(!\Decoder2~0_combout ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~71 .extended_lut = "off";
defparam \memin[3]~71 .lut_mask = 64'h0002000000030001;
defparam \memin[3]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N48
cyclonev_lcell_comb \memin[3]~240 (
// Equation(s):
// \memin[3]~240_combout  = ( !\memin[3]~71_combout  & ( \memin[3]~8_combout  & ( (!\memin[31]~9_combout  & (!\memin[3]~4_combout  & ((!PC[3]) # (!\DrPC~1_combout )))) ) ) ) # ( \memin[3]~71_combout  & ( !\memin[3]~8_combout  & ( (\memin[31]~9_combout  & 
// (!\memin[3]~4_combout  & ((!PC[3]) # (!\DrPC~1_combout )))) ) ) ) # ( !\memin[3]~71_combout  & ( !\memin[3]~8_combout  & ( (!\memin[3]~4_combout  & ((!PC[3]) # (!\DrPC~1_combout ))) ) ) )

	.dataa(!\memin[31]~9_combout ),
	.datab(!PC[3]),
	.datac(!\DrPC~1_combout ),
	.datad(!\memin[3]~4_combout ),
	.datae(!\memin[3]~71_combout ),
	.dataf(!\memin[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~240 .extended_lut = "off";
defparam \memin[3]~240 .lut_mask = 64'hFC005400A8000000;
defparam \memin[3]~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( \memin[3]~3_combout  & ( \memin[3]~240_combout  & ( (!\LdPC~0_combout  & (((\Add0~1_sumout )))) # (\LdPC~0_combout  & (!\regs~516_combout  & (\WideOr32~0_combout ))) ) ) ) # ( !\memin[3]~3_combout  & ( \memin[3]~240_combout  & ( 
// (\Add0~1_sumout ) # (\LdPC~0_combout ) ) ) ) # ( \memin[3]~3_combout  & ( !\memin[3]~240_combout  & ( (\Add0~1_sumout ) # (\LdPC~0_combout ) ) ) ) # ( !\memin[3]~3_combout  & ( !\memin[3]~240_combout  & ( (\Add0~1_sumout ) # (\LdPC~0_combout ) ) ) )

	.dataa(!\regs~516_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\LdPC~0_combout ),
	.datad(!\Add0~1_sumout ),
	.datae(!\memin[3]~3_combout ),
	.dataf(!\memin[3]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h0FFF0FFF0FFF02F2;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N8
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N54
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[7] & ((!PC[3]) # ((PC[5] & PC[6])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC~1_combout  & ( (!PC[7] & ((!PC[3]) # ((!PC[5] & PC[6])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & 
// ( (!PC[3] & (!PC[6] & (!PC[5] $ (!PC[7])))) # (PC[3] & (!PC[5] & ((!PC[7])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC~1_combout  & ( (!PC[3] & (!PC[6] & ((!PC[5]) # (!PC[7])))) # (PC[3] & (!PC[5] & (PC[6] & !PC[7]))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[7]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'hC2806280CE00CD00;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N36
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( PC[3] & ( \PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & (!PC[5] $ (((PC[7] & !PC[6]))))) # (\PC[4]~DUPLICATE_q  & ((!PC[7]) # ((!PC[6])))) ) ) ) # ( !PC[3] & ( \PC~1_combout  & ( (!PC[7] & (!PC[5] & (!\PC[4]~DUPLICATE_q  $ (!PC[6])))) # 
// (PC[7] & ((!\PC[4]~DUPLICATE_q ) # ((!PC[5])))) ) ) ) # ( PC[3] & ( !\PC~1_combout  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[6] $ (!PC[5])) # (PC[7]))) # (\PC[4]~DUPLICATE_q  & (PC[6] & (!PC[7] $ (PC[5])))) ) ) ) # ( !PC[3] & ( !\PC~1_combout  & ( 
// (!\PC[4]~DUPLICATE_q  & ((!PC[7] & (PC[6] & PC[5])) # (PC[7] & (!PC[6])))) # (\PC[4]~DUPLICATE_q  & ((!PC[6] & (!PC[7] & PC[5])) # (PC[6] & ((!PC[5]))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h25682EA37B22DE74;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y23_N3
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( \imem~35_combout  & ( \imem~36_combout  & ( (!\imem~34_combout  & PC[9]) ) ) ) # ( !\imem~35_combout  & ( \imem~36_combout  & ( (!\imem~34_combout ) # (!PC[9]) ) ) ) # ( \imem~35_combout  & ( !\imem~36_combout  ) ) # ( 
// !\imem~35_combout  & ( !\imem~36_combout  ) )

	.dataa(gnd),
	.datab(!\imem~34_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!\imem~35_combout ),
	.dataf(!\imem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'hFFFFFFFFFCFC0C0C;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y23_N5
dffeas \IR[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0] .is_wysiwyg = "true";
defparam \IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = ( \Selector15~4_combout  & ( (!IR[0]) # (!state[5]) ) ) # ( !\Selector15~4_combout  & ( (!IR[0] & state[5]) ) )

	.dataa(gnd),
	.datab(!IR[0]),
	.datac(gnd),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!\Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~5 .extended_lut = "off";
defparam \Selector15~5 .lut_mask = 64'h00CC00CCFFCCFFCC;
defparam \Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N46
dffeas \regs~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~9 .is_wysiwyg = "true";
defparam \regs~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \regs~137 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~137 .is_wysiwyg = "true";
defparam \regs~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \regs~265 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~265 .is_wysiwyg = "true";
defparam \regs~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N47
dffeas \regs~393 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~393 .is_wysiwyg = "true";
defparam \regs~393 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N45
cyclonev_lcell_comb \regs~562 (
// Equation(s):
// \regs~562_combout  = ( \regs~393_q  & ( \Selector12~5_Duplicate_9  & ( (\regs~265_q ) # (\Selector13~5_Duplicate_7 ) ) ) ) # ( !\regs~393_q  & ( \Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & \regs~265_q ) ) ) ) # ( \regs~393_q  & ( 
// !\Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & (\regs~9_q )) # (\Selector13~5_Duplicate_7  & ((\regs~137_q ))) ) ) ) # ( !\regs~393_q  & ( !\Selector12~5_Duplicate_9  & ( (!\Selector13~5_Duplicate_7  & (\regs~9_q )) # 
// (\Selector13~5_Duplicate_7  & ((\regs~137_q ))) ) ) )

	.dataa(!\regs~9_q ),
	.datab(!\regs~137_q ),
	.datac(!\Selector13~5_Duplicate_7 ),
	.datad(!\regs~265_q ),
	.datae(!\regs~393_q ),
	.dataf(!\Selector12~5_Duplicate_9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~562 .extended_lut = "off";
defparam \regs~562 .lut_mask = 64'h5353535300F00FFF;
defparam \regs~562 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N28
dffeas \regs~233 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~233 .is_wysiwyg = "true";
defparam \regs~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N40
dffeas \regs~361 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~361 .is_wysiwyg = "true";
defparam \regs~361 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N6
cyclonev_lcell_comb \regs~489feeder (
// Equation(s):
// \regs~489feeder_combout  = ( \memin[9]~202_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~489feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~489feeder .extended_lut = "off";
defparam \regs~489feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~489feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N7
dffeas \regs~489 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~489feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~489 .is_wysiwyg = "true";
defparam \regs~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N55
dffeas \regs~105 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~105 .is_wysiwyg = "true";
defparam \regs~105 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N15
cyclonev_lcell_comb \regs~565 (
// Equation(s):
// \regs~565_combout  = ( \regs~105_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & (\regs~361_q )) # (\Selector13~5_Duplicate_13  & ((\regs~489_q ))) ) ) ) # ( !\regs~105_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & 
// (\regs~361_q )) # (\Selector13~5_Duplicate_13  & ((\regs~489_q ))) ) ) ) # ( \regs~105_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13 ) # (\regs~233_q ) ) ) ) # ( !\regs~105_q  & ( !\Selector12~5_combout  & ( (\regs~233_q  & 
// \Selector13~5_Duplicate_13 ) ) ) )

	.dataa(!\regs~233_q ),
	.datab(!\regs~361_q ),
	.datac(!\Selector13~5_Duplicate_13 ),
	.datad(!\regs~489_q ),
	.datae(!\regs~105_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~565 .extended_lut = "off";
defparam \regs~565 .lut_mask = 64'h0505F5F5303F303F;
defparam \regs~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N37
dffeas \regs~201 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~201 .is_wysiwyg = "true";
defparam \regs~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N34
dffeas \regs~329 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~329 .is_wysiwyg = "true";
defparam \regs~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N50
dffeas \regs~457 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~457 .is_wysiwyg = "true";
defparam \regs~457 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N12
cyclonev_lcell_comb \regs~73feeder (
// Equation(s):
// \regs~73feeder_combout  = ( \memin[9]~202_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~73feeder .extended_lut = "off";
defparam \regs~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \regs~73 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~73 .is_wysiwyg = "true";
defparam \regs~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N24
cyclonev_lcell_comb \regs~564 (
// Equation(s):
// \regs~564_combout  = ( \regs~73_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~329_q )) # (\Selector13~5_combout  & ((\regs~457_q ))) ) ) ) # ( !\regs~73_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~329_q )) # 
// (\Selector13~5_combout  & ((\regs~457_q ))) ) ) ) # ( \regs~73_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_combout ) # (\regs~201_q ) ) ) ) # ( !\regs~73_q  & ( !\Selector12~5_combout  & ( (\regs~201_q  & \Selector13~5_combout ) ) ) )

	.dataa(!\regs~201_q ),
	.datab(!\regs~329_q ),
	.datac(!\regs~457_q ),
	.datad(!\Selector13~5_combout ),
	.datae(!\regs~73_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~564 .extended_lut = "off";
defparam \regs~564 .lut_mask = 64'h0055FF55330F330F;
defparam \regs~564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \regs~297 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~297 .is_wysiwyg = "true";
defparam \regs~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N49
dffeas \regs~41 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41 .is_wysiwyg = "true";
defparam \regs~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \regs~169 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~169 .is_wysiwyg = "true";
defparam \regs~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N56
dffeas \regs~425 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~425 .is_wysiwyg = "true";
defparam \regs~425 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N54
cyclonev_lcell_comb \regs~563 (
// Equation(s):
// \regs~563_combout  = ( \regs~425_q  & ( \Selector12~5_combout  & ( (\Selector13~5_Duplicate_13 ) # (\regs~297_q ) ) ) ) # ( !\regs~425_q  & ( \Selector12~5_combout  & ( (\regs~297_q  & !\Selector13~5_Duplicate_13 ) ) ) ) # ( \regs~425_q  & ( 
// !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & (\regs~41_q )) # (\Selector13~5_Duplicate_13  & ((\regs~169_q ))) ) ) ) # ( !\regs~425_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & (\regs~41_q )) # 
// (\Selector13~5_Duplicate_13  & ((\regs~169_q ))) ) ) )

	.dataa(!\regs~297_q ),
	.datab(!\regs~41_q ),
	.datac(!\regs~169_q ),
	.datad(!\Selector13~5_Duplicate_13 ),
	.datae(!\regs~425_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~563 .extended_lut = "off";
defparam \regs~563 .lut_mask = 64'h330F330F550055FF;
defparam \regs~563 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N6
cyclonev_lcell_comb \regs~566 (
// Equation(s):
// \regs~566_combout  = ( \regs~564_combout  & ( \regs~563_combout  & ( (!\Selector15~5_combout  & (((\regs~562_combout )) # (\Selector14~5_combout ))) # (\Selector15~5_combout  & ((!\Selector14~5_combout ) # ((\regs~565_combout )))) ) ) ) # ( 
// !\regs~564_combout  & ( \regs~563_combout  & ( (!\Selector15~5_combout  & (!\Selector14~5_combout  & (\regs~562_combout ))) # (\Selector15~5_combout  & ((!\Selector14~5_combout ) # ((\regs~565_combout )))) ) ) ) # ( \regs~564_combout  & ( 
// !\regs~563_combout  & ( (!\Selector15~5_combout  & (((\regs~562_combout )) # (\Selector14~5_combout ))) # (\Selector15~5_combout  & (\Selector14~5_combout  & ((\regs~565_combout )))) ) ) ) # ( !\regs~564_combout  & ( !\regs~563_combout  & ( 
// (!\Selector15~5_combout  & (!\Selector14~5_combout  & (\regs~562_combout ))) # (\Selector15~5_combout  & (\Selector14~5_combout  & ((\regs~565_combout )))) ) ) )

	.dataa(!\Selector15~5_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\regs~562_combout ),
	.datad(!\regs~565_combout ),
	.datae(!\regs~564_combout ),
	.dataf(!\regs~563_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~566 .extended_lut = "off";
defparam \regs~566 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regs~566 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N45
cyclonev_lcell_comb \memin[9]~60 (
// Equation(s):
// \memin[9]~60_combout  = ( IR[17] & ( ((\DrPC~0_combout  & (PC[9] & \Decoder3~0_combout ))) # (\WideOr30~0_combout ) ) ) # ( !IR[17] & ( (\DrPC~0_combout  & (PC[9] & \Decoder3~0_combout )) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(!\WideOr30~0_combout ),
	.datac(!PC[9]),
	.datad(!\Decoder3~0_combout ),
	.datae(gnd),
	.dataf(!IR[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~60 .extended_lut = "off";
defparam \memin[9]~60 .lut_mask = 64'h0005000533373337;
defparam \memin[9]~60 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y25_N52
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N47
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N33
cyclonev_lcell_comb \MemVal~3 (
// Equation(s):
// \MemVal~3_combout  = ( !\dmem~42_combout  & ( dmem_rtl_0_bypass[48] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[48]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~3 .extended_lut = "off";
defparam \MemVal~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \MemVal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y27_N38
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y33_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[9]~202_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020949143200A025394B3C212A00000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[9]~202_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N30
cyclonev_lcell_comb \MemVal~2 (
// Equation(s):
// \MemVal~2_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem~0_q  & (\dmem~10_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!\dmem~0_q  & (\dmem~10_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout )))) ) )

	.dataa(!\dmem~10_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemVal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemVal~2 .extended_lut = "off";
defparam \MemVal~2 .lut_mask = 64'h505C505C535F535F;
defparam \MemVal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N39
cyclonev_lcell_comb \memin[9]~58 (
// Equation(s):
// \memin[9]~58_combout  = ( \MemVal~2_combout  & ( (\MemVal~3_combout ) # (dmem_rtl_0_bypass[47]) ) ) # ( !\MemVal~2_combout  & ( (dmem_rtl_0_bypass[47] & !\MemVal~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[47]),
	.datad(!\MemVal~3_combout ),
	.datae(gnd),
	.dataf(!\MemVal~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~58 .extended_lut = "off";
defparam \memin[9]~58 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \memin[9]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N9
cyclonev_lcell_comb \memin[9]~61 (
// Equation(s):
// \memin[9]~61_combout  = ( \Equal3~0_combout  & ( \memin[9]~58_combout  & ( (!\memin[9]~60_combout  & (!\memin[9]~59_combout  & ((!\memin[5]~23_combout ) # (!\SW[9]~input_o )))) ) ) ) # ( !\Equal3~0_combout  & ( \memin[9]~58_combout  & ( 
// (!\memin[9]~60_combout  & (!\memin[9]~59_combout  & !\memin[5]~23_combout )) ) ) ) # ( \Equal3~0_combout  & ( !\memin[9]~58_combout  & ( (!\memin[9]~60_combout  & (!\memin[9]~59_combout  & ((!\memin[5]~23_combout ) # (!\SW[9]~input_o )))) ) ) ) # ( 
// !\Equal3~0_combout  & ( !\memin[9]~58_combout  & ( (!\memin[9]~60_combout  & !\memin[9]~59_combout ) ) ) )

	.dataa(!\memin[9]~60_combout ),
	.datab(!\memin[9]~59_combout ),
	.datac(!\memin[5]~23_combout ),
	.datad(!\SW[9]~input_o ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\memin[9]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~61 .extended_lut = "off";
defparam \memin[9]~61 .lut_mask = 64'h8888888080808880;
defparam \memin[9]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N6
cyclonev_lcell_comb \memin[9]~65 (
// Equation(s):
// \memin[9]~65_combout  = ( \memin[8]~64_combout  & ( A[9] & ( !\Selector18~0_combout  $ (((B[9] & \Selector20~0_combout ))) ) ) ) # ( \memin[8]~64_combout  & ( !A[9] & ( !B[9] $ (!\Selector18~0_combout ) ) ) )

	.dataa(!B[9]),
	.datab(!\Selector18~0_combout ),
	.datac(gnd),
	.datad(!\Selector20~0_combout ),
	.datae(!\memin[8]~64_combout ),
	.dataf(!A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~65 .extended_lut = "off";
defparam \memin[9]~65 .lut_mask = 64'h000066660000CC99;
defparam \memin[9]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N12
cyclonev_lcell_comb \memin[9]~66 (
// Equation(s):
// \memin[9]~66_combout  = ( A[9] & ( \Add2~33_sumout  & ( (!\Selector20~0_combout  & (((\Add1~33_sumout )) # (\Selector18~0_combout ))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ ((!B[9])))) ) ) ) # ( !A[9] & ( \Add2~33_sumout  & ( 
// ((!\Selector20~0_combout  & \Add1~33_sumout )) # (\Selector18~0_combout ) ) ) ) # ( A[9] & ( !\Add2~33_sumout  & ( (!\Selector20~0_combout  & (!\Selector18~0_combout  & ((\Add1~33_sumout )))) # (\Selector20~0_combout  & (!\Selector18~0_combout  $ 
// ((!B[9])))) ) ) ) # ( !A[9] & ( !\Add2~33_sumout  & ( (!\Selector18~0_combout  & (!\Selector20~0_combout  & \Add1~33_sumout )) # (\Selector18~0_combout  & (\Selector20~0_combout )) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!B[9]),
	.datac(!\Selector20~0_combout ),
	.datad(!\Add1~33_sumout ),
	.datae(!A[9]),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~66 .extended_lut = "off";
defparam \memin[9]~66 .lut_mask = 64'h05A506A655F556F6;
defparam \memin[9]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N30
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \ShiftRight0~48_combout  & ( \ShiftRight0~46_combout  & ( ((!B[3] & ((\ShiftRight0~45_combout ))) # (B[3] & (\ShiftRight0~47_combout ))) # (B[2]) ) ) ) # ( !\ShiftRight0~48_combout  & ( \ShiftRight0~46_combout  & ( (!B[2] & 
// ((!B[3] & ((\ShiftRight0~45_combout ))) # (B[3] & (\ShiftRight0~47_combout )))) # (B[2] & (!B[3])) ) ) ) # ( \ShiftRight0~48_combout  & ( !\ShiftRight0~46_combout  & ( (!B[2] & ((!B[3] & ((\ShiftRight0~45_combout ))) # (B[3] & (\ShiftRight0~47_combout 
// )))) # (B[2] & (B[3])) ) ) ) # ( !\ShiftRight0~48_combout  & ( !\ShiftRight0~46_combout  & ( (!B[2] & ((!B[3] & ((\ShiftRight0~45_combout ))) # (B[3] & (\ShiftRight0~47_combout )))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftRight0~47_combout ),
	.datad(!\ShiftRight0~45_combout ),
	.datae(!\ShiftRight0~48_combout ),
	.dataf(!\ShiftRight0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h028A139B46CE57DF;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N12
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \Mux6~0_combout  & ( \ShiftRight0~49_combout  & ( ((!B[4]) # (!B[3])) # (A[31]) ) ) ) # ( !\Mux6~0_combout  & ( \ShiftRight0~49_combout  & ( (!B[4]) # ((A[31] & B[3])) ) ) ) # ( \Mux6~0_combout  & ( !\ShiftRight0~49_combout  & ( 
// (B[4] & ((!B[3]) # (A[31]))) ) ) ) # ( !\Mux6~0_combout  & ( !\ShiftRight0~49_combout  & ( (A[31] & (B[4] & B[3])) ) ) )

	.dataa(!A[31]),
	.datab(gnd),
	.datac(!B[4]),
	.datad(!B[3]),
	.datae(!\Mux6~0_combout ),
	.dataf(!\ShiftRight0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h00050F05F0F5FFF5;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N42
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \ShiftLeft0~26_combout  & ( \Mux22~0_combout  & ( (!\ShiftRight0~7_combout  & (((!B[4]) # (!\Selector20~0_combout )))) # (\ShiftRight0~7_combout  & (A[31] & ((!\Selector20~0_combout )))) ) ) ) # ( !\ShiftLeft0~26_combout  & ( 
// \Mux22~0_combout  & ( (!\Selector20~0_combout  & ((!\ShiftRight0~7_combout ) # (A[31]))) ) ) ) # ( \ShiftLeft0~26_combout  & ( !\Mux22~0_combout  & ( (!\ShiftRight0~7_combout  & (((!B[4] & \Selector20~0_combout )))) # (\ShiftRight0~7_combout  & (A[31] & 
// ((!\Selector20~0_combout )))) ) ) ) # ( !\ShiftLeft0~26_combout  & ( !\Mux22~0_combout  & ( (A[31] & (\ShiftRight0~7_combout  & !\Selector20~0_combout )) ) ) )

	.dataa(!A[31]),
	.datab(!B[4]),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\ShiftLeft0~26_combout ),
	.dataf(!\Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h050005C0F500F5C0;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N48
cyclonev_lcell_comb \memin[9]~67 (
// Equation(s):
// \memin[9]~67_combout  = ( \memin[9]~66_combout  & ( \Mux22~1_combout  & ( (\WideOr23~3_combout  & (((\memin[8]~63_combout ) # (\memin[9]~65_combout )) # (\memin[23]~62_combout ))) ) ) ) # ( !\memin[9]~66_combout  & ( \Mux22~1_combout  & ( 
// (\WideOr23~3_combout  & ((\memin[9]~65_combout ) # (\memin[23]~62_combout ))) ) ) ) # ( \memin[9]~66_combout  & ( !\Mux22~1_combout  & ( (\WideOr23~3_combout  & ((\memin[8]~63_combout ) # (\memin[9]~65_combout ))) ) ) ) # ( !\memin[9]~66_combout  & ( 
// !\Mux22~1_combout  & ( (\memin[9]~65_combout  & \WideOr23~3_combout ) ) ) )

	.dataa(!\memin[23]~62_combout ),
	.datab(!\memin[9]~65_combout ),
	.datac(!\WideOr23~3_combout ),
	.datad(!\memin[8]~63_combout ),
	.datae(!\memin[9]~66_combout ),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~67 .extended_lut = "off";
defparam \memin[9]~67 .lut_mask = 64'h0303030F0707070F;
defparam \memin[9]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N21
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \Add0~13_sumout  & ( \memin[9]~67_combout  ) ) # ( !\Add0~13_sumout  & ( \memin[9]~67_combout  & ( \LdPC~0_combout  ) ) ) # ( \Add0~13_sumout  & ( !\memin[9]~67_combout  & ( (!\memin[9]~61_combout ) # ((!\LdPC~0_combout ) # 
// ((\regs~566_combout  & \WideOr32~0_combout ))) ) ) ) # ( !\Add0~13_sumout  & ( !\memin[9]~67_combout  & ( (\LdPC~0_combout  & ((!\memin[9]~61_combout ) # ((\regs~566_combout  & \WideOr32~0_combout )))) ) ) )

	.dataa(!\regs~566_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[9]~61_combout ),
	.datad(!\LdPC~0_combout ),
	.datae(!\Add0~13_sumout ),
	.dataf(!\memin[9]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h00F1FFF100FFFFFF;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N22
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N18
cyclonev_lcell_comb \imem~128 (
// Equation(s):
// \imem~128_combout  = ( \PC~1_combout  & ( \PC[4]~DUPLICATE_q  & ( (!PC[5] & ((!PC[3] & (!PC[6] & PC[7])) # (PC[3] & ((!PC[7]))))) ) ) ) # ( !\PC~1_combout  & ( \PC[4]~DUPLICATE_q  & ( (!PC[5] & (PC[6] & (!PC[3] & !PC[7]))) ) ) ) # ( \PC~1_combout  & ( 
// !\PC[4]~DUPLICATE_q  & ( (!PC[6] & ((!PC[3] & ((!PC[7]))) # (PC[3] & (!PC[5] & PC[7])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[6]),
	.datac(!PC[3]),
	.datad(!PC[7]),
	.datae(!\PC~1_combout ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~128 .extended_lut = "off";
defparam \imem~128 .lut_mask = 64'h0000C00820000A80;
defparam \imem~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y29_N12
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( \PC~1_combout  & ( \PC[4]~DUPLICATE_q  & ( (PC[6] & (!PC[7] & ((!PC[5]) # (PC[3])))) ) ) ) # ( !\PC~1_combout  & ( \PC[4]~DUPLICATE_q  & ( (!PC[7] & (!PC[3] & (!PC[5] $ (PC[6])))) # (PC[7] & (!PC[3] $ (((!PC[5]) # (PC[6]))))) ) ) ) 
// # ( \PC~1_combout  & ( !\PC[4]~DUPLICATE_q  & ( (!PC[6] & (!PC[7] & (!PC[5] $ (PC[3])))) # (PC[6] & (PC[5] & (!PC[3] $ (PC[7])))) ) ) ) # ( !\PC~1_combout  & ( !\PC[4]~DUPLICATE_q  & ( (!PC[5] & (!PC[6] $ (((!PC[3]) # (!PC[7]))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[6]),
	.datac(!PC[3]),
	.datad(!PC[7]),
	.datae(!\PC~1_combout ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'h22289401904B2300;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N39
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( \imem~116_combout  & ( (!\imem~36_combout ) # ((PC[9] & !\imem~128_combout )) ) ) # ( !\imem~116_combout  & ( (!PC[9]) # ((!\imem~36_combout ) # (!\imem~128_combout )) ) )

	.dataa(!PC[9]),
	.datab(!\imem~36_combout ),
	.datac(!\imem~128_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'hFEFEFEFEDCDCDCDC;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y27_N40
dffeas \IR[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~117_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[15] .is_wysiwyg = "true";
defparam \IR[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y27_N12
cyclonev_lcell_comb \memin[9]~59 (
// Equation(s):
// \memin[9]~59_combout  = ( \ShOff~0_combout  & ( !\WideOr30~0_combout  & ( (\Decoder3~0_combout  & !IR[15]) ) ) )

	.dataa(!\Decoder3~0_combout ),
	.datab(!IR[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ShOff~0_combout ),
	.dataf(!\WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~59 .extended_lut = "off";
defparam \memin[9]~59 .lut_mask = 64'h0000444400000000;
defparam \memin[9]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N54
cyclonev_lcell_comb \memin[9]~201 (
// Equation(s):
// \memin[9]~201_combout  = ( \Equal3~0_combout  & ( \MemVal~2_combout  & ( (\SW[9]~input_o  & \memin[5]~23_combout ) ) ) ) # ( !\Equal3~0_combout  & ( \MemVal~2_combout  & ( (\memin[5]~23_combout  & ((dmem_rtl_0_bypass[47]) # (\MemVal~3_combout ))) ) ) ) # 
// ( \Equal3~0_combout  & ( !\MemVal~2_combout  & ( (\SW[9]~input_o  & \memin[5]~23_combout ) ) ) ) # ( !\Equal3~0_combout  & ( !\MemVal~2_combout  & ( (!\MemVal~3_combout  & (dmem_rtl_0_bypass[47] & \memin[5]~23_combout )) ) ) )

	.dataa(!\MemVal~3_combout ),
	.datab(!dmem_rtl_0_bypass[47]),
	.datac(!\SW[9]~input_o ),
	.datad(!\memin[5]~23_combout ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\MemVal~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~201 .extended_lut = "off";
defparam \memin[9]~201 .lut_mask = 64'h0022000F0077000F;
defparam \memin[9]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N48
cyclonev_lcell_comb \memin[9]~202 (
// Equation(s):
// \memin[9]~202_combout  = ( \regs~566_combout  & ( \memin[9]~67_combout  ) ) # ( !\regs~566_combout  & ( \memin[9]~67_combout  ) ) # ( \regs~566_combout  & ( !\memin[9]~67_combout  & ( (((\WideOr32~0_combout ) # (\memin[9]~60_combout )) # 
// (\memin[9]~201_combout )) # (\memin[9]~59_combout ) ) ) ) # ( !\regs~566_combout  & ( !\memin[9]~67_combout  & ( ((\memin[9]~60_combout ) # (\memin[9]~201_combout )) # (\memin[9]~59_combout ) ) ) )

	.dataa(!\memin[9]~59_combout ),
	.datab(!\memin[9]~201_combout ),
	.datac(!\memin[9]~60_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\memin[9]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~202 .extended_lut = "off";
defparam \memin[9]~202 .lut_mask = 64'h7F7F7FFFFFFFFFFF;
defparam \memin[9]~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N47
dffeas \MAR[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[9] .is_wysiwyg = "true";
defparam \MAR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N56
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MAR[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MemWE~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N35
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~223_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N36
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[0] & ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[1] & (!dmem_rtl_0_bypass[3] $ (dmem_rtl_0_bypass[4]))) ) ) ) # ( dmem_rtl_0_bypass[0] & ( !dmem_rtl_0_bypass[2] & ( (!dmem_rtl_0_bypass[1] & (!dmem_rtl_0_bypass[3] 
// $ (dmem_rtl_0_bypass[4]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[3]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[1]),
	.datad(!dmem_rtl_0_bypass[4]),
	.datae(!dmem_rtl_0_bypass[0]),
	.dataf(!dmem_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h0000A05000000A05;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N26
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~202_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N41
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~200_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MAR[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N22
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~204_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[14] & ( (dmem_rtl_0_bypass[13] & (!dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11]))) ) ) # ( !dmem_rtl_0_bypass[14] & ( (!dmem_rtl_0_bypass[13] & (!dmem_rtl_0_bypass[12] $ (dmem_rtl_0_bypass[11]))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[13]),
	.datac(!dmem_rtl_0_bypass[12]),
	.datad(!dmem_rtl_0_bypass[11]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'hC00CC00C30033003;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( \dmem~37_combout  & ( (\dmem~36_combout  & (!dmem_rtl_0_bypass[15] $ (dmem_rtl_0_bypass[16]))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[15]),
	.datac(!\dmem~36_combout ),
	.datad(!dmem_rtl_0_bypass[16]),
	.datae(gnd),
	.dataf(!\dmem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h000000000C030C03;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~231_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N20
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N27
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( dmem_rtl_0_bypass[23] & ( (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26]))) ) ) # ( !dmem_rtl_0_bypass[23] & ( (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26]))) ) )

	.dataa(!dmem_rtl_0_bypass[25]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[24]),
	.datad(!dmem_rtl_0_bypass[26]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'hA050A0500A050A05;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N26
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N14
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~220_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[10]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[10]~feeder_combout  = ( \memin[6]~208_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N41
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[22]~feeder_combout  = ( \memin[12]~233_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N56
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[20]~feeder_combout  = ( \memin[11]~216_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~216_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N59
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N45
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( dmem_rtl_0_bypass[20] & ( dmem_rtl_0_bypass[19] & ( !dmem_rtl_0_bypass[21] $ (dmem_rtl_0_bypass[22]) ) ) ) # ( !dmem_rtl_0_bypass[20] & ( !dmem_rtl_0_bypass[19] & ( !dmem_rtl_0_bypass[21] $ (dmem_rtl_0_bypass[22]) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[21]),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[22]),
	.datae(!dmem_rtl_0_bypass[20]),
	.dataf(!dmem_rtl_0_bypass[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'hCC3300000000CC33;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[8]~feeder_combout  = ( \memin[5]~164_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N52
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N32
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~154_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( dmem_rtl_0_bypass[5] & ( dmem_rtl_0_bypass[6] & ( !dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8]) ) ) ) # ( !dmem_rtl_0_bypass[5] & ( !dmem_rtl_0_bypass[6] & ( !dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[7]),
	.datad(!dmem_rtl_0_bypass[8]),
	.datae(!dmem_rtl_0_bypass[5]),
	.dataf(!dmem_rtl_0_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'hF00F00000000F00F;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N48
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem~40_combout  & ( \dmem~39_combout  & ( (!dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[17] $ (dmem_rtl_0_bypass[18])))) # (dmem_rtl_0_bypass[9] & (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[17] $ 
// (dmem_rtl_0_bypass[18])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[9]),
	.datab(!dmem_rtl_0_bypass[17]),
	.datac(!dmem_rtl_0_bypass[18]),
	.datad(!dmem_rtl_0_bypass[10]),
	.datae(!\dmem~40_combout ),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h0000000000008241;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N14
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N58
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N12
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[27] & ( (\dmem~38_combout  & (\dmem~35_combout  & \dmem~41_combout )) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[27] & ( (\dmem~38_combout  & (\dmem~35_combout  & 
// \dmem~41_combout )) ) ) )

	.dataa(!\dmem~38_combout ),
	.datab(gnd),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[28]),
	.dataf(!dmem_rtl_0_bypass[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h0005000000000005;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N40
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N38
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[15]~52_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y27_N38
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~82_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~82_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[15]~52_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],\MAR[7]~DUPLICATE_q ,MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~47_combout ,\memin[13]~231_combout ,\memin[12]~233_combout ,\memin[11]~216_combout ,\memin[10]~220_combout ,\memin[9]~202_combout ,\memin[8]~204_combout ,\memin[7]~200_combout ,\memin[6]~208_combout ,\memin[5]~164_combout ,\memin[4]~154_combout ,
\memin[3]~11_combout ,\memin[2]~223_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028009002824841104492A508120000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N36
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (((\dmem~16_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & (((\dmem~16_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\dmem~16_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \memin[15]~48 (
// Equation(s):
// \memin[15]~48_combout  = ( \dmem~44_combout  & ( (\memin[31]~9_combout  & (((!\dmem~42_combout  & dmem_rtl_0_bypass[60])) # (dmem_rtl_0_bypass[59]))) ) ) # ( !\dmem~44_combout  & ( (\memin[31]~9_combout  & (dmem_rtl_0_bypass[59] & 
// ((!dmem_rtl_0_bypass[60]) # (\dmem~42_combout )))) ) )

	.dataa(!\dmem~42_combout ),
	.datab(!\memin[31]~9_combout ),
	.datac(!dmem_rtl_0_bypass[60]),
	.datad(!dmem_rtl_0_bypass[59]),
	.datae(gnd),
	.dataf(!\dmem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~48 .extended_lut = "off";
defparam \memin[15]~48 .lut_mask = 64'h0031003102330233;
defparam \memin[15]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N51
cyclonev_lcell_comb \memin[15]~50 (
// Equation(s):
// \memin[15]~50_combout  = ( !\memin[15]~49_combout  & ( (!\ShOff~1_combout ) # ((IR[21]) # (\WideOr30~0_combout )) ) )

	.dataa(!\ShOff~1_combout ),
	.datab(!\WideOr30~0_combout ),
	.datac(gnd),
	.datad(!IR[21]),
	.datae(gnd),
	.dataf(!\memin[15]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~50 .extended_lut = "off";
defparam \memin[15]~50 .lut_mask = 64'hBBFFBBFF00000000;
defparam \memin[15]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N24
cyclonev_lcell_comb \memin[15]~52 (
// Equation(s):
// \memin[15]~52_combout  = ( \memin[15]~50_combout  & ( ((!\memin[15]~51_combout ) # ((\WideOr32~0_combout  & !\regs~576_combout ))) # (\memin[15]~48_combout ) ) ) # ( !\memin[15]~50_combout  )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\regs~576_combout ),
	.datac(!\memin[15]~48_combout ),
	.datad(!\memin[15]~51_combout ),
	.datae(gnd),
	.dataf(!\memin[15]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~52 .extended_lut = "off";
defparam \memin[15]~52 .lut_mask = 64'hFFFFFFFFFF4FFF4F;
defparam \memin[15]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N34
dffeas \regs~47 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47 .is_wysiwyg = "true";
defparam \regs~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N20
dffeas \regs~303 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~303 .is_wysiwyg = "true";
defparam \regs~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N32
dffeas \regs~175 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~175 .is_wysiwyg = "true";
defparam \regs~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N38
dffeas \regs~431 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~431 .is_wysiwyg = "true";
defparam \regs~431 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N36
cyclonev_lcell_comb \regs~573 (
// Equation(s):
// \regs~573_combout  = ( \regs~431_q  & ( \Selector12~5_combout  & ( (\regs~303_q ) # (\Selector13~5_Duplicate_13 ) ) ) ) # ( !\regs~431_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & \regs~303_q ) ) ) ) # ( \regs~431_q  & ( 
// !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & (\regs~47_q )) # (\Selector13~5_Duplicate_13  & ((\regs~175_q ))) ) ) ) # ( !\regs~431_q  & ( !\Selector12~5_combout  & ( (!\Selector13~5_Duplicate_13  & (\regs~47_q )) # 
// (\Selector13~5_Duplicate_13  & ((\regs~175_q ))) ) ) )

	.dataa(!\regs~47_q ),
	.datab(!\Selector13~5_Duplicate_13 ),
	.datac(!\regs~303_q ),
	.datad(!\regs~175_q ),
	.datae(!\regs~431_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~573 .extended_lut = "off";
defparam \regs~573 .lut_mask = 64'h447744770C0C3F3F;
defparam \regs~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N17
dffeas \regs~79 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~79 .is_wysiwyg = "true";
defparam \regs~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N31
dffeas \regs~335 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~335 .is_wysiwyg = "true";
defparam \regs~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N59
dffeas \regs~207 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~207 .is_wysiwyg = "true";
defparam \regs~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N53
dffeas \regs~463 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~463 .is_wysiwyg = "true";
defparam \regs~463 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N51
cyclonev_lcell_comb \regs~574 (
// Equation(s):
// \regs~574_combout  = ( \Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~463_q  ) ) ) # ( !\Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~335_q  ) ) ) # ( \Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~207_q  ) ) ) # ( 
// !\Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~79_q  ) ) )

	.dataa(!\regs~79_q ),
	.datab(!\regs~335_q ),
	.datac(!\regs~207_q ),
	.datad(!\regs~463_q ),
	.datae(!\Selector13~5_combout ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~574 .extended_lut = "off";
defparam \regs~574 .lut_mask = 64'h55550F0F333300FF;
defparam \regs~574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N28
dffeas \regs~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~15 .is_wysiwyg = "true";
defparam \regs~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N40
dffeas \regs~143 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~143 .is_wysiwyg = "true";
defparam \regs~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N40
dffeas \regs~271 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~271 .is_wysiwyg = "true";
defparam \regs~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N34
dffeas \regs~399 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~399 .is_wysiwyg = "true";
defparam \regs~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N18
cyclonev_lcell_comb \regs~572 (
// Equation(s):
// \regs~572_combout  = ( \Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~399_q  ) ) ) # ( !\Selector13~5_combout  & ( \Selector12~5_combout  & ( \regs~271_q  ) ) ) # ( \Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~143_q  ) ) ) # ( 
// !\Selector13~5_combout  & ( !\Selector12~5_combout  & ( \regs~15_q  ) ) )

	.dataa(!\regs~15_q ),
	.datab(!\regs~143_q ),
	.datac(!\regs~271_q ),
	.datad(!\regs~399_q ),
	.datae(!\Selector13~5_combout ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~572 .extended_lut = "off";
defparam \regs~572 .lut_mask = 64'h555533330F0F00FF;
defparam \regs~572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N43
dffeas \regs~111 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~111 .is_wysiwyg = "true";
defparam \regs~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y28_N22
dffeas \regs~367 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~367 .is_wysiwyg = "true";
defparam \regs~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N59
dffeas \regs~495 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~495 .is_wysiwyg = "true";
defparam \regs~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N53
dffeas \regs~239 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~239 .is_wysiwyg = "true";
defparam \regs~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y28_N51
cyclonev_lcell_comb \regs~575 (
// Equation(s):
// \regs~575_combout  = ( \regs~239_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~367_q )) # (\Selector13~5_combout  & ((\regs~495_q ))) ) ) ) # ( !\regs~239_q  & ( \Selector12~5_combout  & ( (!\Selector13~5_combout  & (\regs~367_q )) # 
// (\Selector13~5_combout  & ((\regs~495_q ))) ) ) ) # ( \regs~239_q  & ( !\Selector12~5_combout  & ( (\Selector13~5_combout ) # (\regs~111_q ) ) ) ) # ( !\regs~239_q  & ( !\Selector12~5_combout  & ( (\regs~111_q  & !\Selector13~5_combout ) ) ) )

	.dataa(!\regs~111_q ),
	.datab(!\regs~367_q ),
	.datac(!\Selector13~5_combout ),
	.datad(!\regs~495_q ),
	.datae(!\regs~239_q ),
	.dataf(!\Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~575 .extended_lut = "off";
defparam \regs~575 .lut_mask = 64'h50505F5F303F303F;
defparam \regs~575 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \regs~576 (
// Equation(s):
// \regs~576_combout  = ( \regs~572_combout  & ( \regs~575_combout  & ( (!\Selector14~5_combout  & (!\regs~573_combout  & (\Selector15~5_combout ))) # (\Selector14~5_combout  & (((!\Selector15~5_combout  & !\regs~574_combout )))) ) ) ) # ( !\regs~572_combout 
//  & ( \regs~575_combout  & ( (!\Selector14~5_combout  & ((!\regs~573_combout ) # ((!\Selector15~5_combout )))) # (\Selector14~5_combout  & (((!\Selector15~5_combout  & !\regs~574_combout )))) ) ) ) # ( \regs~572_combout  & ( !\regs~575_combout  & ( 
// (!\Selector14~5_combout  & (!\regs~573_combout  & (\Selector15~5_combout ))) # (\Selector14~5_combout  & (((!\regs~574_combout ) # (\Selector15~5_combout )))) ) ) ) # ( !\regs~572_combout  & ( !\regs~575_combout  & ( (!\Selector14~5_combout  & 
// ((!\regs~573_combout ) # ((!\Selector15~5_combout )))) # (\Selector14~5_combout  & (((!\regs~574_combout ) # (\Selector15~5_combout )))) ) ) )

	.dataa(!\regs~573_combout ),
	.datab(!\Selector14~5_combout ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~574_combout ),
	.datae(!\regs~572_combout ),
	.dataf(!\regs~575_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~576 .extended_lut = "off";
defparam \regs~576 .lut_mask = 64'hFBCB3B0BF8C83808;
defparam \regs~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N6
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \memin[15]~51_combout  & ( \Add0~33_sumout  & ( (!\LdPC~0_combout ) # ((!\memin[15]~241_combout ) # ((!\regs~576_combout  & \WideOr32~0_combout ))) ) ) ) # ( !\memin[15]~51_combout  & ( \Add0~33_sumout  ) ) # ( \memin[15]~51_combout  & 
// ( !\Add0~33_sumout  & ( (\LdPC~0_combout  & ((!\memin[15]~241_combout ) # ((!\regs~576_combout  & \WideOr32~0_combout )))) ) ) ) # ( !\memin[15]~51_combout  & ( !\Add0~33_sumout  & ( \LdPC~0_combout  ) ) )

	.dataa(!\LdPC~0_combout ),
	.datab(!\regs~576_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\memin[15]~241_combout ),
	.datae(!\memin[15]~51_combout ),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h55555504FFFFFFAE;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N18
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( !PC[10] & ( !PC[14] & ( (!PC[15] & (!PC[11] & (!PC[13] & !PC[12]))) ) ) )

	.dataa(!PC[15]),
	.datab(!PC[11]),
	.datac(!PC[13]),
	.datad(!PC[12]),
	.datae(!PC[10]),
	.dataf(!PC[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h8000000000000000;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N24
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (((!PC[9])))) # (\PC[8]~DUPLICATE_q  & (PC[9] & ((!\PC[4]~DUPLICATE_q ) # (!PC[3])))) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (!PC[9] & ((!PC[3]) # (\PC[4]~DUPLICATE_q )))) # 
// (\PC[8]~DUPLICATE_q  & (((PC[3] & PC[9])))) ) ) ) # ( PC[6] & ( !PC[5] & ( (!\PC[8]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (PC[3] & !PC[9]))) # (\PC[8]~DUPLICATE_q  & (((!PC[3] & PC[9])))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (!\PC[8]~DUPLICATE_q  & 
// (!\PC[4]~DUPLICATE_q  & (PC[3] & !PC[9]))) # (\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & ((PC[9])))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h08110850A205AA54;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N6
cyclonev_lcell_comb \imem~131 (
// Equation(s):
// \imem~131_combout  = ( PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (PC[3] & !PC[9]))) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (!PC[9] & (!\PC[4]~DUPLICATE_q  $ (!PC[3])))) ) ) ) # ( PC[6] & ( !PC[5] & ( 
// (!\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !PC[9])) ) ) ) # ( !PC[6] & ( !PC[5] & ( (!PC[3] & (\PC[8]~DUPLICATE_q  & ((PC[9])))) # (PC[3] & (!\PC[4]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  $ (PC[9])))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~131 .extended_lut = "off";
defparam \imem~131 .lut_mask = 64'h0854220028000800;
defparam \imem~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N0
cyclonev_lcell_comb \imem~132 (
// Equation(s):
// \imem~132_combout  = ( PC[6] & ( PC[5] & ( (PC[3] & ((!\PC[8]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !PC[9])) # (\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & PC[9])))) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q  & (PC[3] 
// & !PC[9])) # (\PC[8]~DUPLICATE_q  & ((PC[9]))))) ) ) ) # ( PC[6] & ( !PC[5] & ( (!\PC[8]~DUPLICATE_q  & (((PC[3] & !PC[9])))) # (\PC[8]~DUPLICATE_q  & (PC[9] & ((!PC[3]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (\PC[8]~DUPLICATE_q  & 
// (PC[3] & PC[9])) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~132 .extended_lut = "off";
defparam \imem~132 .lut_mask = 64'h00050A5108440801;
defparam \imem~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N30
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (!PC[3] & !PC[9])) ) ) ) # ( !PC[6] & ( PC[5] & ( (!\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (PC[3] & !PC[9]))) ) ) ) # ( PC[6] & ( !PC[5] & ( (!\PC[8]~DUPLICATE_q  & 
// (\PC[4]~DUPLICATE_q  & (!PC[3] & !PC[9]))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (!\PC[8]~DUPLICATE_q  & (((!PC[3] & !PC[9])))) # (\PC[8]~DUPLICATE_q  & (PC[9] & (!\PC[4]~DUPLICATE_q  $ (PC[3])))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'hA04120000200A000;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y28_N48
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( \imem~132_combout  & ( \imem~88_combout  & ( (!PC[7] & (((\PC~1_combout )) # (\imem~87_combout ))) # (PC[7] & (((!\PC~1_combout ) # (\imem~131_combout )))) ) ) ) # ( !\imem~132_combout  & ( \imem~88_combout  & ( (!PC[7] & 
// (\imem~87_combout  & ((!\PC~1_combout )))) # (PC[7] & (((!\PC~1_combout ) # (\imem~131_combout )))) ) ) ) # ( \imem~132_combout  & ( !\imem~88_combout  & ( (!PC[7] & (((\PC~1_combout )) # (\imem~87_combout ))) # (PC[7] & (((\imem~131_combout  & 
// \PC~1_combout )))) ) ) ) # ( !\imem~132_combout  & ( !\imem~88_combout  & ( (!PC[7] & (\imem~87_combout  & ((!\PC~1_combout )))) # (PC[7] & (((\imem~131_combout  & \PC~1_combout )))) ) ) )

	.dataa(!\imem~87_combout ),
	.datab(!\imem~131_combout ),
	.datac(!PC[7]),
	.datad(!\PC~1_combout ),
	.datae(!\imem~132_combout ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h500350F35F035FF3;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N33
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( \imem~89_combout  & ( \imem~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N44
dffeas \IR[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~90_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[29]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[29] .is_wysiwyg = "true";
defparam \IR[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N9
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( IR[27] & ( (IR[29] & (IR[30] & !IR[28])) ) ) # ( !IR[27] & ( (IR[28] & ((!IR[30]) # (IR[29]))) ) )

	.dataa(gnd),
	.datab(!IR[29]),
	.datac(!IR[30]),
	.datad(!IR[28]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'h00F300F303000300;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N36
cyclonev_lcell_comb \Mux33~6 (
// Equation(s):
// \Mux33~6_combout  = ( IR[31] & ( state[0] & ( (!state[2] & (\WideOr12~0_combout  & (IR[26] & !state[3]))) ) ) )

	.dataa(!state[2]),
	.datab(!\WideOr12~0_combout ),
	.datac(!IR[26]),
	.datad(!state[3]),
	.datae(!IR[31]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~6 .extended_lut = "off";
defparam \Mux33~6 .lut_mask = 64'h0000000000000200;
defparam \Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N30
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( state[1] & ( state[0] & ( !state[4] $ (((state[3] & state[2]))) ) ) ) # ( !state[1] & ( state[0] & ( (!\Mux33~6_combout  & !state[4]) ) ) ) # ( state[1] & ( !state[0] & ( (!state[3] $ (state[4])) # (state[2]) ) ) ) # ( !state[1] & ( 
// !state[0] & ( (!\Mux33~6_combout  & !state[4]) ) ) )

	.dataa(!\Mux33~6_combout ),
	.datab(!state[3]),
	.datac(!state[2]),
	.datad(!state[4]),
	.datae(!state[1]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'hAA00CF3FAA00FC03;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N21
cyclonev_lcell_comb \Equal6~10 (
// Equation(s):
// \Equal6~10_combout  = ( !\memin[19]~187_combout  & ( !\memin[26]~191_combout  & ( (!\memin[31]~171_combout  & (!\memin[25]~182_combout  & (!\memin[21]~177_combout  & !\memin[20]~197_combout ))) ) ) )

	.dataa(!\memin[31]~171_combout ),
	.datab(!\memin[25]~182_combout ),
	.datac(!\memin[21]~177_combout ),
	.datad(!\memin[20]~197_combout ),
	.datae(!\memin[19]~187_combout ),
	.dataf(!\memin[26]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~10 .extended_lut = "off";
defparam \Equal6~10 .lut_mask = 64'h8000000000000000;
defparam \Equal6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N42
cyclonev_lcell_comb \Equal6~21 (
// Equation(s):
// \Equal6~21_combout  = ( \Mux18~2_Duplicate_10  & ( \regs~586_Duplicate_697  & ( \WideOr32~0_combout  ) ) ) # ( !\Mux18~2_Duplicate_10  & ( \regs~586_Duplicate_697  & ( ((\WideOr23~3_combout  & \memin[23]~62_combout )) # (\WideOr32~0_combout ) ) ) ) # ( 
// \Mux18~2_Duplicate_10  & ( !\regs~586_Duplicate_697  & ( (\WideOr32~0_combout  & \regs~591_combout ) ) ) ) # ( !\Mux18~2_Duplicate_10  & ( !\regs~586_Duplicate_697  & ( (!\WideOr23~3_combout  & (((\WideOr32~0_combout  & \regs~591_combout )))) # 
// (\WideOr23~3_combout  & (((\WideOr32~0_combout  & \regs~591_combout )) # (\memin[23]~62_combout ))) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(!\memin[23]~62_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\regs~591_combout ),
	.datae(!\Mux18~2_Duplicate_10 ),
	.dataf(!\regs~586_Duplicate_697 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~21 .extended_lut = "off";
defparam \Equal6~21 .lut_mask = 64'h111F000F1F1F0F0F;
defparam \Equal6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N33
cyclonev_lcell_comb \Equal6~22 (
// Equation(s):
// \Equal6~22_combout  = ( !\Equal6~21_combout  & ( (!\memin[13]~123_combout ) # (!\WideOr23~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[13]~123_combout ),
	.datad(!\WideOr23~3_combout ),
	.datae(gnd),
	.dataf(!\Equal6~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~22 .extended_lut = "off";
defparam \Equal6~22 .lut_mask = 64'hFFF0FFF000000000;
defparam \Equal6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N36
cyclonev_lcell_comb \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = ( \memin[12]~120_combout  & ( \Equal6~22_combout  & ( (\memin[12]~122_combout  & (\memin[13]~126_combout  & ((!\WideOr23~3_combout ) # (!\memin[13]~340_combout )))) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(!\memin[12]~122_combout ),
	.datac(!\memin[13]~126_combout ),
	.datad(!\memin[13]~340_combout ),
	.datae(!\memin[12]~120_combout ),
	.dataf(!\Equal6~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~5 .extended_lut = "off";
defparam \Equal6~5 .lut_mask = 64'h0000000000000302;
defparam \Equal6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N3
cyclonev_lcell_comb \memin[10]~108 (
// Equation(s):
// \memin[10]~108_combout  = ( \memin[31]~79_combout  & ( \Add1~57_sumout  & ( (!\Selector20~0_combout  & (((!\Selector18~0_combout )) # (\Add2~57_sumout ))) # (\Selector20~0_combout  & ((!\memin[10]~107_combout  $ (!\Selector18~0_combout )))) ) ) ) # ( 
// \memin[31]~79_combout  & ( !\Add1~57_sumout  & ( (!\Selector20~0_combout  & (\Add2~57_sumout  & ((\Selector18~0_combout )))) # (\Selector20~0_combout  & ((!\memin[10]~107_combout  $ (!\Selector18~0_combout )))) ) ) )

	.dataa(!\Add2~57_sumout ),
	.datab(!\memin[10]~107_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\memin[31]~79_combout ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~108 .extended_lut = "off";
defparam \memin[10]~108 .lut_mask = 64'h0000053C0000F53C;
defparam \memin[10]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N27
cyclonev_lcell_comb \dmem~52 (
// Equation(s):
// \dmem~52_combout  = ( \dmem~51_combout  & ( ((!\dmem~42_combout  & dmem_rtl_0_bypass[50])) # (dmem_rtl_0_bypass[49]) ) ) # ( !\dmem~51_combout  & ( (dmem_rtl_0_bypass[49] & ((!dmem_rtl_0_bypass[50]) # (\dmem~42_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[49]),
	.datab(gnd),
	.datac(!\dmem~42_combout ),
	.datad(!dmem_rtl_0_bypass[50]),
	.datae(gnd),
	.dataf(!\dmem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~52 .extended_lut = "off";
defparam \dmem~52 .lut_mask = 64'h5505550555F555F5;
defparam \dmem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N54
cyclonev_lcell_comb \memin[10]~109 (
// Equation(s):
// \memin[10]~109_combout  = ( !\memin[31]~9_combout  & ( \dmem~52_combout  & ( (!\memin[10]~108_combout  & (\memin[10]~106_combout  & ((!\memin[3]~2_combout ) # (!\Mux21~2_combout )))) ) ) ) # ( \memin[31]~9_combout  & ( !\dmem~52_combout  & ( 
// (!\memin[10]~108_combout  & (\memin[10]~106_combout  & ((!\memin[3]~2_combout ) # (!\Mux21~2_combout )))) ) ) ) # ( !\memin[31]~9_combout  & ( !\dmem~52_combout  & ( (!\memin[10]~108_combout  & (\memin[10]~106_combout  & ((!\memin[3]~2_combout ) # 
// (!\Mux21~2_combout )))) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\memin[10]~108_combout ),
	.datac(!\Mux21~2_combout ),
	.datad(!\memin[10]~106_combout ),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\dmem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~109 .extended_lut = "off";
defparam \memin[10]~109 .lut_mask = 64'h00C800C800C80000;
defparam \memin[10]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N30
cyclonev_lcell_comb \dmem~54 (
// Equation(s):
// \dmem~54_combout  = ( dmem_rtl_0_bypass[52] & ( \dmem~53_combout  & ( (!\dmem~42_combout ) # (dmem_rtl_0_bypass[51]) ) ) ) # ( !dmem_rtl_0_bypass[52] & ( \dmem~53_combout  & ( dmem_rtl_0_bypass[51] ) ) ) # ( dmem_rtl_0_bypass[52] & ( !\dmem~53_combout  & 
// ( (\dmem~42_combout  & dmem_rtl_0_bypass[51]) ) ) ) # ( !dmem_rtl_0_bypass[52] & ( !\dmem~53_combout  & ( dmem_rtl_0_bypass[51] ) ) )

	.dataa(gnd),
	.datab(!\dmem~42_combout ),
	.datac(!dmem_rtl_0_bypass[51]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[52]),
	.dataf(!\dmem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~54 .extended_lut = "off";
defparam \dmem~54 .lut_mask = 64'h0F0F03030F0FCFCF;
defparam \dmem~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N18
cyclonev_lcell_comb \memin[11]~117 (
// Equation(s):
// \memin[11]~117_combout  = ( \dmem~54_combout  & ( (!\memin[11]~116_combout  & (!\memin[11]~113_combout  & (!\memin[31]~9_combout  & \memin[11]~111_combout ))) ) ) # ( !\dmem~54_combout  & ( (!\memin[11]~116_combout  & (!\memin[11]~113_combout  & 
// \memin[11]~111_combout )) ) )

	.dataa(!\memin[11]~116_combout ),
	.datab(!\memin[11]~113_combout ),
	.datac(!\memin[31]~9_combout ),
	.datad(!\memin[11]~111_combout ),
	.datae(gnd),
	.dataf(!\dmem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~117 .extended_lut = "off";
defparam \memin[11]~117 .lut_mask = 64'h0088008800800080;
defparam \memin[11]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N48
cyclonev_lcell_comb \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = ( \memin[11]~117_combout  & ( (\memin[10]~109_combout  & ((!\WideOr32~0_combout ) # ((\regs~561_combout  & \regs~556_combout )))) ) )

	.dataa(!\regs~561_combout ),
	.datab(!\regs~556_combout ),
	.datac(!\memin[10]~109_combout ),
	.datad(!\WideOr32~0_combout ),
	.datae(gnd),
	.dataf(!\memin[11]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~4 .extended_lut = "off";
defparam \Equal6~4 .lut_mask = 64'h000000000F010F01;
defparam \Equal6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N45
cyclonev_lcell_comb \Equal6~19 (
// Equation(s):
// \Equal6~19_combout  = ( \regs~536_combout  & ( (\regs~642_combout  & \WideOr32~0_combout ) ) ) # ( !\regs~536_combout  & ( \WideOr32~0_combout  ) )

	.dataa(!\regs~642_combout ),
	.datab(gnd),
	.datac(!\WideOr32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~19 .extended_lut = "off";
defparam \Equal6~19 .lut_mask = 64'h0F0F0F0F05050505;
defparam \Equal6~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N24
cyclonev_lcell_comb \Equal6~20 (
// Equation(s):
// \Equal6~20_combout  = ( !\Equal6~19_combout  & ( \memin[7]~93_combout  & ( (!\memin[31]~79_combout ) # ((!\Selector20~0_combout ) # ((!\Selector18~0_combout ) # (\memin[29]~80_combout ))) ) ) )

	.dataa(!\memin[31]~79_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\memin[29]~80_combout ),
	.datae(!\Equal6~19_combout ),
	.dataf(!\memin[7]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~20 .extended_lut = "off";
defparam \Equal6~20 .lut_mask = 64'h00000000FEFF0000;
defparam \Equal6~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y29_N18
cyclonev_lcell_comb \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = ( \memin[29]~88_combout  & ( \Equal6~20_combout  & ( (!\memin[31]~79_combout ) # (((!\Selector18~0_combout ) # (!\Add2~41_sumout )) # (\Selector20~0_combout )) ) ) )

	.dataa(!\memin[31]~79_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\Selector18~0_combout ),
	.datad(!\Add2~41_sumout ),
	.datae(!\memin[29]~88_combout ),
	.dataf(!\Equal6~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~3 .extended_lut = "off";
defparam \Equal6~3 .lut_mask = 64'h000000000000FFFB;
defparam \Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y27_N3
cyclonev_lcell_comb \memin[22]~53 (
// Equation(s):
// \memin[22]~53_combout  = ( \Add2~29_sumout  & ( (\memin[31]~13_combout  & !\Selector19~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[31]~13_combout ),
	.datad(!\Selector19~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~53 .extended_lut = "off";
defparam \memin[22]~53 .lut_mask = 64'h000000000F000F00;
defparam \memin[22]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N18
cyclonev_lcell_comb \Equal6~11 (
// Equation(s):
// \Equal6~11_combout  = ( \regs~566_combout  & ( \regs~621_combout  & ( (!\WideOr32~0_combout  & (\memin[22]~57_combout  & ((!\memin[3]~2_combout ) # (!\memin[22]~349_combout )))) ) ) ) # ( !\regs~566_combout  & ( \regs~621_combout  & ( 
// (!\WideOr32~0_combout  & (\memin[22]~57_combout  & ((!\memin[3]~2_combout ) # (!\memin[22]~349_combout )))) ) ) ) # ( \regs~566_combout  & ( !\regs~621_combout  & ( (!\WideOr32~0_combout  & (\memin[22]~57_combout  & ((!\memin[3]~2_combout ) # 
// (!\memin[22]~349_combout )))) ) ) ) # ( !\regs~566_combout  & ( !\regs~621_combout  & ( (\memin[22]~57_combout  & ((!\memin[3]~2_combout ) # (!\memin[22]~349_combout ))) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[22]~349_combout ),
	.datad(!\memin[22]~57_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\regs~621_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~11 .extended_lut = "off";
defparam \Equal6~11 .lut_mask = 64'h00FA00C800C800C8;
defparam \Equal6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N6
cyclonev_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = ( !\memin[9]~67_combout  & ( \Equal6~11_combout  & ( (\memin[9]~61_combout  & ((!\memin[19]~0_combout ) # ((!\memin[22]~54_combout  & !\memin[22]~53_combout )))) ) ) )

	.dataa(!\memin[22]~54_combout ),
	.datab(!\memin[19]~0_combout ),
	.datac(!\memin[22]~53_combout ),
	.datad(!\memin[9]~61_combout ),
	.datae(!\memin[9]~67_combout ),
	.dataf(!\Equal6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~1 .extended_lut = "off";
defparam \Equal6~1 .lut_mask = 64'h0000000000EC0000;
defparam \Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N12
cyclonev_lcell_comb \Equal6~13 (
// Equation(s):
// \Equal6~13_combout  = ( \memin[30]~99_combout  & ( \regs~571_combout  & ( (!\WideOr32~0_combout  & (!\memin[30]~95_combout  & !\memin[30]~97_combout )) ) ) ) # ( \memin[30]~99_combout  & ( !\regs~571_combout  & ( (!\memin[30]~95_combout  & 
// (!\memin[30]~97_combout  & ((!\WideOr32~0_combout ) # (!\regs~647_combout )))) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\regs~647_combout ),
	.datac(!\memin[30]~95_combout ),
	.datad(!\memin[30]~97_combout ),
	.datae(!\memin[30]~99_combout ),
	.dataf(!\regs~571_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~13 .extended_lut = "off";
defparam \Equal6~13 .lut_mask = 64'h0000E0000000A000;
defparam \Equal6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N18
cyclonev_lcell_comb \Mux28~5 (
// Equation(s):
// \Mux28~5_combout  = ( \ShiftRight0~3_Duplicate_66  & ( \ShiftRight0~11_combout  & ( (\ShiftRight0~6_combout  & (B[4] & (\ShiftRight0~0_combout  & !\Selector20~0_combout ))) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!B[4]),
	.datac(!\ShiftRight0~0_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\ShiftRight0~3_Duplicate_66 ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~5 .extended_lut = "off";
defparam \Mux28~5 .lut_mask = 64'h0000000000000100;
defparam \Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N30
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \ShiftRight0~3_combout  & ( \ShiftLeft0~2_combout  & ( (\ShiftRight0~0_combout  & (\ShiftLeft0~0_combout  & (\ShiftRight0~6_combout  & \Selector20~0_combout ))) ) ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(!\ShiftRight0~3_combout ),
	.dataf(!\ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h0000000000000001;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N0
cyclonev_lcell_comb \memin[3]~70 (
// Equation(s):
// \memin[3]~70_combout  = ( \Mux28~3_combout  & ( \Mux28~4_combout  & ( \memin[3]~2_combout  ) ) ) # ( !\Mux28~3_combout  & ( \Mux28~4_combout  & ( \memin[3]~2_combout  ) ) ) # ( \Mux28~3_combout  & ( !\Mux28~4_combout  & ( \memin[3]~2_combout  ) ) ) # ( 
// !\Mux28~3_combout  & ( !\Mux28~4_combout  & ( (\memin[3]~2_combout  & (((\ShiftRight0~16_combout  & \memin[15]~69_combout )) # (\Mux28~5_combout ))) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\Mux28~5_combout ),
	.datac(!\ShiftRight0~16_combout ),
	.datad(!\memin[15]~69_combout ),
	.datae(!\Mux28~3_combout ),
	.dataf(!\Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~70 .extended_lut = "off";
defparam \memin[3]~70 .lut_mask = 64'h1115555555555555;
defparam \memin[3]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N3
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( state[0] & ( (state[2] & (((!ALUfunc_buffer[3] & state[1])) # (state[4]))) ) ) # ( !state[0] & ( (state[2] & ((!ALUfunc_buffer[3]) # ((state[1]) # (state[4])))) ) )

	.dataa(!state[2]),
	.datab(!ALUfunc_buffer[3]),
	.datac(!state[4]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h4555455505450545;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N12
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( !state[2] & ( (!state[4] & ((!state[1]) # (state[0]))) # (state[4] & (!state[0] $ (!state[1]))) ) )

	.dataa(gnd),
	.datab(!state[4]),
	.datac(!state[0]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'hCF3CCF3C00000000;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N36
cyclonev_lcell_comb \Equal6~23 (
// Equation(s):
// \Equal6~23_combout  = ( \WideOr23~3_combout  & ( \memin[3]~353_combout  & ( (\Selector17~1_combout ) # (\Selector17~2_combout ) ) ) ) # ( \WideOr23~3_combout  & ( !\memin[3]~353_combout  & ( (\memin[3]~357_combout  & ((\Selector17~1_combout ) # 
// (\Selector17~2_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\memin[3]~357_combout ),
	.datac(!\Selector17~2_combout ),
	.datad(!\Selector17~1_combout ),
	.datae(!\WideOr23~3_combout ),
	.dataf(!\memin[3]~353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~23 .extended_lut = "off";
defparam \Equal6~23 .lut_mask = 64'h0000033300000FFF;
defparam \Equal6~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N24
cyclonev_lcell_comb \Equal6~12 (
// Equation(s):
// \Equal6~12_combout  = ( \memin[3]~71_combout  & ( \memin[1]~75_combout  & ( (\memin[3]~5_combout  & (\memin[31]~9_combout  & ((!\WideOr32~0_combout ) # (\regs~526_combout )))) ) ) ) # ( !\memin[3]~71_combout  & ( \memin[1]~75_combout  & ( 
// (\memin[3]~5_combout  & (\memin[31]~9_combout  & ((!\WideOr32~0_combout ) # (\regs~526_combout )))) ) ) ) # ( \memin[3]~71_combout  & ( !\memin[1]~75_combout  & ( (\memin[3]~5_combout  & (\memin[31]~9_combout  & ((!\WideOr32~0_combout ) # 
// (\regs~526_combout )))) ) ) ) # ( !\memin[3]~71_combout  & ( !\memin[1]~75_combout  & ( (\memin[3]~5_combout  & ((!\WideOr32~0_combout ) # (\regs~526_combout ))) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\memin[3]~5_combout ),
	.datac(!\memin[31]~9_combout ),
	.datad(!\regs~526_combout ),
	.datae(!\memin[3]~71_combout ),
	.dataf(!\memin[1]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~12 .extended_lut = "off";
defparam \Equal6~12 .lut_mask = 64'h2233020302030203;
defparam \Equal6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N30
cyclonev_lcell_comb \Equal6~24 (
// Equation(s):
// \Equal6~24_combout  = ( \memin[1]~78_combout  & ( \Equal6~12_combout  & ( (!\Equal6~23_combout  & (!\memin[1]~74_combout  & ((!\WideOr32~0_combout ) # (\regs~516_combout )))) ) ) )

	.dataa(!\WideOr32~0_combout ),
	.datab(!\Equal6~23_combout ),
	.datac(!\regs~516_combout ),
	.datad(!\memin[1]~74_combout ),
	.datae(!\memin[1]~78_combout ),
	.dataf(!\Equal6~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~24 .extended_lut = "off";
defparam \Equal6~24 .lut_mask = 64'h0000000000008C00;
defparam \Equal6~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N12
cyclonev_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = ( \memin[3]~8_combout  & ( \Equal6~24_combout  & ( (!\memin[31]~9_combout  & !\memin[3]~70_combout ) ) ) ) # ( !\memin[3]~8_combout  & ( \Equal6~24_combout  & ( (!\memin[3]~70_combout  & ((!\memin[1]~75_combout ) # 
// (!\memin[1]~73_combout ))) ) ) )

	.dataa(!\memin[31]~9_combout ),
	.datab(!\memin[3]~70_combout ),
	.datac(!\memin[1]~75_combout ),
	.datad(!\memin[1]~73_combout ),
	.datae(!\memin[3]~8_combout ),
	.dataf(!\Equal6~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~2 .extended_lut = "off";
defparam \Equal6~2 .lut_mask = 64'h00000000CCC08888;
defparam \Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N24
cyclonev_lcell_comb \Equal6~14_Duplicate (
// Equation(s):
// \Equal6~14_Duplicate_26  = ( \Equal6~2_combout  & ( (!\memin[8]~101_combout  & (\Equal6~13_combout  & \memin[8]~104_combout )) ) )

	.dataa(gnd),
	.datab(!\memin[8]~101_combout ),
	.datac(!\Equal6~13_combout ),
	.datad(!\memin[8]~104_combout ),
	.datae(gnd),
	.dataf(!\Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~14_Duplicate_26 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~14_Duplicate .extended_lut = "off";
defparam \Equal6~14_Duplicate .lut_mask = 64'h00000000000C000C;
defparam \Equal6~14_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N12
cyclonev_lcell_comb \Equal6~6 (
// Equation(s):
// \Equal6~6_combout  = ( \Equal6~1_combout  & ( \Equal6~14_Duplicate_26  & ( (\Equal6~5_combout  & (!\memin[30]~100_combout  & (\Equal6~4_combout  & \Equal6~3_combout ))) ) ) )

	.dataa(!\Equal6~5_combout ),
	.datab(!\memin[30]~100_combout ),
	.datac(!\Equal6~4_combout ),
	.datad(!\Equal6~3_combout ),
	.datae(!\Equal6~1_combout ),
	.dataf(!\Equal6~14_Duplicate_26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~6 .extended_lut = "off";
defparam \Equal6~6 .lut_mask = 64'h0000000000000004;
defparam \Equal6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N45
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( state[0] & ( (\Mux33~4_combout  & ((!state[2]) # ((!state[3]) # (state[1])))) ) ) # ( !state[0] & ( \Mux33~4_combout  ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[3]),
	.datad(!\Mux33~4_combout ),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'h00FF00FF00FB00FB;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N54
cyclonev_lcell_comb \memin[6]~24 (
// Equation(s):
// \memin[6]~24_combout  = ( \SW[6]~input_o  & ( \MemVal~0_combout  & ( (\memin[5]~23_combout  & (((\MemVal~1_combout ) # (\Equal3~0_combout )) # (dmem_rtl_0_bypass[41]))) ) ) ) # ( !\SW[6]~input_o  & ( \MemVal~0_combout  & ( (\memin[5]~23_combout  & 
// (!\Equal3~0_combout  & ((\MemVal~1_combout ) # (dmem_rtl_0_bypass[41])))) ) ) ) # ( \SW[6]~input_o  & ( !\MemVal~0_combout  & ( (\memin[5]~23_combout  & (((dmem_rtl_0_bypass[41] & !\MemVal~1_combout )) # (\Equal3~0_combout ))) ) ) ) # ( !\SW[6]~input_o  & 
// ( !\MemVal~0_combout  & ( (\memin[5]~23_combout  & (dmem_rtl_0_bypass[41] & (!\Equal3~0_combout  & !\MemVal~1_combout ))) ) ) )

	.dataa(!\memin[5]~23_combout ),
	.datab(!dmem_rtl_0_bypass[41]),
	.datac(!\Equal3~0_combout ),
	.datad(!\MemVal~1_combout ),
	.datae(!\SW[6]~input_o ),
	.dataf(!\MemVal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~24 .extended_lut = "off";
defparam \memin[6]~24 .lut_mask = 64'h1000150510501555;
defparam \memin[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N30
cyclonev_lcell_comb \Equal6~15 (
// Equation(s):
// \Equal6~15_combout  = ( \memin[6]~296_combout  & ( \regs~541_combout  & ( (!\memin[3]~2_combout  & (!\WideOr32~0_combout  & \memin[6]~22_combout )) ) ) ) # ( !\memin[6]~296_combout  & ( \regs~541_combout  & ( (!\WideOr32~0_combout  & \memin[6]~22_combout 
// ) ) ) ) # ( \memin[6]~296_combout  & ( !\regs~541_combout  & ( (!\memin[3]~2_combout  & (\memin[6]~22_combout  & ((!\WideOr32~0_combout ) # (!\regs~521_combout )))) ) ) ) # ( !\memin[6]~296_combout  & ( !\regs~541_combout  & ( (\memin[6]~22_combout  & 
// ((!\WideOr32~0_combout ) # (!\regs~521_combout ))) ) ) )

	.dataa(!\memin[3]~2_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[6]~22_combout ),
	.datad(!\regs~521_combout ),
	.datae(!\memin[6]~296_combout ),
	.dataf(!\regs~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~15 .extended_lut = "off";
defparam \Equal6~15 .lut_mask = 64'h0F0C0A080C0C0808;
defparam \Equal6~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N36
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( \memin[2]~33_combout  & ( \Equal6~15_combout  & ( (!\memin[6]~24_combout  & (\memin[2]~37_combout  & ((!\memin[19]~0_combout ) # (!\memin[6]~29_combout )))) ) ) )

	.dataa(!\memin[6]~24_combout ),
	.datab(!\memin[19]~0_combout ),
	.datac(!\memin[6]~29_combout ),
	.datad(!\memin[2]~37_combout ),
	.datae(!\memin[2]~33_combout ),
	.dataf(!\Equal6~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h00000000000000A8;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N36
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( \memin[0]~21_combout  & ( !\memin[16]~17_combout  & ( (!\Mux33~3_combout  & (!\memin[15]~52_combout  & (!\memin[14]~47_combout  & \Equal6~0_combout ))) ) ) )

	.dataa(!\Mux33~3_combout ),
	.datab(!\memin[15]~52_combout ),
	.datac(!\memin[14]~47_combout ),
	.datad(!\Equal6~0_combout ),
	.datae(!\memin[0]~21_combout ),
	.dataf(!\memin[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h0000008000000000;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N41
dffeas \B[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[17]),
	.prn(vcc));
// synopsys translate_off
defparam \B[17] .is_wysiwyg = "true";
defparam \B[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N24
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( !B[17] & ( !A[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'hF0F0F0F000000000;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N3
cyclonev_lcell_comb \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = ( ALUfunc_buffer[2] & ( \Mux14~4_combout  & ( (!state[1] & (!state[4] & ((state[2])))) # (state[1] & (state[0] & (!state[4] $ (!state[2])))) ) ) ) # ( !ALUfunc_buffer[2] & ( \Mux14~4_combout  & ( (state[0] & ((!state[4] & (!state[1] & 
// state[2])) # (state[4] & (state[1] & !state[2])))) ) ) ) # ( ALUfunc_buffer[2] & ( !\Mux14~4_combout  & ( (!state[1] & (((!state[2])) # (state[4]))) # (state[1] & ((!state[0]) # (!state[4] $ (state[2])))) ) ) ) # ( !ALUfunc_buffer[2] & ( !\Mux14~4_combout 
//  & ( (!state[0]) # ((!state[4] & ((!state[2]) # (state[1]))) # (state[4] & ((!state[1]) # (state[2])))) ) ) )

	.dataa(!state[4]),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(!state[2]),
	.datae(!ALUfunc_buffer[2]),
	.dataf(!\Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~5 .extended_lut = "off";
defparam \Mux14~5 .lut_mask = 64'hFEF7FE750108018A;
defparam \Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y26_N0
cyclonev_lcell_comb \Equal0~17 (
// Equation(s):
// \Equal0~17_combout  = ( !A[17] & ( \B[17]~DUPLICATE_q  ) ) # ( A[17] & ( !\B[17]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!A[17]),
	.dataf(!\B[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~17 .extended_lut = "off";
defparam \Equal0~17 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Equal0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N12
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \Equal0~17_combout  & ( state[2] & ( ((!state[0] & ((!ALUfunc_buffer[2]) # (state[1]))) # (state[0] & (!ALUfunc_buffer[2] & state[1]))) # (state[4]) ) ) ) # ( !\Equal0~17_combout  & ( state[2] & ( (!state[4] & ((!state[0] & 
// (ALUfunc_buffer[2] & !state[1])) # (state[0] & ((!state[1]) # (ALUfunc_buffer[2]))))) ) ) ) # ( \Equal0~17_combout  & ( !state[2] & ( (!state[4]) # ((!state[0]) # (!state[1])) ) ) ) # ( !\Equal0~17_combout  & ( !state[2] & ( (state[4] & (state[0] & 
// state[1])) ) ) )

	.dataa(!state[4]),
	.datab(!state[0]),
	.datac(!ALUfunc_buffer[2]),
	.datad(!state[1]),
	.datae(!\Equal0~17_combout ),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h0011FFEE2A02D5FD;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N18
cyclonev_lcell_comb \memin[17]~133 (
// Equation(s):
// \memin[17]~133_combout  = ( !\memin[17]~132_combout  & ( \Mux14~3_combout  & ( (!\WideOr23~3_combout ) # ((!\memin[8]~64_combout ) # ((!\Selector20~0_combout  & !\Mux14~5_combout ))) ) ) ) # ( !\memin[17]~132_combout  & ( !\Mux14~3_combout  & ( 
// (!\WideOr23~3_combout ) # (((!\Mux14~5_combout ) # (!\memin[8]~64_combout )) # (\Selector20~0_combout )) ) ) )

	.dataa(!\WideOr23~3_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\Mux14~5_combout ),
	.datad(!\memin[8]~64_combout ),
	.datae(!\memin[17]~132_combout ),
	.dataf(!\Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~133 .extended_lut = "off";
defparam \memin[17]~133 .lut_mask = 64'hFFFB0000FFEA0000;
defparam \memin[17]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N33
cyclonev_lcell_comb \Equal6~17 (
// Equation(s):
// \Equal6~17_combout  = ( \regs~606_combout  & ( (\memin[17]~133_combout  & ((!\WideOr32~0_combout ) # (\regs~616_combout ))) ) ) # ( !\regs~606_combout  & ( (!\WideOr32~0_combout  & \memin[17]~133_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr32~0_combout ),
	.datac(!\memin[17]~133_combout ),
	.datad(!\regs~616_combout ),
	.datae(gnd),
	.dataf(!\regs~606_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~17 .extended_lut = "off";
defparam \Equal6~17 .lut_mask = 64'h0C0C0C0C0C0F0C0F;
defparam \Equal6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N30
cyclonev_lcell_comb \Equal6~16 (
// Equation(s):
// \Equal6~16_combout  = ( \memin[31]~9_combout  & ( \Mux14~2_combout  & ( ((dmem_rtl_0_bypass[63] & ((!dmem_rtl_0_bypass[64]) # (\dmem~42_combout )))) # (\memin[3]~2_combout ) ) ) ) # ( !\memin[31]~9_combout  & ( \Mux14~2_combout  & ( \memin[3]~2_combout  ) 
// ) ) # ( \memin[31]~9_combout  & ( !\Mux14~2_combout  & ( (dmem_rtl_0_bypass[63] & ((!dmem_rtl_0_bypass[64]) # (\dmem~42_combout ))) ) ) )

	.dataa(!\dmem~42_combout ),
	.datab(!\memin[3]~2_combout ),
	.datac(!dmem_rtl_0_bypass[63]),
	.datad(!dmem_rtl_0_bypass[64]),
	.datae(!\memin[31]~9_combout ),
	.dataf(!\Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~16 .extended_lut = "off";
defparam \Equal6~16 .lut_mask = 64'h00000F0533333F37;
defparam \Equal6~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N36
cyclonev_lcell_comb \Equal6~18 (
// Equation(s):
// \Equal6~18_combout  = ( !\Equal6~16_combout  & ( (!\memin[31]~9_combout ) # ((!dmem_rtl_0_bypass[64]) # ((!\dmem~60_combout ) # (\dmem~42_combout ))) ) )

	.dataa(!\memin[31]~9_combout ),
	.datab(!dmem_rtl_0_bypass[64]),
	.datac(!\dmem~60_combout ),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!\Equal6~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~18 .extended_lut = "off";
defparam \Equal6~18 .lut_mask = 64'hFEFFFEFF00000000;
defparam \Equal6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N54
cyclonev_lcell_comb \Equal6~7 (
// Equation(s):
// \Equal6~7_combout  = ( \Equal6~18_combout  & ( \memin[23]~130_combout  & ( (\Equal6~17_combout  & (!\memin[23]~131_combout  & ((!\memin[31]~79_combout ) # (!\memin[17]~134_combout )))) ) ) )

	.dataa(!\Equal6~17_combout ),
	.datab(!\memin[31]~79_combout ),
	.datac(!\memin[23]~131_combout ),
	.datad(!\memin[17]~134_combout ),
	.datae(!\Equal6~18_combout ),
	.dataf(!\memin[23]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~7 .extended_lut = "off";
defparam \Equal6~7 .lut_mask = 64'h0000000000005040;
defparam \Equal6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N18
cyclonev_lcell_comb \Equal6~8 (
// Equation(s):
// \Equal6~8_combout  = ( \memin[24]~138_combout  & ( \memin[18]~143_Duplicate_359  & ( (!\memin[24]~135_combout  & ((!\WideOr32~0_combout ) # ((!\regs~652_combout  & !\regs~601_combout )))) ) ) )

	.dataa(!\regs~652_combout ),
	.datab(!\WideOr32~0_combout ),
	.datac(!\regs~601_combout ),
	.datad(!\memin[24]~135_combout ),
	.datae(!\memin[24]~138_combout ),
	.dataf(!\memin[18]~143_Duplicate_359 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~8 .extended_lut = "off";
defparam \Equal6~8 .lut_mask = 64'h000000000000EC00;
defparam \Equal6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N42
cyclonev_lcell_comb \Equal6~9 (
// Equation(s):
// \Equal6~9_combout  = ( \Equal6~7_combout  & ( \Equal6~8_combout  & ( (!\memin[27]~148_combout  & (!\memin[5]~164_combout  & (!\memin[4]~154_combout  & !\memin[28]~158_combout ))) ) ) )

	.dataa(!\memin[27]~148_combout ),
	.datab(!\memin[5]~164_combout ),
	.datac(!\memin[4]~154_combout ),
	.datad(!\memin[28]~158_combout ),
	.datae(!\Equal6~7_combout ),
	.dataf(!\Equal6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~9 .extended_lut = "off";
defparam \Equal6~9 .lut_mask = 64'h0000000000008000;
defparam \Equal6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N54
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \Mux33~2_combout  & ( \Equal6~9_combout  & ( (!\Mux33~1_combout  & ((!\Mux33~4_combout ) # ((\Equal6~10_combout  & \Equal6~6_combout )))) # (\Mux33~1_combout  & (((\Equal6~10_combout  & \Equal6~6_combout )))) ) ) ) # ( 
// !\Mux33~2_combout  & ( \Equal6~9_combout  & ( (!\Mux33~1_combout  & !\Mux33~4_combout ) ) ) ) # ( \Mux33~2_combout  & ( !\Equal6~9_combout  & ( (!\Mux33~1_combout  & !\Mux33~4_combout ) ) ) ) # ( !\Mux33~2_combout  & ( !\Equal6~9_combout  & ( 
// (!\Mux33~1_combout  & !\Mux33~4_combout ) ) ) )

	.dataa(!\Mux33~1_combout ),
	.datab(!\Mux33~4_combout ),
	.datac(!\Equal6~10_combout ),
	.datad(!\Equal6~6_combout ),
	.datae(!\Mux33~2_combout ),
	.dataf(!\Equal6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h888888888888888F;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N56
dffeas \state[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(state[5]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[4]),
	.prn(vcc));
// synopsys translate_off
defparam \state[4] .is_wysiwyg = "true";
defparam \state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N24
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( IR[28] & ( IR[29] & ( (IR[26] & (IR[31] & IR[30])) ) ) ) # ( IR[28] & ( !IR[29] & ( (IR[26] & (!IR[31] & (IR[30] & IR[27]))) ) ) ) # ( !IR[28] & ( !IR[29] & ( (!IR[31] & (IR[30] & ((IR[27]) # (IR[26])))) ) ) )

	.dataa(!IR[26]),
	.datab(!IR[31]),
	.datac(!IR[30]),
	.datad(!IR[27]),
	.datae(!IR[28]),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h040C000400000101;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N30
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( !state[4] & ( \Mux36~1_combout  & ( !state[3] $ (state[2]) ) ) ) # ( !state[4] & ( !\Mux36~1_combout  & ( (state[3] & state[2]) ) ) )

	.dataa(gnd),
	.datab(!state[3]),
	.datac(!state[2]),
	.datad(gnd),
	.datae(!state[4]),
	.dataf(!\Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h03030000C3C30000;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N18
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( state[1] & ( state[4] & ( (!state[3] & !state[2]) ) ) ) # ( state[1] & ( !state[4] & ( (!state[3]) # (state[2]) ) ) )

	.dataa(gnd),
	.datab(!state[3]),
	.datac(!state[2]),
	.datad(gnd),
	.datae(!state[1]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h0000CFCF0000C0C0;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N39
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \Mux36~0_combout  & ( state[1] & ( (!state[5] & ((!state[0]))) # (state[5] & ((!\Decoder2~3_combout ) # (state[0]))) ) ) ) # ( !\Mux36~0_combout  & ( state[1] & ( (state[5] & ((!\Decoder2~3_combout ) # (state[0]))) ) ) ) # ( 
// \Mux36~0_combout  & ( !state[1] & ( (!state[5] & ((!\Mux36~2_combout ) # ((!state[0])))) # (state[5] & (((!\Decoder2~3_combout ) # (state[0])))) ) ) ) # ( !\Mux36~0_combout  & ( !state[1] & ( (!state[5] & (!\Mux36~2_combout  & ((state[0])))) # (state[5] & 
// (((!\Decoder2~3_combout ) # (state[0])))) ) ) )

	.dataa(!\Mux36~2_combout ),
	.datab(!state[5]),
	.datac(!\Decoder2~3_combout ),
	.datad(!state[0]),
	.datae(!\Mux36~0_combout ),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h30BBFCBB3033FC33;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N59
dffeas \state[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux36~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N18
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( IR[25] & ( (!IR[29] & ((!IR[26]) # (!\WideOr0~0_combout ))) ) ) # ( !IR[25] & ( !IR[29] ) )

	.dataa(gnd),
	.datab(!IR[26]),
	.datac(!IR[29]),
	.datad(!\WideOr0~0_combout ),
	.datae(!IR[25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'hF0F0F0C0F0F0F0C0;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N51
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( IR[28] & ( IR[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N42
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \Mux34~0_combout  & ( (!\Selector8~0_combout  & (IR[30] & IR[27])) ) )

	.dataa(gnd),
	.datab(!\Selector8~0_combout ),
	.datac(!IR[30]),
	.datad(!IR[27]),
	.datae(gnd),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h00000000000C000C;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N18
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = (!state[1] & (!state[3] & (!state[2] $ (!state[4])))) # (state[1] & ((!state[2] & (state[3])) # (state[2] & ((state[4])))))

	.dataa(!state[3]),
	.datab(!state[2]),
	.datac(!state[4]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h2847284728472847;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N48
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( state[0] & ( \Mux37~0_combout  & ( (!state[1] & ((!\Decoder2~3_combout  & ((state[5]))) # (\Decoder2~3_combout  & (!\Selector8~1_combout  & !state[5])))) # (state[1] & (((state[5])))) ) ) ) # ( !state[0] & ( \Mux37~0_combout  & ( 
// (state[5] & ((!state[1]) # (!\Decoder2~3_combout ))) ) ) ) # ( state[0] & ( !\Mux37~0_combout  & ( (!state[1] & ((!\Decoder2~3_combout  & ((state[5]))) # (\Decoder2~3_combout  & (!\Selector8~1_combout  & !state[5])))) # (state[1] & (((state[5])))) ) ) ) # 
// ( !state[0] & ( !\Mux37~0_combout  & ( (!state[1]) # ((!\Decoder2~3_combout ) # (!state[5])) ) ) )

	.dataa(!state[1]),
	.datab(!\Selector8~1_combout ),
	.datac(!\Decoder2~3_combout ),
	.datad(!state[5]),
	.datae(!state[0]),
	.dataf(!\Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'hFFFA08F500FA08F5;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N50
dffeas \state[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux37~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N6
cyclonev_lcell_comb \WideOr14~1 (
// Equation(s):
// \WideOr14~1_combout  = ( IR[27] & ( (IR[31] & (!IR[28] $ (!IR[26]))) ) )

	.dataa(!IR[28]),
	.datab(!IR[31]),
	.datac(!IR[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~1 .extended_lut = "off";
defparam \WideOr14~1 .lut_mask = 64'h0000000012121212;
defparam \WideOr14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N9
cyclonev_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = ( !IR[31] & ( (!IR[28] & ((IR[26]) # (IR[27]))) # (IR[28] & (IR[27] & IR[26])) ) )

	.dataa(!IR[28]),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~0 .extended_lut = "off";
defparam \WideOr14~0 .lut_mask = 64'h0AAF0AAF00000000;
defparam \WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N48
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \Mux34~0_combout  & ( (!IR[27] & IR[26]) ) )

	.dataa(gnd),
	.datab(!IR[27]),
	.datac(gnd),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h0000000000CC00CC;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N0
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( !state[3] & ( \Mux32~0_combout  & ( (!IR[29] & (((!IR[30]) # (\WideOr14~0_combout )))) # (IR[29] & (\WideOr14~1_combout  & (IR[30]))) ) ) ) # ( !state[3] & ( !\Mux32~0_combout  & ( (IR[30] & ((!IR[29] & ((\WideOr14~0_combout ))) # 
// (IR[29] & (\WideOr14~1_combout )))) ) ) )

	.dataa(!IR[29]),
	.datab(!\WideOr14~1_combout ),
	.datac(!IR[30]),
	.datad(!\WideOr14~0_combout ),
	.datae(!state[3]),
	.dataf(!\Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h010B0000A1AB0000;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N12
cyclonev_lcell_comb \Mux35~5 (
// Equation(s):
// \Mux35~5_combout  = ( state[4] & ( state[1] & ( (state[0] & !state[2]) ) ) ) # ( !state[4] & ( state[1] & ( (!state[0] & ((state[2]) # (state[3]))) # (state[0] & ((!state[2]))) ) ) ) # ( state[4] & ( !state[1] & ( ((!state[0] & !state[3])) # (state[2]) ) 
// ) ) # ( !state[4] & ( !state[1] & ( (!state[2] & (state[0] & ((\Mux35~0_combout )))) # (state[2] & (!state[0] $ ((!state[3])))) ) ) )

	.dataa(!state[0]),
	.datab(!state[3]),
	.datac(!state[2]),
	.datad(!\Mux35~0_combout ),
	.datae(!state[4]),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~5 .extended_lut = "off";
defparam \Mux35~5 .lut_mask = 64'h06568F8F7A7A5050;
defparam \Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N0
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( state[2] & ( \Mux35~0_combout  & ( (!state[4]) # (!state[1]) ) ) ) # ( !state[2] & ( \Mux35~0_combout  & ( (state[0] & ((!state[4]) # ((state[3] & state[1])))) ) ) ) # ( state[2] & ( !\Mux35~0_combout  & ( (!state[4]) # (!state[1]) ) 
// ) ) # ( !state[2] & ( !\Mux35~0_combout  & ( (state[0] & (state[1] & ((!state[4]) # (state[3])))) ) ) )

	.dataa(!state[4]),
	.datab(!state[3]),
	.datac(!state[0]),
	.datad(!state[1]),
	.datae(!state[2]),
	.dataf(!\Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h000BFFAA0A0BFFAA;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N30
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \Mux35~5_combout  & ( \Equal6~0_combout  & ( (\memin[0]~21_combout ) # (\Mux35~2_combout ) ) ) ) # ( !\Mux35~5_combout  & ( \Equal6~0_combout  & ( (\Mux35~2_combout  & (!state[1] & (state[0] & \memin[0]~21_combout ))) ) ) ) # ( 
// \Mux35~5_combout  & ( !\Equal6~0_combout  & ( \Mux35~2_combout  ) ) )

	.dataa(!\Mux35~2_combout ),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(!\memin[0]~21_combout ),
	.datae(!\Mux35~5_combout ),
	.dataf(!\Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h00005555000455FF;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N0
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \memin[14]~47_combout  & ( \memin[16]~17_combout  & ( (\Mux35~2_combout  & \Mux35~5_combout ) ) ) ) # ( !\memin[14]~47_combout  & ( \memin[16]~17_combout  & ( (\Mux35~2_combout  & \Mux35~5_combout ) ) ) ) # ( \memin[14]~47_combout  & 
// ( !\memin[16]~17_combout  & ( (\Mux35~2_combout  & \Mux35~5_combout ) ) ) ) # ( !\memin[14]~47_combout  & ( !\memin[16]~17_combout  & ( (!\Mux35~2_combout  & (\Mux35~4_combout  & ((!\memin[15]~52_combout )))) # (\Mux35~2_combout  & (((\Mux35~4_combout  & 
// !\memin[15]~52_combout )) # (\Mux35~5_combout ))) ) ) )

	.dataa(!\Mux35~2_combout ),
	.datab(!\Mux35~4_combout ),
	.datac(!\Mux35~5_combout ),
	.datad(!\memin[15]~52_combout ),
	.datae(!\memin[14]~47_combout ),
	.dataf(!\memin[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h3705050505050505;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y27_N6
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \Equal6~10_combout  & ( \Equal6~9_combout  & ( (!\Equal6~6_combout  & (\Mux35~5_combout  & (\Mux35~2_combout ))) # (\Equal6~6_combout  & (((\Mux35~3_combout )))) ) ) ) # ( !\Equal6~10_combout  & ( \Equal6~9_combout  & ( 
// (\Mux35~5_combout  & \Mux35~2_combout ) ) ) ) # ( \Equal6~10_combout  & ( !\Equal6~9_combout  & ( (\Mux35~5_combout  & \Mux35~2_combout ) ) ) ) # ( !\Equal6~10_combout  & ( !\Equal6~9_combout  & ( (\Mux35~5_combout  & \Mux35~2_combout ) ) ) )

	.dataa(!\Mux35~5_combout ),
	.datab(!\Mux35~2_combout ),
	.datac(!\Mux35~3_combout ),
	.datad(!\Equal6~6_combout ),
	.datae(!\Equal6~10_combout ),
	.dataf(!\Equal6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h111111111111110F;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N8
dffeas \state[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(state[5]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N36
cyclonev_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = ( IR[26] & ( IR[29] & ( !IR[27] $ (IR[30]) ) ) ) # ( !IR[26] & ( IR[29] & ( IR[30] ) ) ) # ( IR[26] & ( !IR[29] & ( (!IR[27] & !IR[30]) ) ) )

	.dataa(gnd),
	.datab(!IR[27]),
	.datac(!IR[30]),
	.datad(gnd),
	.datae(!IR[26]),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr13~0 .extended_lut = "off";
defparam \WideOr13~0 .lut_mask = 64'h0000C0C00F0FC3C3;
defparam \WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y28_N18
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( !state[4] & ( \Mux34~0_combout  & ( (\WideOr13~0_combout  & (state[0] & !state[2])) ) ) )

	.dataa(!\WideOr13~0_combout ),
	.datab(!state[0]),
	.datac(!state[2]),
	.datad(gnd),
	.datae(!state[4]),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h0000000010100000;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N30
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( state[4] & ( state[0] & ( (!state[1] & (((state[3]) # (\Mux34~1_combout )))) # (state[1] & (!state[2] $ (((!state[3]))))) ) ) ) # ( !state[4] & ( state[0] & ( (!state[3] & (((!state[1] & \Mux34~1_combout )))) # (state[3] & 
// (!state[2])) ) ) ) # ( state[4] & ( !state[0] & ( (!state[1] & ((state[3]) # (\Mux34~1_combout ))) ) ) ) # ( !state[4] & ( !state[0] & ( (!state[1] & (((state[3]) # (\Mux34~1_combout )))) # (state[1] & (state[2] & ((state[3])))) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!\Mux34~1_combout ),
	.datad(!state[3]),
	.datae(!state[4]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h0CDD0CCC0CAA1DEE;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N53
dffeas \state[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux34~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(state[5]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N21
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( state[4] & ( ((state[3] & (state[2] & state[1]))) # (state[5]) ) ) # ( !state[4] & ( state[5] ) )

	.dataa(!state[3]),
	.datab(!state[2]),
	.datac(!state[5]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N42
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( IR[29] & ( \WideOr0~0_combout  & ( (!IR[31]) # ((!IR[28] & !IR[27])) ) ) ) # ( !IR[29] & ( \WideOr0~0_combout  & ( (!IR[28] & (((IR[31])))) # (IR[28] & ((!IR[27]) # ((IR[31] & !IR[25])))) ) ) ) # ( IR[29] & ( !\WideOr0~0_combout  
// & ( (!IR[31]) # ((!IR[28] & !IR[27])) ) ) ) # ( !IR[29] & ( !\WideOr0~0_combout  & ( ((IR[28] & !IR[27])) # (IR[31]) ) ) )

	.dataa(!IR[28]),
	.datab(!IR[27]),
	.datac(!IR[31]),
	.datad(!IR[25]),
	.datae(!IR[29]),
	.dataf(!\WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h4F4FF8F84F4EF8F8;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N15
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \Mux32~1_combout  & ( ((state[5] & ((!state[1]) # (!\Decoder2~3_combout )))) # (state[0]) ) ) # ( !\Mux32~1_combout  & ( (!\Decoder2~3_combout  & (((state[5])))) # (\Decoder2~3_combout  & (!state[1] & ((state[5]) # (state[0])))) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(!\Decoder2~3_combout ),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!\Mux32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h04FC04FC55FD55FD;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N0
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( IR[29] & ( (IR[28] & IR[31]) ) ) # ( !IR[29] & ( (IR[27] & (!IR[28] & !IR[31])) ) )

	.dataa(gnd),
	.datab(!IR[27]),
	.datac(!IR[28]),
	.datad(!IR[31]),
	.datae(gnd),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h30003000000F000F;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N24
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( !IR[30] & ( (\Mux32~2_combout  & (((!\Mux32~0_combout ) # ((!IR[26] & !\Selector5~1_combout ))) # (\Mux32~1_combout ))) ) ) # ( IR[30] & ( (\Mux32~2_combout  & (((!IR[26] & ((!\Selector5~1_combout ))) # (IR[26] & 
// (\Selector5~0_combout ))) # (\Mux32~1_combout ))) ) )

	.dataa(!\Mux32~1_combout ),
	.datab(!IR[26]),
	.datac(!\Selector5~0_combout ),
	.datad(!\Mux32~2_combout ),
	.datae(!IR[30]),
	.dataf(!\Selector5~1_combout ),
	.datag(!\Mux32~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "on";
defparam \Mux32~3 .lut_mask = 64'h00FD00DF00F50057;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y27_N26
dffeas \state[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux32~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[5]),
	.prn(vcc));
// synopsys translate_off
defparam \state[5] .is_wysiwyg = "true";
defparam \state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N36
cyclonev_lcell_comb \LdPC~0 (
// Equation(s):
// \LdPC~0_combout  = ( !state[0] & ( state[1] & ( (!state[5] & (state[4] & (!state[3] $ (!state[2])))) ) ) )

	.dataa(!state[5]),
	.datab(!state[4]),
	.datac(!state[3]),
	.datad(!state[2]),
	.datae(!state[0]),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdPC~0 .extended_lut = "off";
defparam \LdPC~0 .lut_mask = 64'h0000000002200000;
defparam \LdPC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N9
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~10  ))
// \Add0~30  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N21
cyclonev_lcell_comb \memin[5]~245 (
// Equation(s):
// \memin[5]~245_combout  = ( \MemVal~8_combout  & ( (dmem_rtl_0_bypass[39]) # (\MemVal~9_combout ) ) ) # ( !\MemVal~8_combout  & ( (!\MemVal~9_combout  & dmem_rtl_0_bypass[39]) ) )

	.dataa(!\MemVal~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[39]),
	.datae(gnd),
	.dataf(!\MemVal~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~245 .extended_lut = "off";
defparam \memin[5]~245 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \memin[5]~245 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N6
cyclonev_lcell_comb \memin[5]~246 (
// Equation(s):
// \memin[5]~246_combout  = ( \memin[5]~23_combout  & ( \Equal3~0_combout  & ( (!\memin[5]~160_combout  & (!\SW[5]~input_o  & !\memin[5]~161_combout )) ) ) ) # ( !\memin[5]~23_combout  & ( \Equal3~0_combout  & ( (!\memin[5]~160_combout  & 
// !\memin[5]~161_combout ) ) ) ) # ( \memin[5]~23_combout  & ( !\Equal3~0_combout  & ( (!\memin[5]~160_combout  & (!\memin[5]~245_combout  & !\memin[5]~161_combout )) ) ) ) # ( !\memin[5]~23_combout  & ( !\Equal3~0_combout  & ( (!\memin[5]~160_combout  & 
// !\memin[5]~161_combout ) ) ) )

	.dataa(!\memin[5]~160_combout ),
	.datab(!\SW[5]~input_o ),
	.datac(!\memin[5]~245_combout ),
	.datad(!\memin[5]~161_combout ),
	.datae(!\memin[5]~23_combout ),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~246 .extended_lut = "off";
defparam \memin[5]~246 .lut_mask = 64'hAA00A000AA008800;
defparam \memin[5]~246 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N0
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \WideOr32~0_combout  & ( \memin[5]~246_combout  & ( (!\LdPC~0_combout  & (\Add0~29_sumout )) # (\LdPC~0_combout  & (((!\regs~546_combout ) # (!\memin[5]~163_combout )))) ) ) ) # ( !\WideOr32~0_combout  & ( \memin[5]~246_combout  & ( 
// (!\LdPC~0_combout  & (\Add0~29_sumout )) # (\LdPC~0_combout  & ((!\memin[5]~163_combout ))) ) ) ) # ( \WideOr32~0_combout  & ( !\memin[5]~246_combout  & ( (\Add0~29_sumout ) # (\LdPC~0_combout ) ) ) ) # ( !\WideOr32~0_combout  & ( !\memin[5]~246_combout  
// & ( (\Add0~29_sumout ) # (\LdPC~0_combout ) ) ) )

	.dataa(!\LdPC~0_combout ),
	.datab(!\Add0~29_sumout ),
	.datac(!\regs~546_combout ),
	.datad(!\memin[5]~163_combout ),
	.datae(!\WideOr32~0_combout ),
	.dataf(!\memin[5]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h7777777777227772;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N0
cyclonev_lcell_comb \memin[6]~244 (
// Equation(s):
// \memin[6]~244_combout  = ( \memin[3]~2_combout  & ( ((\memin[19]~0_combout  & \memin[6]~29_combout )) # (\memin[6]~296_combout ) ) ) # ( !\memin[3]~2_combout  & ( (\memin[19]~0_combout  & \memin[6]~29_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[19]~0_combout ),
	.datac(!\memin[6]~29_combout ),
	.datad(!\memin[6]~296_combout ),
	.datae(gnd),
	.dataf(!\memin[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~244 .extended_lut = "off";
defparam \memin[6]~244 .lut_mask = 64'h0303030303FF03FF;
defparam \memin[6]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y24_N18
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \memin[6]~244_combout  & ( \regs~541_combout  & ( (\LdPC~0_combout ) # (\Add0~17_sumout ) ) ) ) # ( !\memin[6]~244_combout  & ( \regs~541_combout  & ( (!\LdPC~0_combout  & (\Add0~17_sumout )) # (\LdPC~0_combout  & 
// (((!\memin[6]~207_combout ) # (\WideOr32~0_combout )))) ) ) ) # ( \memin[6]~244_combout  & ( !\regs~541_combout  & ( (\LdPC~0_combout ) # (\Add0~17_sumout ) ) ) ) # ( !\memin[6]~244_combout  & ( !\regs~541_combout  & ( (!\LdPC~0_combout  & 
// (\Add0~17_sumout )) # (\LdPC~0_combout  & ((!\memin[6]~207_combout ))) ) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\memin[6]~207_combout ),
	.datac(!\WideOr32~0_combout ),
	.datad(!\LdPC~0_combout ),
	.datae(!\memin[6]~244_combout ),
	.dataf(!\regs~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h55CC55FF55CF55FF;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N24
cyclonev_lcell_comb \imem~143 (
// Equation(s):
// \imem~143_combout  = ( PC[3] & ( \PC[8]~DUPLICATE_q  & ( (!PC[6] & (!\PC~1_combout  & (!\PC[4]~DUPLICATE_q  & PC[9]))) ) ) ) # ( !PC[3] & ( \PC[8]~DUPLICATE_q  & ( (!PC[6] & (PC[9] & (!\PC~1_combout  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[3] & ( 
// !\PC[8]~DUPLICATE_q  & ( (!PC[9] & ((!PC[6] & (!\PC~1_combout  $ (\PC[4]~DUPLICATE_q ))) # (PC[6] & ((\PC[4]~DUPLICATE_q ) # (\PC~1_combout ))))) ) ) ) # ( !PC[3] & ( !\PC[8]~DUPLICATE_q  & ( (!PC[9] & ((!PC[6] & ((!\PC[4]~DUPLICATE_q ))) # (PC[6] & 
// (\PC~1_combout  & \PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC~1_combout ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!PC[3]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~143 .extended_lut = "off";
defparam \imem~143 .lut_mask = 64'hA100970000280080;
defparam \imem~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N36
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( PC[3] & ( \PC[8]~DUPLICATE_q  & ( (PC[9] & ((!PC[6] & (\PC[4]~DUPLICATE_q  & \PC~1_combout )) # (PC[6] & (!\PC[4]~DUPLICATE_q  $ (!\PC~1_combout ))))) ) ) ) # ( !PC[3] & ( \PC[8]~DUPLICATE_q  & ( (PC[9] & ((!PC[6] & 
// (\PC[4]~DUPLICATE_q  & !\PC~1_combout )) # (PC[6] & (!\PC[4]~DUPLICATE_q  & \PC~1_combout )))) ) ) ) # ( PC[3] & ( !\PC[8]~DUPLICATE_q  & ( (!PC[9] & ((!PC[6] & (!\PC[4]~DUPLICATE_q )) # (PC[6] & (\PC[4]~DUPLICATE_q  & \PC~1_combout )))) ) ) ) # ( !PC[3] 
// & ( !\PC[8]~DUPLICATE_q  & ( (!PC[9] & (!\PC~1_combout  & (!PC[6] $ (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC~1_combout ),
	.datae(!PC[3]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h4800808402100112;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N18
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( PC[3] & ( \PC[8]~DUPLICATE_q  ) ) # ( !PC[3] & ( \PC[8]~DUPLICATE_q  ) ) # ( PC[3] & ( !\PC[8]~DUPLICATE_q  & ( ((PC[9]) # (PC[6])) # (\PC[4]~DUPLICATE_q ) ) ) ) # ( !PC[3] & ( !\PC[8]~DUPLICATE_q  & ( (((!\PC[4]~DUPLICATE_q  & 
// \PC~1_combout )) # (PC[9])) # (PC[6]) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC~1_combout ),
	.datac(!PC[6]),
	.datad(!PC[9]),
	.datae(!PC[3]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h2FFF5FFFFFFFFFFF;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N48
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( \PC~1_combout  & ( \PC[8]~DUPLICATE_q  & ( (PC[9] & (!PC[3] $ (((!\PC[4]~DUPLICATE_q  & !PC[6]))))) ) ) ) # ( !\PC~1_combout  & ( \PC[8]~DUPLICATE_q  & ( (PC[9] & ((!\PC[4]~DUPLICATE_q  & ((PC[3]) # (PC[6]))) # (\PC[4]~DUPLICATE_q  & 
// (!PC[6])))) ) ) ) # ( \PC~1_combout  & ( !\PC[8]~DUPLICATE_q  & ( (!PC[9] & ((!PC[6] & ((!\PC[4]~DUPLICATE_q ) # (!PC[3]))) # (PC[6] & ((PC[3]))))) ) ) ) # ( !\PC~1_combout  & ( !\PC[8]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (PC[6] & PC[3])) 
// # (\PC[4]~DUPLICATE_q  & (!PC[6] & !PC[3])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!\PC~1_combout ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h4200CB00006E0078;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N48
cyclonev_lcell_comb \imem~139 (
// Equation(s):
// \imem~139_combout  = ( !PC[5] & ( (\imem~3_combout  & ((!PC[7] & (((\imem~0_combout )))) # (PC[7] & (\imem~143_combout )))) ) ) # ( PC[5] & ( ((\imem~3_combout  & ((!PC[7] & (\imem~1_combout )) # (PC[7] & ((!\imem~2_combout )))))) ) )

	.dataa(!\imem~143_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~1_combout ),
	.datad(!PC[7]),
	.datae(!PC[5]),
	.dataf(!\imem~2_combout ),
	.datag(!\imem~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~139 .extended_lut = "on";
defparam \imem~139 .lut_mask = 64'h0311033303110300;
defparam \imem~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y27_N12
cyclonev_lcell_comb \IR[2]~0 (
// Equation(s):
// \IR[2]~0_combout  = ( !\imem~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[2]~0 .extended_lut = "off";
defparam \IR[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \IR[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N14
dffeas \IR[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[2]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[2] .is_wysiwyg = "true";
defparam \IR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N48
cyclonev_lcell_comb \Selector13~5_Duplicate_8 (
// Equation(s):
// \Selector13~5_Duplicate_9  = ( \Selector13~4_combout  & ( (!IR[2]) # (!state[5]) ) ) # ( !\Selector13~4_combout  & ( (!IR[2] & state[5]) ) )

	.dataa(gnd),
	.datab(!IR[2]),
	.datac(gnd),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_Duplicate_9 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5_Duplicate_8 .extended_lut = "off";
defparam \Selector13~5_Duplicate_8 .lut_mask = 64'h00CC00CCFFCCFFCC;
defparam \Selector13~5_Duplicate_8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N54
cyclonev_lcell_comb \regs~96feeder (
// Equation(s):
// \regs~96feeder_combout  = ( \memin[0]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~96feeder .extended_lut = "off";
defparam \regs~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y24_N55
dffeas \regs~96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~96 .is_wysiwyg = "true";
defparam \regs~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N40
dffeas \regs~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~0 .is_wysiwyg = "true";
defparam \regs~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N49
dffeas \regs~64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~64 .is_wysiwyg = "true";
defparam \regs~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N8
dffeas \regs~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~32 .is_wysiwyg = "true";
defparam \regs~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N6
cyclonev_lcell_comb \regs~527 (
// Equation(s):
// \regs~527_combout  = ( \regs~32_q  & ( \Selector15~5_combout  & ( (!\Selector14~5_combout ) # (\regs~96_q ) ) ) ) # ( !\regs~32_q  & ( \Selector15~5_combout  & ( (\regs~96_q  & \Selector14~5_combout ) ) ) ) # ( \regs~32_q  & ( !\Selector15~5_combout  & ( 
// (!\Selector14~5_combout  & (\regs~0_q )) # (\Selector14~5_combout  & ((\regs~64_q ))) ) ) ) # ( !\regs~32_q  & ( !\Selector15~5_combout  & ( (!\Selector14~5_combout  & (\regs~0_q )) # (\Selector14~5_combout  & ((\regs~64_q ))) ) ) )

	.dataa(!\regs~96_q ),
	.datab(!\regs~0_q ),
	.datac(!\Selector14~5_combout ),
	.datad(!\regs~64_q ),
	.datae(!\regs~32_q ),
	.dataf(!\Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~527 .extended_lut = "off";
defparam \regs~527 .lut_mask = 64'h303F303F0505F5F5;
defparam \regs~527 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N37
dffeas \regs~160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~160 .is_wysiwyg = "true";
defparam \regs~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \regs~224feeder (
// Equation(s):
// \regs~224feeder_combout  = ( \memin[0]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~224feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~224feeder .extended_lut = "off";
defparam \regs~224feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~224feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N44
dffeas \regs~224 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~224 .is_wysiwyg = "true";
defparam \regs~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N59
dffeas \regs~192 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~192 .is_wysiwyg = "true";
defparam \regs~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y23_N12
cyclonev_lcell_comb \regs~128feeder (
// Equation(s):
// \regs~128feeder_combout  = ( \memin[0]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~128feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~128feeder .extended_lut = "off";
defparam \regs~128feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~128feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \regs~128 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~128 .is_wysiwyg = "true";
defparam \regs~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N57
cyclonev_lcell_comb \regs~528 (
// Equation(s):
// \regs~528_combout  = ( \regs~192_q  & ( \regs~128_q  & ( (!\Selector15~5_combout ) # ((!\Selector14~5_combout  & (\regs~160_q )) # (\Selector14~5_combout  & ((\regs~224_q )))) ) ) ) # ( !\regs~192_q  & ( \regs~128_q  & ( (!\Selector15~5_combout  & 
// (((!\Selector14~5_combout )))) # (\Selector15~5_combout  & ((!\Selector14~5_combout  & (\regs~160_q )) # (\Selector14~5_combout  & ((\regs~224_q ))))) ) ) ) # ( \regs~192_q  & ( !\regs~128_q  & ( (!\Selector15~5_combout  & (((\Selector14~5_combout )))) # 
// (\Selector15~5_combout  & ((!\Selector14~5_combout  & (\regs~160_q )) # (\Selector14~5_combout  & ((\regs~224_q ))))) ) ) ) # ( !\regs~192_q  & ( !\regs~128_q  & ( (\Selector15~5_combout  & ((!\Selector14~5_combout  & (\regs~160_q )) # 
// (\Selector14~5_combout  & ((\regs~224_q ))))) ) ) )

	.dataa(!\regs~160_q ),
	.datab(!\regs~224_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\Selector14~5_combout ),
	.datae(!\regs~192_q ),
	.dataf(!\regs~128_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~528 .extended_lut = "off";
defparam \regs~528 .lut_mask = 64'h050305F3F503F5F3;
defparam \regs~528 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N56
dffeas \regs~288 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~288 .is_wysiwyg = "true";
defparam \regs~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N22
dffeas \regs~256 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~256 .is_wysiwyg = "true";
defparam \regs~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N32
dffeas \regs~320 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~320 .is_wysiwyg = "true";
defparam \regs~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N14
dffeas \regs~352 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~352 .is_wysiwyg = "true";
defparam \regs~352 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N12
cyclonev_lcell_comb \regs~529 (
// Equation(s):
// \regs~529_combout  = ( \regs~352_q  & ( \Selector14~5_combout  & ( (\regs~320_q ) # (\Selector15~5_combout ) ) ) ) # ( !\regs~352_q  & ( \Selector14~5_combout  & ( (!\Selector15~5_combout  & \regs~320_q ) ) ) ) # ( \regs~352_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & ((\regs~256_q ))) # (\Selector15~5_combout  & (\regs~288_q )) ) ) ) # ( !\regs~352_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & ((\regs~256_q ))) # (\Selector15~5_combout  & (\regs~288_q )) ) ) )

	.dataa(!\regs~288_q ),
	.datab(!\regs~256_q ),
	.datac(!\Selector15~5_combout ),
	.datad(!\regs~320_q ),
	.datae(!\regs~352_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~529 .extended_lut = "off";
defparam \regs~529 .lut_mask = 64'h3535353500F00FFF;
defparam \regs~529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \regs~384 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~384 .is_wysiwyg = "true";
defparam \regs~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \regs~416 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~416 .is_wysiwyg = "true";
defparam \regs~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y27_N43
dffeas \regs~448 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~448 .is_wysiwyg = "true";
defparam \regs~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N20
dffeas \regs~480 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~480 .is_wysiwyg = "true";
defparam \regs~480 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \regs~530 (
// Equation(s):
// \regs~530_combout  = ( \regs~480_q  & ( \Selector14~5_combout  & ( (\Selector15~5_combout ) # (\regs~448_q ) ) ) ) # ( !\regs~480_q  & ( \Selector14~5_combout  & ( (\regs~448_q  & !\Selector15~5_combout ) ) ) ) # ( \regs~480_q  & ( !\Selector14~5_combout  
// & ( (!\Selector15~5_combout  & (\regs~384_q )) # (\Selector15~5_combout  & ((\regs~416_q ))) ) ) ) # ( !\regs~480_q  & ( !\Selector14~5_combout  & ( (!\Selector15~5_combout  & (\regs~384_q )) # (\Selector15~5_combout  & ((\regs~416_q ))) ) ) )

	.dataa(!\regs~384_q ),
	.datab(!\regs~416_q ),
	.datac(!\regs~448_q ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~480_q ),
	.dataf(!\Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~530 .extended_lut = "off";
defparam \regs~530 .lut_mask = 64'h553355330F000FFF;
defparam \regs~530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \regs~531 (
// Equation(s):
// \regs~531_combout  = ( \regs~529_combout  & ( \regs~530_combout  & ( ((!\Selector13~5_Duplicate_9  & (\regs~527_combout )) # (\Selector13~5_Duplicate_9  & ((\regs~528_combout )))) # (\Selector12~5_combout ) ) ) ) # ( !\regs~529_combout  & ( 
// \regs~530_combout  & ( (!\Selector13~5_Duplicate_9  & (!\Selector12~5_combout  & (\regs~527_combout ))) # (\Selector13~5_Duplicate_9  & (((\regs~528_combout )) # (\Selector12~5_combout ))) ) ) ) # ( \regs~529_combout  & ( !\regs~530_combout  & ( 
// (!\Selector13~5_Duplicate_9  & (((\regs~527_combout )) # (\Selector12~5_combout ))) # (\Selector13~5_Duplicate_9  & (!\Selector12~5_combout  & ((\regs~528_combout )))) ) ) ) # ( !\regs~529_combout  & ( !\regs~530_combout  & ( (!\Selector12~5_combout  & 
// ((!\Selector13~5_Duplicate_9  & (\regs~527_combout )) # (\Selector13~5_Duplicate_9  & ((\regs~528_combout ))))) ) ) )

	.dataa(!\Selector13~5_Duplicate_9 ),
	.datab(!\Selector12~5_combout ),
	.datac(!\regs~527_combout ),
	.datad(!\regs~528_combout ),
	.datae(!\regs~529_combout ),
	.dataf(!\regs~530_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~531 .extended_lut = "off";
defparam \regs~531 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regs~531 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( \regs~526_combout  & ( (!\regs~531_combout  & (\regs~516_combout  & \regs~521_combout )) # (\regs~531_combout  & (!\regs~516_combout  $ (!\regs~521_combout ))) ) ) # ( !\regs~526_combout  & ( (\regs~531_combout  & 
// (!\regs~516_combout  & !\regs~521_combout )) ) )

	.dataa(!\regs~531_combout ),
	.datab(!\regs~516_combout ),
	.datac(gnd),
	.datad(!\regs~521_combout ),
	.datae(gnd),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h4400440011661166;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \hex_out[3]~0 (
// Equation(s):
// \hex_out[3]~0_combout  = ( \MemWE~0_combout  & ( (\Equal2~1_combout  & (\dmem~33_combout  & (!MAR[5] & \Equal2~6_combout ))) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\dmem~33_combout ),
	.datac(!MAR[5]),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex_out[3]~0 .extended_lut = "off";
defparam \hex_out[3]~0 .lut_mask = 64'h0000000000100010;
defparam \hex_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N26
dffeas \ss0|OUT~0_NEW_REG108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~0_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG108 .is_wysiwyg = "true";
defparam \ss0|OUT~0_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \ss0|OUT~1_RTM0113 (
// Equation(s):
// \ss0|OUT~1_RTM0113_combout  = ( \regs~526_combout  & ( (!\regs~521_combout ) # (!\regs~531_combout  $ (!\regs~516_combout )) ) ) # ( !\regs~526_combout  & ( (!\regs~531_combout  & ((!\regs~521_combout ))) # (\regs~531_combout  & (\regs~516_combout )) ) )

	.dataa(!\regs~531_combout ),
	.datab(gnd),
	.datac(!\regs~516_combout ),
	.datad(!\regs~521_combout ),
	.datae(gnd),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_RTM0113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1_RTM0113 .extended_lut = "off";
defparam \ss0|OUT~1_RTM0113 .lut_mask = 64'hAF05AF05FF5AFF5A;
defparam \ss0|OUT~1_RTM0113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N41
dffeas \ss0|OUT~1_NEW_REG110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~1_RTM0113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~1_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG110 .is_wysiwyg = "true";
defparam \ss0|OUT~1_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N3
cyclonev_lcell_comb \ss0|OUT~1_NEW_REG110_RTM0112 (
// Equation(s):
// \ss0|OUT~1_NEW_REG110_RTM0112_combout  = !\ss0|OUT~1_OTERM111 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ss0|OUT~1_OTERM111 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_NEW_REG110_RTM0112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG110_RTM0112 .extended_lut = "off";
defparam \ss0|OUT~1_NEW_REG110_RTM0112 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \ss0|OUT~1_NEW_REG110_RTM0112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \ss0|OUT~2_RTM0117 (
// Equation(s):
// \ss0|OUT~2_RTM0117_combout  = ( \regs~526_combout  & ( ((!\regs~521_combout ) # (\regs~516_combout )) # (\regs~531_combout ) ) ) # ( !\regs~526_combout  & ( (!\regs~516_combout  & ((!\regs~521_combout ))) # (\regs~516_combout  & ((\regs~521_combout ) # 
// (\regs~531_combout ))) ) )

	.dataa(!\regs~531_combout ),
	.datab(!\regs~516_combout ),
	.datac(gnd),
	.datad(!\regs~521_combout ),
	.datae(gnd),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_RTM0117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2_RTM0117 .extended_lut = "off";
defparam \ss0|OUT~2_RTM0117 .lut_mask = 64'hDD33DD33FF77FF77;
defparam \ss0|OUT~2_RTM0117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N20
dffeas \ss0|OUT~2_NEW_REG114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~2_RTM0117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~2_OTERM115 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG114 .is_wysiwyg = "true";
defparam \ss0|OUT~2_NEW_REG114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N9
cyclonev_lcell_comb \ss0|OUT~2_NEW_REG114_RTM0116 (
// Equation(s):
// \ss0|OUT~2_NEW_REG114_RTM0116_combout  = ( !\ss0|OUT~2_OTERM115  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~2_OTERM115 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_NEW_REG114_RTM0116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG114_RTM0116 .extended_lut = "off";
defparam \ss0|OUT~2_NEW_REG114_RTM0116 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~2_NEW_REG114_RTM0116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \ss0|OUT~3_RTM0121 (
// Equation(s):
// \ss0|OUT~3_RTM0121_combout  = ( \regs~516_combout  & ( \regs~531_combout  & ( !\regs~521_combout  $ (\regs~526_combout ) ) ) ) # ( !\regs~516_combout  & ( \regs~531_combout  & ( (!\regs~521_combout ) # (\regs~526_combout ) ) ) ) # ( \regs~516_combout  & ( 
// !\regs~531_combout  & ( (!\regs~521_combout ) # (!\regs~526_combout ) ) ) ) # ( !\regs~516_combout  & ( !\regs~531_combout  & ( (\regs~526_combout ) # (\regs~521_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regs~521_combout ),
	.datac(gnd),
	.datad(!\regs~526_combout ),
	.datae(!\regs~516_combout ),
	.dataf(!\regs~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_RTM0121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3_RTM0121 .extended_lut = "off";
defparam \ss0|OUT~3_RTM0121 .lut_mask = 64'h33FFFFCCCCFFCC33;
defparam \ss0|OUT~3_RTM0121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N32
dffeas \ss0|OUT~3_NEW_REG118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~3_RTM0121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~3_OTERM119 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG118 .is_wysiwyg = "true";
defparam \ss0|OUT~3_NEW_REG118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \ss0|OUT~3_NEW_REG118_RTM0120 (
// Equation(s):
// \ss0|OUT~3_NEW_REG118_RTM0120_combout  = ( !\ss0|OUT~3_OTERM119  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~3_OTERM119 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_NEW_REG118_RTM0120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG118_RTM0120 .extended_lut = "off";
defparam \ss0|OUT~3_NEW_REG118_RTM0120 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~3_NEW_REG118_RTM0120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N21
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( \regs~526_combout  & ( (!\regs~521_combout  & (\regs~531_combout )) # (\regs~521_combout  & ((\regs~516_combout ))) ) ) # ( !\regs~526_combout  & ( (\regs~531_combout  & \regs~516_combout ) ) )

	.dataa(!\regs~531_combout ),
	.datab(gnd),
	.datac(!\regs~516_combout ),
	.datad(!\regs~521_combout ),
	.datae(gnd),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h05050505550F550F;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N22
dffeas \ss0|OUT~4_NEW_REG122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~4_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~4_NEW_REG122 .is_wysiwyg = "true";
defparam \ss0|OUT~4_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( \regs~526_combout  & ( (\regs~531_combout  & (!\regs~516_combout  $ (!\regs~521_combout ))) ) ) # ( !\regs~526_combout  & ( (\regs~516_combout  & ((!\regs~521_combout ) # (\regs~531_combout ))) ) )

	.dataa(!\regs~531_combout ),
	.datab(!\regs~516_combout ),
	.datac(gnd),
	.datad(!\regs~521_combout ),
	.datae(gnd),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h3311331111441144;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N37
dffeas \ss0|OUT~5_NEW_REG124 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~5_OTERM125 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG124 .is_wysiwyg = "true";
defparam \ss0|OUT~5_NEW_REG124 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N27
cyclonev_lcell_comb \ss0|OUT~6_RTM0129 (
// Equation(s):
// \ss0|OUT~6_RTM0129_combout  = ( \regs~526_combout  & ( (!\regs~516_combout  & (!\regs~531_combout  & \regs~521_combout )) # (\regs~516_combout  & ((!\regs~521_combout ))) ) ) # ( !\regs~526_combout  & ( (\regs~531_combout  & (\regs~516_combout  & 
// \regs~521_combout )) ) )

	.dataa(!\regs~531_combout ),
	.datab(gnd),
	.datac(!\regs~516_combout ),
	.datad(!\regs~521_combout ),
	.datae(gnd),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_RTM0129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_RTM0129 .extended_lut = "off";
defparam \ss0|OUT~6_RTM0129 .lut_mask = 64'h000500050FA00FA0;
defparam \ss0|OUT~6_RTM0129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N28
dffeas \ss0|OUT~6_NEW_REG126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~6_RTM0129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~6_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG126 .is_wysiwyg = "true";
defparam \ss0|OUT~6_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \ss0|OUT~6_NEW_REG126_RTM0128 (
// Equation(s):
// \ss0|OUT~6_NEW_REG126_RTM0128_combout  = ( !\ss0|OUT~6_OTERM127  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~6_OTERM127 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_NEW_REG126_RTM0128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG126_RTM0128 .extended_lut = "off";
defparam \ss0|OUT~6_NEW_REG126_RTM0128 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~6_NEW_REG126_RTM0128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N12
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( \regs~541_combout  & ( (\regs~546_combout  & (!\regs~536_combout  $ (!\regs~551_combout ))) ) ) # ( !\regs~541_combout  & ( (\regs~551_combout  & (!\regs~536_combout  $ (\regs~546_combout ))) ) )

	.dataa(!\regs~536_combout ),
	.datab(gnd),
	.datac(!\regs~551_combout ),
	.datad(!\regs~546_combout ),
	.datae(gnd),
	.dataf(!\regs~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0A050A05005A005A;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \ss1|OUT~0_NEW_REG88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~0_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~0_NEW_REG88 .is_wysiwyg = "true";
defparam \ss1|OUT~0_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N45
cyclonev_lcell_comb \ss1|OUT~1_RTM093 (
// Equation(s):
// \ss1|OUT~1_RTM093_combout  = ( \regs~551_combout  & ( (!\regs~536_combout  & ((\regs~546_combout ))) # (\regs~536_combout  & ((!\regs~541_combout ) # (!\regs~546_combout ))) ) ) # ( !\regs~551_combout  & ( (!\regs~541_combout ) # ((\regs~536_combout  & 
// \regs~546_combout )) ) )

	.dataa(!\regs~536_combout ),
	.datab(gnd),
	.datac(!\regs~541_combout ),
	.datad(!\regs~546_combout ),
	.datae(gnd),
	.dataf(!\regs~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_RTM093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1_RTM093 .extended_lut = "off";
defparam \ss1|OUT~1_RTM093 .lut_mask = 64'hF0F5F0F555FA55FA;
defparam \ss1|OUT~1_RTM093 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N46
dffeas \ss1|OUT~1_NEW_REG90 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~1_RTM093_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~1_OTERM91 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG90 .is_wysiwyg = "true";
defparam \ss1|OUT~1_NEW_REG90 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N51
cyclonev_lcell_comb \ss1|OUT~1_NEW_REG90_RTM092 (
// Equation(s):
// \ss1|OUT~1_NEW_REG90_RTM092_combout  = ( !\ss1|OUT~1_OTERM91  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~1_OTERM91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_NEW_REG90_RTM092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG90_RTM092 .extended_lut = "off";
defparam \ss1|OUT~1_NEW_REG90_RTM092 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~1_NEW_REG90_RTM092 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N30
cyclonev_lcell_comb \ss1|OUT~2_RTM097 (
// Equation(s):
// \ss1|OUT~2_RTM097_combout  = ( \regs~541_combout  & ( ((\regs~551_combout  & \regs~546_combout )) # (\regs~536_combout ) ) ) # ( !\regs~541_combout  & ( (!\regs~536_combout ) # ((\regs~546_combout ) # (\regs~551_combout )) ) )

	.dataa(!\regs~536_combout ),
	.datab(gnd),
	.datac(!\regs~551_combout ),
	.datad(!\regs~546_combout ),
	.datae(gnd),
	.dataf(!\regs~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_RTM097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2_RTM097 .extended_lut = "off";
defparam \ss1|OUT~2_RTM097 .lut_mask = 64'hAFFFAFFF555F555F;
defparam \ss1|OUT~2_RTM097 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \ss1|OUT~2_NEW_REG94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~2_RTM097_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~2_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG94 .is_wysiwyg = "true";
defparam \ss1|OUT~2_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \ss1|OUT~2_NEW_REG94_RTM096 (
// Equation(s):
// \ss1|OUT~2_NEW_REG94_RTM096_combout  = ( !\ss1|OUT~2_OTERM95  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~2_OTERM95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_NEW_REG94_RTM096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG94_RTM096 .extended_lut = "off";
defparam \ss1|OUT~2_NEW_REG94_RTM096 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~2_NEW_REG94_RTM096 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N33
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( \regs~551_combout  & ( (!\regs~541_combout  & (\regs~536_combout  & \regs~546_combout )) # (\regs~541_combout  & ((!\regs~546_combout ))) ) ) # ( !\regs~551_combout  & ( (!\regs~536_combout  & (!\regs~541_combout  & 
// !\regs~546_combout )) # (\regs~536_combout  & (\regs~541_combout  & \regs~546_combout )) ) )

	.dataa(!\regs~536_combout ),
	.datab(gnd),
	.datac(!\regs~541_combout ),
	.datad(!\regs~546_combout ),
	.datae(gnd),
	.dataf(!\regs~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'hA005A0050F500F50;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N34
dffeas \ss1|OUT~3_NEW_REG98 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~3_OTERM99 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG98 .is_wysiwyg = "true";
defparam \ss1|OUT~3_NEW_REG98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N42
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( \regs~541_combout  & ( (\regs~536_combout  & ((\regs~546_combout ) # (\regs~551_combout ))) ) ) # ( !\regs~541_combout  & ( (\regs~551_combout  & ((\regs~546_combout ) # (\regs~536_combout ))) ) )

	.dataa(!\regs~536_combout ),
	.datab(gnd),
	.datac(!\regs~551_combout ),
	.datad(!\regs~546_combout ),
	.datae(gnd),
	.dataf(!\regs~541_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h050F050F05550555;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N43
dffeas \ss1|OUT~4_NEW_REG100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~4_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~4_NEW_REG100 .is_wysiwyg = "true";
defparam \ss1|OUT~4_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N27
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( \regs~551_combout  & ( !\regs~536_combout  $ (((!\regs~541_combout ) # (!\regs~546_combout ))) ) ) # ( !\regs~551_combout  & ( (\regs~536_combout  & (!\regs~541_combout  & !\regs~546_combout )) ) )

	.dataa(!\regs~536_combout ),
	.datab(!\regs~541_combout ),
	.datac(!\regs~546_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h4040404056565656;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N28
dffeas \ss1|OUT~5_NEW_REG102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~5_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~5_NEW_REG102 .is_wysiwyg = "true";
defparam \ss1|OUT~5_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y25_N15
cyclonev_lcell_comb \ss1|OUT~6_RTM0107 (
// Equation(s):
// \ss1|OUT~6_RTM0107_combout  = ( \regs~551_combout  & ( (\regs~536_combout  & (!\regs~541_combout  $ (!\regs~546_combout ))) ) ) # ( !\regs~551_combout  & ( (\regs~546_combout  & (!\regs~536_combout  $ (!\regs~541_combout ))) ) )

	.dataa(!\regs~536_combout ),
	.datab(gnd),
	.datac(!\regs~541_combout ),
	.datad(!\regs~546_combout ),
	.datae(gnd),
	.dataf(!\regs~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_RTM0107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_RTM0107 .extended_lut = "off";
defparam \ss1|OUT~6_RTM0107 .lut_mask = 64'h005A005A05500550;
defparam \ss1|OUT~6_RTM0107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y25_N16
dffeas \ss1|OUT~6_NEW_REG104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~6_RTM0107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~6_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG104 .is_wysiwyg = "true";
defparam \ss1|OUT~6_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N48
cyclonev_lcell_comb \ss1|OUT~6_NEW_REG104_RTM0106 (
// Equation(s):
// \ss1|OUT~6_NEW_REG104_RTM0106_combout  = ( !\ss1|OUT~6_OTERM105  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_OTERM105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_NEW_REG104_RTM0106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG104_RTM0106 .extended_lut = "off";
defparam \ss1|OUT~6_NEW_REG104_RTM0106 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~6_NEW_REG104_RTM0106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N6
cyclonev_lcell_comb \ss2|OUT~0_RTM071 (
// Equation(s):
// \ss2|OUT~0_RTM071_combout  = ( \regs~566_combout  & ( (!\regs~561_combout ) # ((!\regs~571_combout ) # (\regs~556_combout )) ) ) # ( !\regs~566_combout  & ( (!\regs~561_combout  & (!\regs~556_combout  $ (\regs~571_combout ))) # (\regs~561_combout  & 
// ((!\regs~556_combout ) # (!\regs~571_combout ))) ) )

	.dataa(!\regs~561_combout ),
	.datab(!\regs~556_combout ),
	.datac(gnd),
	.datad(!\regs~571_combout ),
	.datae(gnd),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_RTM071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0_RTM071 .extended_lut = "off";
defparam \ss2|OUT~0_RTM071 .lut_mask = 64'hDD66DD66FFBBFFBB;
defparam \ss2|OUT~0_RTM071 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N8
dffeas \ss2|OUT~0_NEW_REG68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~0_RTM071_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~0_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG68 .is_wysiwyg = "true";
defparam \ss2|OUT~0_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N18
cyclonev_lcell_comb \ss2|OUT~0_NEW_REG68_RTM070 (
// Equation(s):
// \ss2|OUT~0_NEW_REG68_RTM070_combout  = ( !\ss2|OUT~0_OTERM69  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~0_OTERM69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_NEW_REG68_RTM070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG68_RTM070 .extended_lut = "off";
defparam \ss2|OUT~0_NEW_REG68_RTM070 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~0_NEW_REG68_RTM070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N24
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( \regs~566_combout  & ( (!\regs~571_combout  & ((!\regs~561_combout ))) # (\regs~571_combout  & (!\regs~556_combout )) ) ) # ( !\regs~566_combout  & ( (!\regs~561_combout  & (!\regs~556_combout  $ (\regs~571_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~556_combout ),
	.datac(!\regs~561_combout ),
	.datad(!\regs~571_combout ),
	.datae(gnd),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'hC030C030F0CCF0CC;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \ss2|OUT~1_NEW_REG72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~1_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG72 .is_wysiwyg = "true";
defparam \ss2|OUT~1_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N51
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( \regs~566_combout  & ( (!\regs~561_combout  & (!\regs~556_combout )) # (\regs~561_combout  & (\regs~556_combout  & !\regs~571_combout )) ) ) # ( !\regs~566_combout  & ( (!\regs~561_combout  & (!\regs~556_combout  & 
// !\regs~571_combout )) ) )

	.dataa(!\regs~561_combout ),
	.datab(gnd),
	.datac(!\regs~556_combout ),
	.datad(!\regs~571_combout ),
	.datae(gnd),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'hA000A000A5A0A5A0;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N52
dffeas \ss2|OUT~2_NEW_REG74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~2_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG74 .is_wysiwyg = "true";
defparam \ss2|OUT~2_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N0
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( \regs~566_combout  & ( (!\regs~561_combout  & ((\regs~571_combout ))) # (\regs~561_combout  & (!\regs~556_combout  & !\regs~571_combout )) ) ) # ( !\regs~566_combout  & ( (\regs~556_combout  & (!\regs~561_combout  $ 
// (\regs~571_combout ))) ) )

	.dataa(!\regs~561_combout ),
	.datab(!\regs~556_combout ),
	.datac(gnd),
	.datad(!\regs~571_combout ),
	.datae(gnd),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h2211221144AA44AA;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \ss2|OUT~3_NEW_REG76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~3_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~3_NEW_REG76 .is_wysiwyg = "true";
defparam \ss2|OUT~3_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N9
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( \regs~566_combout  & ( (\regs~556_combout  & \regs~571_combout ) ) ) # ( !\regs~566_combout  & ( (!\regs~561_combout  & (\regs~556_combout )) # (\regs~561_combout  & ((\regs~571_combout ))) ) )

	.dataa(!\regs~561_combout ),
	.datab(!\regs~556_combout ),
	.datac(gnd),
	.datad(!\regs~571_combout ),
	.datae(gnd),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h2277227700330033;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N11
dffeas \ss2|OUT~4_NEW_REG78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~4_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~4_NEW_REG78 .is_wysiwyg = "true";
defparam \ss2|OUT~4_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N3
cyclonev_lcell_comb \ss2|OUT~5_RTM083 (
// Equation(s):
// \ss2|OUT~5_RTM083_combout  = ( \regs~566_combout  & ( (!\regs~556_combout ) # ((!\regs~561_combout  & !\regs~571_combout )) ) ) # ( !\regs~566_combout  & ( (!\regs~571_combout ) # (!\regs~561_combout  $ (!\regs~556_combout )) ) )

	.dataa(!\regs~561_combout ),
	.datab(!\regs~556_combout ),
	.datac(gnd),
	.datad(!\regs~571_combout ),
	.datae(gnd),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_RTM083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5_RTM083 .extended_lut = "off";
defparam \ss2|OUT~5_RTM083 .lut_mask = 64'hFF66FF66EECCEECC;
defparam \ss2|OUT~5_RTM083 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N4
dffeas \ss2|OUT~5_NEW_REG80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~5_RTM083_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~5_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG80 .is_wysiwyg = "true";
defparam \ss2|OUT~5_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N36
cyclonev_lcell_comb \ss2|OUT~5_NEW_REG80_RTM082 (
// Equation(s):
// \ss2|OUT~5_NEW_REG80_RTM082_combout  = ( !\ss2|OUT~5_OTERM81  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~5_OTERM81 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_NEW_REG80_RTM082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG80_RTM082 .extended_lut = "off";
defparam \ss2|OUT~5_NEW_REG80_RTM082 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~5_NEW_REG80_RTM082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N21
cyclonev_lcell_comb \ss2|OUT~6_RTM087 (
// Equation(s):
// \ss2|OUT~6_RTM087_combout  = ( \regs~566_combout  & ( \regs~556_combout  & ( (!\regs~561_combout  & \regs~571_combout ) ) ) ) # ( !\regs~566_combout  & ( \regs~556_combout  & ( \regs~561_combout  ) ) ) # ( !\regs~566_combout  & ( !\regs~556_combout  & ( 
// (!\regs~561_combout  & !\regs~571_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regs~561_combout ),
	.datac(!\regs~571_combout ),
	.datad(gnd),
	.datae(!\regs~566_combout ),
	.dataf(!\regs~556_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_RTM087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_RTM087 .extended_lut = "off";
defparam \ss2|OUT~6_RTM087 .lut_mask = 64'hC0C0000033330C0C;
defparam \ss2|OUT~6_RTM087 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N22
dffeas \ss2|OUT~6_NEW_REG84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~6_RTM087_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~6_OTERM85 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG84 .is_wysiwyg = "true";
defparam \ss2|OUT~6_NEW_REG84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y1_N48
cyclonev_lcell_comb \ss2|OUT~6_NEW_REG84_RTM086 (
// Equation(s):
// \ss2|OUT~6_NEW_REG84_RTM086_combout  = ( !\ss2|OUT~6_OTERM85  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_OTERM85 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_NEW_REG84_RTM086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG84_RTM086 .extended_lut = "off";
defparam \ss2|OUT~6_NEW_REG84_RTM086 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~6_NEW_REG84_RTM086 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N6
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( \regs~576_combout  & ( (!\regs~586_Duplicate_697  & (!\regs~591_combout  $ (\regs~581_combout ))) ) ) # ( !\regs~576_combout  & ( (\regs~591_combout  & (!\regs~586_Duplicate_697  $ (\regs~581_combout ))) ) )

	.dataa(!\regs~586_Duplicate_697 ),
	.datab(!\regs~591_combout ),
	.datac(!\regs~581_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h2121212182828282;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N7
dffeas \ss3|OUT~0_NEW_REG50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~0_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG50 .is_wysiwyg = "true";
defparam \ss3|OUT~0_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N51
cyclonev_lcell_comb \ss3|OUT~1_RTM055 (
// Equation(s):
// \ss3|OUT~1_RTM055_combout  = ( \regs~576_combout  & ( (!\regs~586_Duplicate_697  $ (\regs~591_combout )) # (\regs~581_combout ) ) ) # ( !\regs~576_combout  & ( (!\regs~591_combout  & ((\regs~581_combout ))) # (\regs~591_combout  & 
// (!\regs~586_Duplicate_697 )) ) )

	.dataa(!\regs~586_Duplicate_697 ),
	.datab(gnd),
	.datac(!\regs~591_combout ),
	.datad(!\regs~581_combout ),
	.datae(gnd),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_RTM055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1_RTM055 .extended_lut = "off";
defparam \ss3|OUT~1_RTM055 .lut_mask = 64'h0AFA0AFAA5FFA5FF;
defparam \ss3|OUT~1_RTM055 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N53
dffeas \ss3|OUT~1_NEW_REG52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~1_RTM055_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~1_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG52 .is_wysiwyg = "true";
defparam \ss3|OUT~1_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N9
cyclonev_lcell_comb \ss3|OUT~1_NEW_REG52_RTM054 (
// Equation(s):
// \ss3|OUT~1_NEW_REG52_RTM054_combout  = ( !\ss3|OUT~1_OTERM53  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~1_OTERM53 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_NEW_REG52_RTM054_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG52_RTM054 .extended_lut = "off";
defparam \ss3|OUT~1_NEW_REG52_RTM054 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~1_NEW_REG52_RTM054 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N12
cyclonev_lcell_comb \ss3|OUT~2_RTM059 (
// Equation(s):
// \ss3|OUT~2_RTM059_combout  = ( \regs~576_combout  & ( (!\regs~586_Duplicate_697 ) # ((!\regs~581_combout ) # (\regs~591_combout )) ) ) # ( !\regs~576_combout  & ( ((!\regs~586_Duplicate_697  & \regs~591_combout )) # (\regs~581_combout ) ) )

	.dataa(!\regs~586_Duplicate_697 ),
	.datab(gnd),
	.datac(!\regs~591_combout ),
	.datad(!\regs~581_combout ),
	.datae(gnd),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_RTM059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2_RTM059 .extended_lut = "off";
defparam \ss3|OUT~2_RTM059 .lut_mask = 64'h0AFF0AFFFFAFFFAF;
defparam \ss3|OUT~2_RTM059 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \ss3|OUT~2_NEW_REG56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~2_RTM059_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~2_OTERM57 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG56 .is_wysiwyg = "true";
defparam \ss3|OUT~2_NEW_REG56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \ss3|OUT~2_NEW_REG56_RTM058 (
// Equation(s):
// \ss3|OUT~2_NEW_REG56_RTM058_combout  = ( !\ss3|OUT~2_OTERM57  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~2_OTERM57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_NEW_REG56_RTM058_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG56_RTM058 .extended_lut = "off";
defparam \ss3|OUT~2_NEW_REG56_RTM058 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~2_NEW_REG56_RTM058 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N15
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( \regs~576_combout  & ( (!\regs~586_Duplicate_697  & (!\regs~591_combout  $ (\regs~581_combout ))) # (\regs~586_Duplicate_697  & (\regs~591_combout  & !\regs~581_combout )) ) ) # ( !\regs~576_combout  & ( (\regs~586_Duplicate_697  & 
// (!\regs~591_combout  $ (!\regs~581_combout ))) ) )

	.dataa(!\regs~586_Duplicate_697 ),
	.datab(gnd),
	.datac(!\regs~591_combout ),
	.datad(!\regs~581_combout ),
	.datae(gnd),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h05500550A50AA50A;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N16
dffeas \ss3|OUT~3_NEW_REG60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~3_OTERM61 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~3_NEW_REG60 .is_wysiwyg = "true";
defparam \ss3|OUT~3_NEW_REG60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N18
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( \regs~576_combout  & ( ((!\regs~586_Duplicate_697  & !\regs~581_combout )) # (\regs~591_combout ) ) ) # ( !\regs~576_combout  & ( (!\regs~586_Duplicate_697  & (\regs~591_combout  & \regs~581_combout )) ) )

	.dataa(!\regs~586_Duplicate_697 ),
	.datab(gnd),
	.datac(!\regs~591_combout ),
	.datad(!\regs~581_combout ),
	.datae(gnd),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h000A000AAF0FAF0F;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \ss3|OUT~4_NEW_REG62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~4_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~4_NEW_REG62 .is_wysiwyg = "true";
defparam \ss3|OUT~4_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N21
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( \regs~576_combout  & ( (!\regs~586_Duplicate_697  & (\regs~591_combout  & \regs~581_combout )) # (\regs~586_Duplicate_697  & ((\regs~581_combout ) # (\regs~591_combout ))) ) ) # ( !\regs~576_combout  & ( (!\regs~586_Duplicate_697  
// & (\regs~591_combout  & !\regs~581_combout )) ) )

	.dataa(!\regs~586_Duplicate_697 ),
	.datab(gnd),
	.datac(!\regs~591_combout ),
	.datad(!\regs~581_combout ),
	.datae(gnd),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h0A000A00055F055F;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N22
dffeas \ss3|OUT~5_NEW_REG64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~5_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG64 .is_wysiwyg = "true";
defparam \ss3|OUT~5_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y29_N48
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( \regs~576_combout  & ( (!\regs~586_Duplicate_697  & ((!\regs~581_combout ))) # (\regs~586_Duplicate_697  & ((!\regs~591_combout ) # (\regs~581_combout ))) ) ) # ( !\regs~576_combout  & ( ((\regs~581_combout ) # (\regs~591_combout 
// )) # (\regs~586_Duplicate_697 ) ) )

	.dataa(!\regs~586_Duplicate_697 ),
	.datab(gnd),
	.datac(!\regs~591_combout ),
	.datad(!\regs~581_combout ),
	.datae(gnd),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'h5FFF5FFFFA55FA55;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N49
dffeas \ss3|OUT~6_NEW_REG66 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~6_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG66 .is_wysiwyg = "true";
defparam \ss3|OUT~6_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N18
cyclonev_lcell_comb \ss4|OUT~0_RTM033 (
// Equation(s):
// \ss4|OUT~0_RTM033_combout  = ( \regs~611_combout  & ( (!\regs~601_combout ) # ((!\regs~606_combout ) # (!\regs~596_combout )) ) ) # ( !\regs~611_combout  & ( (!\regs~601_combout  & (!\regs~606_combout  $ (!\regs~596_combout ))) # (\regs~601_combout  & 
// ((!\regs~606_combout ) # (\regs~596_combout ))) ) )

	.dataa(!\regs~601_combout ),
	.datab(!\regs~606_combout ),
	.datac(gnd),
	.datad(!\regs~596_combout ),
	.datae(gnd),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_RTM033_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0_RTM033 .extended_lut = "off";
defparam \ss4|OUT~0_RTM033 .lut_mask = 64'h66DD66DDFFEEFFEE;
defparam \ss4|OUT~0_RTM033 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N20
dffeas \ss4|OUT~0_NEW_REG30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~0_RTM033_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~0_OTERM31 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG30 .is_wysiwyg = "true";
defparam \ss4|OUT~0_NEW_REG30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N0
cyclonev_lcell_comb \ss4|OUT~0_NEW_REG30_RTM032 (
// Equation(s):
// \ss4|OUT~0_NEW_REG30_RTM032_combout  = ( !\ss4|OUT~0_OTERM31  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~0_OTERM31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_NEW_REG30_RTM032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG30_RTM032 .extended_lut = "off";
defparam \ss4|OUT~0_NEW_REG30_RTM032 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~0_NEW_REG30_RTM032 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N51
cyclonev_lcell_comb \ss4|OUT~1_RTM037 (
// Equation(s):
// \ss4|OUT~1_RTM037_combout  = ( \regs~611_combout  & ( (!\regs~601_combout ) # ((\regs~606_combout  & \regs~596_combout )) ) ) # ( !\regs~611_combout  & ( (!\regs~606_combout  & ((\regs~596_combout ))) # (\regs~606_combout  & ((!\regs~601_combout ) # 
// (!\regs~596_combout ))) ) )

	.dataa(!\regs~601_combout ),
	.datab(gnd),
	.datac(!\regs~606_combout ),
	.datad(!\regs~596_combout ),
	.datae(gnd),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_RTM037_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_RTM037 .extended_lut = "off";
defparam \ss4|OUT~1_RTM037 .lut_mask = 64'h0FFA0FFAAAAFAAAF;
defparam \ss4|OUT~1_RTM037 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N53
dffeas \ss4|OUT~1_NEW_REG34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~1_RTM037_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~1_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG34 .is_wysiwyg = "true";
defparam \ss4|OUT~1_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N6
cyclonev_lcell_comb \ss4|OUT~1_NEW_REG34_RTM036 (
// Equation(s):
// \ss4|OUT~1_NEW_REG34_RTM036_combout  = ( !\ss4|OUT~1_OTERM35  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_OTERM35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_NEW_REG34_RTM036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG34_RTM036 .extended_lut = "off";
defparam \ss4|OUT~1_NEW_REG34_RTM036 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~1_NEW_REG34_RTM036 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N48
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( \regs~611_combout  & ( (!\regs~601_combout  & (!\regs~606_combout  & \regs~596_combout )) # (\regs~601_combout  & ((!\regs~596_combout ))) ) ) # ( !\regs~611_combout  & ( (!\regs~606_combout  & (\regs~601_combout  & 
// !\regs~596_combout )) ) )

	.dataa(gnd),
	.datab(!\regs~606_combout ),
	.datac(!\regs~601_combout ),
	.datad(!\regs~596_combout ),
	.datae(gnd),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h0C000C000FC00FC0;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N49
dffeas \ss4|OUT~2_NEW_REG38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~2_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG38 .is_wysiwyg = "true";
defparam \ss4|OUT~2_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N57
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( \regs~611_combout  & ( (!\regs~601_combout  & (!\regs~606_combout  & !\regs~596_combout )) # (\regs~601_combout  & (\regs~606_combout  & \regs~596_combout )) ) ) # ( !\regs~611_combout  & ( (!\regs~601_combout  & (\regs~606_combout 
//  & \regs~596_combout )) # (\regs~601_combout  & (!\regs~606_combout )) ) )

	.dataa(!\regs~601_combout ),
	.datab(gnd),
	.datac(!\regs~606_combout ),
	.datad(!\regs~596_combout ),
	.datae(gnd),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h505A505AA005A005;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N58
dffeas \ss4|OUT~3_NEW_REG40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~3_OTERM41 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~3_NEW_REG40 .is_wysiwyg = "true";
defparam \ss4|OUT~3_NEW_REG40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N54
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( \regs~611_combout  & ( (\regs~601_combout  & (\regs~606_combout  & \regs~596_combout )) ) ) # ( !\regs~611_combout  & ( ((!\regs~601_combout  & \regs~606_combout )) # (\regs~596_combout ) ) )

	.dataa(!\regs~601_combout ),
	.datab(!\regs~606_combout ),
	.datac(gnd),
	.datad(!\regs~596_combout ),
	.datae(gnd),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h22FF22FF00110011;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N56
dffeas \ss4|OUT~4_NEW_REG42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~4_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~4_NEW_REG42 .is_wysiwyg = "true";
defparam \ss4|OUT~4_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N3
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( \regs~611_combout  & ( (!\regs~601_combout  & (!\regs~606_combout  & \regs~596_combout )) ) ) # ( !\regs~611_combout  & ( !\regs~596_combout  $ (((!\regs~601_combout ) # (!\regs~606_combout ))) ) )

	.dataa(!\regs~601_combout ),
	.datab(gnd),
	.datac(!\regs~606_combout ),
	.datad(!\regs~596_combout ),
	.datae(gnd),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h05FA05FA00A000A0;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N4
dffeas \ss4|OUT~5_NEW_REG44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~5_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~5_NEW_REG44 .is_wysiwyg = "true";
defparam \ss4|OUT~5_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N21
cyclonev_lcell_comb \ss4|OUT~6_RTM049 (
// Equation(s):
// \ss4|OUT~6_RTM049_combout  = ( \regs~611_combout  & ( (\regs~606_combout  & (!\regs~601_combout  $ (!\regs~596_combout ))) ) ) # ( !\regs~611_combout  & ( (\regs~596_combout  & (!\regs~601_combout  $ (!\regs~606_combout ))) ) )

	.dataa(!\regs~601_combout ),
	.datab(gnd),
	.datac(!\regs~606_combout ),
	.datad(!\regs~596_combout ),
	.datae(gnd),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_RTM049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_RTM049 .extended_lut = "off";
defparam \ss4|OUT~6_RTM049 .lut_mask = 64'h005A005A050A050A;
defparam \ss4|OUT~6_RTM049 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N22
dffeas \ss4|OUT~6_NEW_REG46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~6_RTM049_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~6_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG46 .is_wysiwyg = "true";
defparam \ss4|OUT~6_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N24
cyclonev_lcell_comb \ss4|OUT~6_NEW_REG46_RTM048 (
// Equation(s):
// \ss4|OUT~6_NEW_REG46_RTM048_combout  = ( !\ss4|OUT~6_OTERM47  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~6_OTERM47 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_NEW_REG46_RTM048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG46_RTM048 .extended_lut = "off";
defparam \ss4|OUT~6_NEW_REG46_RTM048 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~6_NEW_REG46_RTM048 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N6
cyclonev_lcell_comb \regs~626 (
// Equation(s):
// \regs~626_combout  = ( \regs~625_combout  & ( \regs~623_Duplicate_700  & ( (!\Selector15~5_combout  & ((!\Selector14~5_combout  & ((!\regs~622_combout ))) # (\Selector14~5_combout  & (!\regs~624_combout )))) ) ) ) # ( !\regs~625_combout  & ( 
// \regs~623_Duplicate_700  & ( (!\Selector14~5_combout  & (((!\regs~622_combout  & !\Selector15~5_combout )))) # (\Selector14~5_combout  & ((!\regs~624_combout ) # ((\Selector15~5_combout )))) ) ) ) # ( \regs~625_combout  & ( !\regs~623_Duplicate_700  & ( 
// (!\Selector14~5_combout  & (((!\regs~622_combout ) # (\Selector15~5_combout )))) # (\Selector14~5_combout  & (!\regs~624_combout  & ((!\Selector15~5_combout )))) ) ) ) # ( !\regs~625_combout  & ( !\regs~623_Duplicate_700  & ( ((!\Selector14~5_combout  & 
// ((!\regs~622_combout ))) # (\Selector14~5_combout  & (!\regs~624_combout ))) # (\Selector15~5_combout ) ) ) )

	.dataa(!\Selector14~5_combout ),
	.datab(!\regs~624_combout ),
	.datac(!\regs~622_combout ),
	.datad(!\Selector15~5_combout ),
	.datae(!\regs~625_combout ),
	.dataf(!\regs~623_Duplicate_700 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~626 .extended_lut = "off";
defparam \regs~626 .lut_mask = 64'hE4FFE4AAE455E400;
defparam \regs~626 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N24
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( \regs~616_combout  & ( (\regs~626_combout  & (!\regs~631_combout  $ (!\regs~621_combout ))) ) ) # ( !\regs~616_combout  & ( (\regs~631_combout  & (!\regs~626_combout  $ (\regs~621_combout ))) ) )

	.dataa(!\regs~631_combout ),
	.datab(gnd),
	.datac(!\regs~626_combout ),
	.datad(!\regs~621_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h50055005050A050A;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \ss5|OUT~0_NEW_REG12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~0_OTERM13 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~0_NEW_REG12 .is_wysiwyg = "true";
defparam \ss5|OUT~0_NEW_REG12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N57
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( \regs~616_combout  & ( (\regs~621_combout  & (!\regs~631_combout  $ (\regs~626_combout ))) ) ) # ( !\regs~616_combout  & ( (!\regs~631_combout  & (\regs~621_combout )) # (\regs~631_combout  & ((!\regs~626_combout ))) ) )

	.dataa(!\regs~631_combout ),
	.datab(gnd),
	.datac(!\regs~621_combout ),
	.datad(!\regs~626_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'h5F0A5F0A0A050A05;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N58
dffeas \ss5|OUT~1_NEW_REG14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~1_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG14 .is_wysiwyg = "true";
defparam \ss5|OUT~1_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N0
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( \regs~616_combout  & ( (!\regs~621_combout  & (!\regs~631_combout  & !\regs~626_combout )) ) ) # ( !\regs~616_combout  & ( (\regs~621_combout  & ((!\regs~631_combout ) # (!\regs~626_combout ))) ) )

	.dataa(gnd),
	.datab(!\regs~621_combout ),
	.datac(!\regs~631_combout ),
	.datad(!\regs~626_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h33303330C000C000;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N1
dffeas \ss5|OUT~2_NEW_REG16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~2_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG16 .is_wysiwyg = "true";
defparam \ss5|OUT~2_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N30
cyclonev_lcell_comb \ss5|OUT~3_RTM021 (
// Equation(s):
// \ss5|OUT~3_RTM021_combout  = ( \regs~616_combout  & ( (!\regs~631_combout  & ((!\regs~626_combout ) # (!\regs~621_combout ))) # (\regs~631_combout  & (!\regs~626_combout  $ (\regs~621_combout ))) ) ) # ( !\regs~616_combout  & ( (!\regs~631_combout  $ 
// (!\regs~621_combout )) # (\regs~626_combout ) ) )

	.dataa(!\regs~631_combout ),
	.datab(gnd),
	.datac(!\regs~626_combout ),
	.datad(!\regs~621_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_RTM021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_RTM021 .extended_lut = "off";
defparam \ss5|OUT~3_RTM021 .lut_mask = 64'h5FAF5FAFFAA5FAA5;
defparam \ss5|OUT~3_RTM021 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N32
dffeas \ss5|OUT~3_NEW_REG18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~3_RTM021_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~3_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG18 .is_wysiwyg = "true";
defparam \ss5|OUT~3_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N6
cyclonev_lcell_comb \ss5|OUT~3_NEW_REG18_RTM020 (
// Equation(s):
// \ss5|OUT~3_NEW_REG18_RTM020_combout  = ( !\ss5|OUT~3_OTERM19  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_OTERM19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_NEW_REG18_RTM020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG18_RTM020 .extended_lut = "off";
defparam \ss5|OUT~3_NEW_REG18_RTM020 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~3_NEW_REG18_RTM020 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N33
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( \regs~616_combout  & ( ((\regs~621_combout  & \regs~626_combout )) # (\regs~631_combout ) ) ) # ( !\regs~616_combout  & ( (\regs~631_combout  & (!\regs~621_combout  & \regs~626_combout )) ) )

	.dataa(!\regs~631_combout ),
	.datab(gnd),
	.datac(!\regs~621_combout ),
	.datad(!\regs~626_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h00500050555F555F;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N35
dffeas \ss5|OUT~4_NEW_REG22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~4_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~4_NEW_REG22 .is_wysiwyg = "true";
defparam \ss5|OUT~4_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N15
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( \regs~616_combout  & ( (!\regs~631_combout  & (!\regs~621_combout  & !\regs~626_combout )) # (\regs~631_combout  & ((!\regs~621_combout ) # (!\regs~626_combout ))) ) ) # ( !\regs~616_combout  & ( (\regs~631_combout  & 
// (\regs~621_combout  & \regs~626_combout )) ) )

	.dataa(!\regs~631_combout ),
	.datab(gnd),
	.datac(!\regs~621_combout ),
	.datad(!\regs~626_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h00050005F550F550;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \ss5|OUT~5_NEW_REG24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~5_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~5_NEW_REG24 .is_wysiwyg = "true";
defparam \ss5|OUT~5_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N27
cyclonev_lcell_comb \ss5|OUT~6_RTM029 (
// Equation(s):
// \ss5|OUT~6_RTM029_combout  = ( \regs~616_combout  & ( (!\regs~621_combout  & ((\regs~626_combout ))) # (\regs~621_combout  & (\regs~631_combout  & !\regs~626_combout )) ) ) # ( !\regs~616_combout  & ( (!\regs~631_combout  & (\regs~621_combout  & 
// \regs~626_combout )) ) )

	.dataa(!\regs~631_combout ),
	.datab(gnd),
	.datac(!\regs~621_combout ),
	.datad(!\regs~626_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_RTM029_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_RTM029 .extended_lut = "off";
defparam \ss5|OUT~6_RTM029 .lut_mask = 64'h000A000A05F005F0;
defparam \ss5|OUT~6_RTM029 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N28
dffeas \ss5|OUT~6_NEW_REG26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~6_RTM029_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hex_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~6_OTERM27 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG26 .is_wysiwyg = "true";
defparam \ss5|OUT~6_NEW_REG26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N54
cyclonev_lcell_comb \ss5|OUT~6_NEW_REG26_RTM028 (
// Equation(s):
// \ss5|OUT~6_NEW_REG26_RTM028_combout  = ( !\ss5|OUT~6_OTERM27  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~6_OTERM27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_NEW_REG26_RTM028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG26_RTM028 .extended_lut = "off";
defparam \ss5|OUT~6_NEW_REG26_RTM028 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~6_NEW_REG26_RTM028 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \ledr_out[0]~0 (
// Equation(s):
// \ledr_out[0]~0_combout  = ( \MemWE~0_combout  & ( (MAR[5] & (\dmem~33_combout  & (\Equal2~1_combout  & \Equal2~6_combout ))) ) )

	.dataa(!MAR[5]),
	.datab(!\dmem~33_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledr_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledr_out[0]~0 .extended_lut = "off";
defparam \ledr_out[0]~0 .lut_mask = 64'h0000000000010001;
defparam \ledr_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N47
dffeas \ledr_out[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~531_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[0] .is_wysiwyg = "true";
defparam \ledr_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N2
dffeas \ledr_out[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~526_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[1] .is_wysiwyg = "true";
defparam \ledr_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N58
dffeas \ledr_out[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~521_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[2] .is_wysiwyg = "true";
defparam \ledr_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N16
dffeas \ledr_out[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~516_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[3] .is_wysiwyg = "true";
defparam \ledr_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N49
dffeas \ledr_out[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~551_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[4] .is_wysiwyg = "true";
defparam \ledr_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \ledr_out[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~546_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[5] .is_wysiwyg = "true";
defparam \ledr_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N55
dffeas \ledr_out[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~541_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[6] .is_wysiwyg = "true";
defparam \ledr_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N4
dffeas \ledr_out[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~536_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[7] .is_wysiwyg = "true";
defparam \ledr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \ledr_out[8]~feeder (
// Equation(s):
// \ledr_out[8]~feeder_combout  = ( \regs~571_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~571_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledr_out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledr_out[8]~feeder .extended_lut = "off";
defparam \ledr_out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ledr_out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N55
dffeas \ledr_out[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ledr_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[8] .is_wysiwyg = "true";
defparam \ledr_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \ledr_out[9]~5 (
// Equation(s):
// \ledr_out[9]~5_combout  = ( !\regs~566_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~566_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ledr_out[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ledr_out[9]~5 .extended_lut = "off";
defparam \ledr_out[9]~5 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ledr_out[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \ledr_out[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ledr_out[9]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ledr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ledr_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ledr_out[9] .is_wysiwyg = "true";
defparam \ledr_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y17_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
