<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DKLED_TM1638.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIAXUNG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CHIAXUNG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CHIAXUNG.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CHIAXUNG_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DKLEDSANGDAN_TATHET_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DKLEDSANGDAN_TATHET_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DKLEDSANGDAN_TATHET_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DKLED_TM1638_SANGDAN.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DKLED_TM1638_SANGDAN.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DKLED_TM1638_SANGDAN.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DKLED_TM1638_SANGDAN.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DKLED_TM1638_SANGDAN.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DKLED_TM1638_SANGDAN.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DKLED_TM1638_SANGDAN.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DKLED_TM1638_SANGDAN.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DKLED_TM1638_SANGDAN.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DKLED_TM1638_SANGDAN.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DKLED_TM1638_SANGDAN.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DKLED_TM1638_SANGDAN.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DKLED_TM1638_SANGDAN.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DKLED_TM1638_SANGDAN.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DKLED_TM1638_SANGDAN.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DKLED_TM1638_SANGDAN_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DKLED_TM1638_SANGDAN_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DKLED_TM1638_SANGDAN_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DKLED_TM1638_SANGDAN_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DKLED_TM1638_SANGDAN_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DKLED_TM1638_SANGDAN_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DKLED_TM1638_SANGDAN_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DKLED_TM1638_SANGDAN_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DKLED_TM1638_SANGDAN_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DKLED_TM1638_SANGDAN_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DKLED_TM1638_SANGDAN_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dkled_tm1638_sangdan.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dkled_tm1638_sangdan.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dkled_tm1638_sangdan.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1695777846" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1695777846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695781135" xil_pn:in_ck="-3230648940172043187" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1695781135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Control8Led_sangtatdan_1sw/dkledsangtatdan.v"/>
      <outfile xil_pn:name="../TM1638/TM1638.v"/>
      <outfile xil_pn:name="CHIAXUNG.v"/>
      <outfile xil_pn:name="CHIAXUNG_test.v"/>
      <outfile xil_pn:name="DKLEDSANGDAN_TATHET_test.v"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.v"/>
    </transform>
    <transform xil_pn:end_ts="1695778766" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7966672347826017919" xil_pn:start_ts="1695778766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695778766" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8838556837555533953" xil_pn:start_ts="1695778766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695781135" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7467431774509488688" xil_pn:start_ts="1695781135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695781135" xil_pn:in_ck="-3230648940172043187" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1695781135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Control8Led_sangtatdan_1sw/dkledsangtatdan.v"/>
      <outfile xil_pn:name="../TM1638/TM1638.v"/>
      <outfile xil_pn:name="CHIAXUNG.v"/>
      <outfile xil_pn:name="CHIAXUNG_test.v"/>
      <outfile xil_pn:name="DKLEDSANGDAN_TATHET_test.v"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.v"/>
    </transform>
    <transform xil_pn:end_ts="1695781139" xil_pn:in_ck="-3230648940172043187" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="434196007330332255" xil_pn:start_ts="1695781135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DKLEDSANGDAN_TATHET_test_beh.prj"/>
      <outfile xil_pn:name="DKLEDSANGDAN_TATHET_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1695781139" xil_pn:in_ck="-4412774309970991780" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2605759592063605602" xil_pn:start_ts="1695781139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DKLEDSANGDAN_TATHET_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1695779340" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1695779340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695779340" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3364245177449368534" xil_pn:start_ts="1695779340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695779340" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7467431774509488688" xil_pn:start_ts="1695779340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695779340" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1695779340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695779340" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3709550308654093848" xil_pn:start_ts="1695779340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695779340" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1695779340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695779340" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8713127300835466790" xil_pn:start_ts="1695779340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695781722" xil_pn:in_ck="5191904255992239463" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2041744355874825315" xil_pn:start_ts="1695781708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.lso"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.ngc"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.ngr"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.prj"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.stx"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.syr"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.xst"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1695780301" xil_pn:in_ck="-1379985979726492963" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="632825762203262611" xil_pn:start_ts="1695780301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695781730" xil_pn:in_ck="-6177068721447375500" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4567441318552664301" xil_pn:start_ts="1695781722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.bld"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.ngd"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695781736" xil_pn:in_ck="-1101033105494622091" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1695781730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.pcf"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_map.map"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_map.mrp"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_map.ncd"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_map.ngm"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_map.xrpt"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_summary.xml"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695781772" xil_pn:in_ck="6280684184399978766" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1695781736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.ncd"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.pad"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.par"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.ptwx"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.unroutes"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.xpi"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_pad.csv"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_pad.txt"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695781781" xil_pn:in_ck="-1379985979726500588" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1695781772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dkled_tm1638_sangdan.bgn"/>
      <outfile xil_pn:name="dkled_tm1638_sangdan.bit"/>
      <outfile xil_pn:name="dkled_tm1638_sangdan.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1695781781" xil_pn:in_ck="-1979189871566870370" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1695781781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1695781772" xil_pn:in_ck="-7054947757714213903" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1695781768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.twr"/>
      <outfile xil_pn:name="DKLED_TM1638_SANGDAN.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
