INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/multiple_execution/new/project_reti_logiche_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
