// Seed: 3846362460
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    output wand id_4,
    output wire id_5,
    input wor id_6
    , id_21, id_22,
    input supply0 id_7,
    input wor id_8
    , id_23, id_24,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input supply0 id_12,
    output tri id_13,
    input tri id_14,
    input supply1 id_15,
    output wire id_16,
    output supply1 id_17,
    input wand id_18,
    input supply1 id_19
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    input wor id_3,
    output logic id_4,
    input tri id_5,
    output supply1 id_6
);
  always @(id_5) id_4 <= 1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_0,
      id_6,
      id_2,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_1,
      id_0,
      id_6,
      id_1,
      id_1,
      id_2,
      id_6,
      id_3,
      id_3
  );
  id_8(
      .id_0(id_2), .id_1(1), .id_2(0)
  );
endmodule
