gate and
inputs i0 i1
outputs o
1 1 1
end

gate or
inputs i0 i1
outputs o
1 0 1
0 1 1
1 1 1
end

network
inputs a b
outputs a&b a|b
gate a1 and
gate o1 or
a1.i0->o1.i0
end
