m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/uart_rx/prj/simulation/questa
T_opt
!s110 1726454477
VMWdW5B]BdhYc?GP8;VbK90
04 16 4 work uart_receiver_tb fast 0
=3-00d861e3bc76-66e79acc-234-38fc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vbaud_select
Z2 !s110 1726454470
!i10b 1
!s100 jAcGBo:IAO;g9MX4WZM:02
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IoD4kH;i=gPDPj=l:S^l053
R0
w1726454334
8D:/git-repository/fpga_training/uart_rx/rtl/baud_select.v
FD:/git-repository/fpga_training/uart_rx/rtl/baud_select.v
!i122 35
L0 1 66
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1726454470.000000
!s107 D:/git-repository/fpga_training/uart_rx/rtl/baud_select.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/baud_select.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_rx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_div_2khz
R2
!i10b 1
!s100 gWb1@0NzJnfYDI1W<kN_i0
R3
I09D:e37O4lPj;E:i4D;:b3
R0
w1723186335
8D:/git-repository/fpga_training/uart_rx/rtl/clk_div_2khz.v
FD:/git-repository/fpga_training/uart_rx/rtl/clk_div_2khz.v
!i122 34
L0 1 20
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/uart_rx/rtl/clk_div_2khz.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/clk_div_2khz.v|
!i113 0
R7
R8
R1
vfifo_div_clk
R2
!i10b 1
!s100 5T4:dDcDSQ]JU23;H?emF1
R3
IEXna`CP54ddfJRm?29Hma1
R0
w1726211148
8D:/git-repository/fpga_training/uart_rx/rtl/fifo_div_clk.v
FD:/git-repository/fpga_training/uart_rx/rtl/fifo_div_clk.v
!i122 33
L0 2 23
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/uart_rx/rtl/fifo_div_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/fifo_div_clk.v|
!i113 0
R7
R8
R1
vkey_filter
Z9 !s110 1726454469
!i10b 1
!s100 c7>^m]dH2Lfm06jXDZe=E3
R3
IIoQ95<T5bbcM`87iDMXJ43
R0
w1725360467
8D:/git-repository/fpga_training/uart_rx/rtl/key_filter.v
FD:/git-repository/fpga_training/uart_rx/rtl/key_filter.v
!i122 32
L0 3 52
R4
R5
r1
!s85 0
31
Z10 !s108 1726454469.000000
!s107 D:/git-repository/fpga_training/uart_rx/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/key_filter.v|
!i113 0
R7
R8
R1
vpulse_cnt
R9
!i10b 1
!s100 5F12<Kn79X_K84Hk`:YJ<0
R3
IfGkE@Whg;I;injcCDQcXm3
R0
w1726450094
8D:/git-repository/fpga_training/uart_rx/rtl/pulse_cnt.v
FD:/git-repository/fpga_training/uart_rx/rtl/pulse_cnt.v
!i122 31
L0 1 28
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/uart_rx/rtl/pulse_cnt.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/pulse_cnt.v|
!i113 0
R7
R8
R1
vrx_fifo
R9
!i10b 1
!s100 ZGo>QV9WVGDH=LBBgKOnA1
R3
I7VhE3YcN3GKQ^iH;VoY9D0
R0
w1726210806
8D:/git-repository/fpga_training/uart_rx/prj/rx_fifo.v
FD:/git-repository/fpga_training/uart_rx/prj/rx_fifo.v
!i122 30
L0 40 56
R4
R5
r1
!s85 0
31
Z11 !s108 1726454468.000000
!s107 D:/git-repository/fpga_training/uart_rx/prj/rx_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/prj|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/prj/rx_fifo.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_rx/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vseg_ctrl
Z12 !s110 1726454468
!i10b 1
!s100 AQ71B43WJViFM=8a[z>]U0
R3
Ie1XY[[URLXXJkgfJObEhR0
R0
w1723186538
8D:/git-repository/fpga_training/uart_rx/rtl/seg_ctrl.v
FD:/git-repository/fpga_training/uart_rx/rtl/seg_ctrl.v
!i122 29
L0 1 61
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/uart_rx/rtl/seg_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/seg_ctrl.v|
!i113 0
R7
R8
R1
vseven_tube
R12
!i10b 1
!s100 m3P3iA`Fed331l2o8cZAc2
R3
IJ1I7=[Y55lXCn>RNMdRDL3
R0
w1726453524
8D:/git-repository/fpga_training/uart_rx/rtl/seven_tube.v
FD:/git-repository/fpga_training/uart_rx/rtl/seven_tube.v
!i122 28
L0 1 24
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/uart_rx/rtl/seven_tube.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/seven_tube.v|
!i113 0
R7
R8
R1
vuart_clk_div
R12
!i10b 1
!s100 5ff[zlc:>[PO]PMGX^mDi3
R3
Ij>heTQfaF7XlW3QaOMeYa3
R0
w1726306461
8D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v
FD:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v
!i122 27
L0 1 25
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/uart_clk_div.v|
!i113 0
R7
R8
R1
vuart_receiver
R12
!i10b 1
!s100 n1N>coc:z3VXHIiWcK@PH3
R3
I_:lbdW<P[<aR0]?>Y_2BJ3
R0
w1726453448
8D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v
FD:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v
!i122 26
L0 1 114
R4
R5
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/uart_receiver.v|
!i113 0
R7
R8
R1
vuart_receiver_tb
Z13 !s110 1726454467
!i10b 1
!s100 X9VbcOON41kbzEIkM6Un91
R3
Im[X_<57IMd]c;2@2[VT1M2
R0
w1726454452
8D:/git-repository/fpga_training/uart_rx/sim/uart_receiver_tb.v
FD:/git-repository/fpga_training/uart_rx/sim/uart_receiver_tb.v
!i122 25
L0 3 91
R4
R5
r1
!s85 0
31
Z14 !s108 1726454467.000000
!s107 D:/git-repository/fpga_training/uart_rx/sim/uart_receiver_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/sim/uart_receiver_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_rx/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vuart_rx
R13
!i10b 1
!s100 Qa:KTbV33W7E9E8W7VOf_3
R3
I<bVn@b^UNeFC@Maa3WMb:0
R0
w1726193444
8D:/git-repository/fpga_training/uart_rx/rtl/uart_rx.v
FD:/git-repository/fpga_training/uart_rx/rtl/uart_rx.v
!i122 24
L0 3 68
R4
R5
r1
!s85 0
31
R14
!s107 D:/git-repository/fpga_training/uart_rx/rtl/uart_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_rx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_rx/rtl/uart_rx.v|
!i113 0
R7
R8
R1
