;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	SUB 12, @10
	SPL <121, 103
	CMP 0, 900
	SPL <121, 103
	DJN 0, 160
	SPL <121, 103
	JMN @12, #203
	SPL <121, 103
	SPL <121, 103
	SUB 12, @10
	SPL -2, @-29
	SUB -1, 2
	SUB -1, 2
	JMP @0, 31
	SPL <121, 103
	DJN -1, @-629
	MOV -11, <-20
	SLT @120, @30
	MOV <0, 16
	MOV <0, 16
	SUB <12, @910
	SUB #0, 31
	SUB 0, 300
	SUB 0, 300
	MOV #0, 31
	DJN @-580, 1
	JMP <121, #106
	SLT <0, 16
	SUB #72, @200
	SLT <0, 16
	SLT <0, 16
	ADD -1, <-29
	SLT 121, -9
	CMP 0, 900
	CMP 0, 900
	SUB @121, @106
	DJN -1, @-629
	DJN @-580, 1
	CMP @121, 106
	SLT 121, -9
	CMP -207, <-120
	SPL 0, <922
	CMP -207, <-120
	CMP -207, <-120
