<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-uctlx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-uctlx-defs.h</h1><a href="cvmx-uctlx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-uctlx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon uctlx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_UCTLX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_UCTLX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#aca67fcd5ab9ca4bc54b06bc744e334bd" title="cvmx-uctlx-defs.h">CVMX_UCTLX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00059"></a>00059         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00060"></a>00060         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00061"></a>00061         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00062"></a>00062         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00063"></a>00063         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00064"></a>00064             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00065"></a>00065                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F0000A0ull);
<a name="l00066"></a>00066             <span class="keywordflow">break</span>;
<a name="l00067"></a>00067         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00068"></a>00068             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00069"></a>00069                 <span class="keywordflow">if</span> ((offset == 0))
<a name="l00070"></a>00070                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000008ull);
<a name="l00071"></a>00071             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00072"></a>00072                 <span class="keywordflow">if</span> ((offset == 0))
<a name="l00073"></a>00073                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000008ull);
<a name="l00074"></a>00074 
<a name="l00075"></a>00075             <span class="keywordflow">break</span>;
<a name="l00076"></a>00076     }
<a name="l00077"></a>00077     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_BIST_STATUS (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00078"></a>00078     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F0000A0ull);
<a name="l00079"></a>00079 }
<a name="l00080"></a>00080 <span class="preprocessor">#else</span>
<a name="l00081"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aca67fcd5ab9ca4bc54b06bc744e334bd">00081</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#aca67fcd5ab9ca4bc54b06bc744e334bd" title="cvmx-uctlx-defs.h">CVMX_UCTLX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset __attribute__ ((unused)))
<a name="l00082"></a>00082 {
<a name="l00083"></a>00083     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00084"></a>00084         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00085"></a>00085         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00086"></a>00086         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00087"></a>00087         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00088"></a>00088         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00089"></a>00089             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F0000A0ull);
<a name="l00090"></a>00090         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00091"></a>00091             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00092"></a>00092                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000008ull);
<a name="l00093"></a>00093             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00094"></a>00094                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000008ull);
<a name="l00095"></a>00095 
<a name="l00096"></a>00096     }
<a name="l00097"></a>00097     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F0000A0ull);
<a name="l00098"></a>00098 }
<a name="l00099"></a>00099 <span class="preprocessor">#endif</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a2faaf94146cadc431b583390d29d1c23">CVMX_UCTLX_CLK_RST_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00105"></a>00105           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00106"></a>00106           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00107"></a>00107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00108"></a>00108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00109"></a>00109         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_CLK_RST_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00110"></a>00110     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000000ull);
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 <span class="preprocessor">#else</span>
<a name="l00113"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a2faaf94146cadc431b583390d29d1c23">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_CLK_RST_CTL(offset) (CVMX_ADD_IO_SEG(0x000118006F000000ull))</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#ae6b3d943c89ea852c68fedb41414a6c5">CVMX_UCTLX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">if</span> (!(
<a name="l00119"></a>00119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00120"></a>00120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00121"></a>00121         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00122"></a>00122     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000000ull);
<a name="l00123"></a>00123 }
<a name="l00124"></a>00124 <span class="preprocessor">#else</span>
<a name="l00125"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ae6b3d943c89ea852c68fedb41414a6c5">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180068000000ull))</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a44cfa4dd61c1d8e96cdcaa5edbe074d8">CVMX_UCTLX_ECC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00129"></a>00129 {
<a name="l00130"></a>00130     <span class="keywordflow">if</span> (!(
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00132"></a>00132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00133"></a>00133         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_ECC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00134"></a>00134     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000F0ull);
<a name="l00135"></a>00135 }
<a name="l00136"></a>00136 <span class="preprocessor">#else</span>
<a name="l00137"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a44cfa4dd61c1d8e96cdcaa5edbe074d8">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_ECC(offset) (CVMX_ADD_IO_SEG(0x00011800680000F0ull))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#aafd9ef6cc25ba70e5b353c21dc712e0f">CVMX_UCTLX_EHCI_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00145"></a>00145           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00146"></a>00146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_EHCI_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000080ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aafd9ef6cc25ba70e5b353c21dc712e0f">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_EHCI_CTL(offset) (CVMX_ADD_IO_SEG(0x000118006F000080ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#adb115285443d7e031752eb94c1d37501">CVMX_UCTLX_EHCI_FLA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00159"></a>00159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00160"></a>00160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00161"></a>00161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00162"></a>00162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00163"></a>00163         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_EHCI_FLA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00164"></a>00164     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F0000A8ull);
<a name="l00165"></a>00165 }
<a name="l00166"></a>00166 <span class="preprocessor">#else</span>
<a name="l00167"></a><a class="code" href="cvmx-uctlx-defs_8h.html#adb115285443d7e031752eb94c1d37501">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_EHCI_FLA(offset) (CVMX_ADD_IO_SEG(0x000118006F0000A8ull))</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a9203d59a271127050ac13b45451f87d0">CVMX_UCTLX_ERTO_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00171"></a>00171 {
<a name="l00172"></a>00172     <span class="keywordflow">if</span> (!(
<a name="l00173"></a>00173           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00174"></a>00174           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00175"></a>00175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00178"></a>00178         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_ERTO_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00179"></a>00179     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000090ull);
<a name="l00180"></a>00180 }
<a name="l00181"></a>00181 <span class="preprocessor">#else</span>
<a name="l00182"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a9203d59a271127050ac13b45451f87d0">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_ERTO_CTL(offset) (CVMX_ADD_IO_SEG(0x000118006F000090ull))</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a0feee29e7813c4aec9ef6bfab47603cc">CVMX_UCTLX_HOST_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00186"></a>00186 {
<a name="l00187"></a>00187     <span class="keywordflow">if</span> (!(
<a name="l00188"></a>00188           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00189"></a>00189           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00190"></a>00190         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_HOST_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00191"></a>00191     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000E0ull);
<a name="l00192"></a>00192 }
<a name="l00193"></a>00193 <span class="preprocessor">#else</span>
<a name="l00194"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a0feee29e7813c4aec9ef6bfab47603cc">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_HOST_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800680000E0ull))</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#abf9f6c5bbb8c81fe8e4562bf7a39d8c4">CVMX_UCTLX_IF_ENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00198"></a>00198 {
<a name="l00199"></a>00199     <span class="keywordflow">if</span> (!(
<a name="l00200"></a>00200           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00201"></a>00201           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00205"></a>00205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_IF_ENA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000030ull);
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-uctlx-defs_8h.html#abf9f6c5bbb8c81fe8e4562bf7a39d8c4">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_IF_ENA(offset) (CVMX_ADD_IO_SEG(0x000118006F000030ull))</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#abaa317707c0554c6f14e97ea4c348e36">CVMX_UCTLX_INTSTAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="keywordflow">if</span> (!(
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00217"></a>00217         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_INTSTAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00218"></a>00218     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000030ull);
<a name="l00219"></a>00219 }
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="cvmx-uctlx-defs_8h.html#abaa317707c0554c6f14e97ea4c348e36">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_INTSTAT(offset) (CVMX_ADD_IO_SEG(0x0001180068000030ull))</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a8193c20a439da54fed04bef2235ffa85">CVMX_UCTLX_INT_ENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (!(
<a name="l00227"></a>00227           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00229"></a>00229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00230"></a>00230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00231"></a>00231           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00232"></a>00232         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_INT_ENA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00233"></a>00233     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000028ull);
<a name="l00234"></a>00234 }
<a name="l00235"></a>00235 <span class="preprocessor">#else</span>
<a name="l00236"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a8193c20a439da54fed04bef2235ffa85">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_INT_ENA(offset) (CVMX_ADD_IO_SEG(0x000118006F000028ull))</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#aa3c3dae00f7685d6c80390bb8f047669">CVMX_UCTLX_INT_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00240"></a>00240 {
<a name="l00241"></a>00241     <span class="keywordflow">if</span> (!(
<a name="l00242"></a>00242           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00243"></a>00243           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00244"></a>00244           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00245"></a>00245           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_INT_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000020ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aa3c3dae00f7685d6c80390bb8f047669">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_INT_REG(offset) (CVMX_ADD_IO_SEG(0x000118006F000020ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#ab5b87ac210fb385796d7e65edc58a7df">CVMX_UCTLX_OHCI_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00258"></a>00258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00259"></a>00259           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00260"></a>00260           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00261"></a>00261           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00262"></a>00262         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_OHCI_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00263"></a>00263     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000088ull);
<a name="l00264"></a>00264 }
<a name="l00265"></a>00265 <span class="preprocessor">#else</span>
<a name="l00266"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ab5b87ac210fb385796d7e65edc58a7df">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_OHCI_CTL(offset) (CVMX_ADD_IO_SEG(0x000118006F000088ull))</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#aeb916192cbf054de3393d5ab80744c14">CVMX_UCTLX_ORTO_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00270"></a>00270 {
<a name="l00271"></a>00271     <span class="keywordflow">if</span> (!(
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00273"></a>00273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00274"></a>00274           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00275"></a>00275           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00276"></a>00276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00277"></a>00277         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_ORTO_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00278"></a>00278     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000098ull);
<a name="l00279"></a>00279 }
<a name="l00280"></a>00280 <span class="preprocessor">#else</span>
<a name="l00281"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aeb916192cbf054de3393d5ab80744c14">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_ORTO_CTL(offset) (CVMX_ADD_IO_SEG(0x000118006F000098ull))</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a088e7b66b6ea2076e8ecadaa1919bf94">CVMX_UCTLX_PORTX_CFG_HS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00285"></a>00285 {
<a name="l00286"></a>00286     <span class="keywordflow">if</span> (!(
<a name="l00287"></a>00287           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00288"></a>00288           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00289"></a>00289         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_PORTX_CFG_HS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00290"></a>00290     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000040ull);
<a name="l00291"></a>00291 }
<a name="l00292"></a>00292 <span class="preprocessor">#else</span>
<a name="l00293"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a088e7b66b6ea2076e8ecadaa1919bf94">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_PORTX_CFG_HS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180068000040ull))</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#ac4fb0d8e163d4804181ed957e609c4b1">CVMX_UCTLX_PORTX_CFG_SS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00297"></a>00297 {
<a name="l00298"></a>00298     <span class="keywordflow">if</span> (!(
<a name="l00299"></a>00299           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00300"></a>00300           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00301"></a>00301         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_PORTX_CFG_SS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00302"></a>00302     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000048ull);
<a name="l00303"></a>00303 }
<a name="l00304"></a>00304 <span class="preprocessor">#else</span>
<a name="l00305"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ac4fb0d8e163d4804181ed957e609c4b1">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_PORTX_CFG_SS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180068000048ull))</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a9a56f39b09bb07b4816039145854b0b5">CVMX_UCTLX_PORTX_CR_DBG_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00309"></a>00309 {
<a name="l00310"></a>00310     <span class="keywordflow">if</span> (!(
<a name="l00311"></a>00311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_PORTX_CR_DBG_CFG(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000050ull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a9a56f39b09bb07b4816039145854b0b5">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_PORTX_CR_DBG_CFG(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180068000050ull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#ae9f9a72987dc2042514f4cc949f11063">CVMX_UCTLX_PORTX_CR_DBG_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00324"></a>00324           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset == 0)) &amp;&amp; ((block_id == 0))))))
<a name="l00325"></a>00325         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_PORTX_CR_DBG_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00326"></a>00326     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000058ull);
<a name="l00327"></a>00327 }
<a name="l00328"></a>00328 <span class="preprocessor">#else</span>
<a name="l00329"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ae9f9a72987dc2042514f4cc949f11063">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_PORTX_CR_DBG_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180068000058ull))</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a59165fb8ed41b36f6dad1d201a3db912">CVMX_UCTLX_PPAF_WM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <span class="keywordflow">if</span> (!(
<a name="l00335"></a>00335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00336"></a>00336           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00337"></a>00337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00338"></a>00338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00339"></a>00339         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_PPAF_WM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00340"></a>00340     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000038ull);
<a name="l00341"></a>00341 }
<a name="l00342"></a>00342 <span class="preprocessor">#else</span>
<a name="l00343"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a59165fb8ed41b36f6dad1d201a3db912">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_PPAF_WM(offset) (CVMX_ADD_IO_SEG(0x000118006F000038ull))</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#ac278a37012ad4f4cc0b8ebbd84d44314">CVMX_UCTLX_SHIM_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00347"></a>00347 {
<a name="l00348"></a>00348     <span class="keywordflow">if</span> (!(
<a name="l00349"></a>00349           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00350"></a>00350           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00351"></a>00351         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_SHIM_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00352"></a>00352     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000E8ull);
<a name="l00353"></a>00353 }
<a name="l00354"></a>00354 <span class="preprocessor">#else</span>
<a name="l00355"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ac278a37012ad4f4cc0b8ebbd84d44314">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_SHIM_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800680000E8ull))</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a37d38e71d5b438df837ed1b0adc2c08a">CVMX_UCTLX_SPARE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00359"></a>00359 {
<a name="l00360"></a>00360     <span class="keywordflow">if</span> (!(
<a name="l00361"></a>00361           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00362"></a>00362           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00363"></a>00363         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_SPARE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00364"></a>00364     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180068000010ull);
<a name="l00365"></a>00365 }
<a name="l00366"></a>00366 <span class="preprocessor">#else</span>
<a name="l00367"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a37d38e71d5b438df837ed1b0adc2c08a">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_SPARE0(offset) (CVMX_ADD_IO_SEG(0x0001180068000010ull))</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#aea8dec70af75b622976511b934054db2">CVMX_UCTLX_SPARE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00371"></a>00371 {
<a name="l00372"></a>00372     <span class="keywordflow">if</span> (!(
<a name="l00373"></a>00373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00374"></a>00374           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset == 0)))))
<a name="l00375"></a>00375         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_SPARE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00376"></a>00376     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800680000F8ull);
<a name="l00377"></a>00377 }
<a name="l00378"></a>00378 <span class="preprocessor">#else</span>
<a name="l00379"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aea8dec70af75b622976511b934054db2">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_SPARE1(offset) (CVMX_ADD_IO_SEG(0x00011800680000F8ull))</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#a31ed7f6b4ee1513b46c73367325dc6e9">CVMX_UCTLX_UPHY_CTL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00383"></a>00383 {
<a name="l00384"></a>00384     <span class="keywordflow">if</span> (!(
<a name="l00385"></a>00385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00386"></a>00386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00387"></a>00387           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00388"></a>00388           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_UPHY_CTL_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000008ull);
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a31ed7f6b4ee1513b46c73367325dc6e9">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_UPHY_CTL_STATUS(offset) (CVMX_ADD_IO_SEG(0x000118006F000008ull))</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-uctlx-defs_8h.html#afda4f728e1a67a3095c110807fecd3e9">CVMX_UCTLX_UPHY_PORTX_CTL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00401"></a>00401           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00402"></a>00402           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00403"></a>00403           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00404"></a>00404           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0))))))
<a name="l00405"></a>00405         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_UCTLX_UPHY_PORTX_CTL_STATUS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00406"></a>00406     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000118006F000010ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l00407"></a>00407 }
<a name="l00408"></a>00408 <span class="preprocessor">#else</span>
<a name="l00409"></a><a class="code" href="cvmx-uctlx-defs_8h.html#afda4f728e1a67a3095c110807fecd3e9">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_UCTLX_UPHY_PORTX_CTL_STATUS(offset, block_id) (CVMX_ADD_IO_SEG(0x000118006F000010ull) + (((offset) &amp; 1) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00412"></a>00412 <span class="comment">/**</span>
<a name="l00413"></a>00413 <span class="comment"> * cvmx_uctl#_bist_status</span>
<a name="l00414"></a>00414 <span class="comment"> *</span>
<a name="l00415"></a>00415 <span class="comment"> * This register indicates the results from the built-in self-test (BIST) runs of USBH memories.</span>
<a name="l00416"></a>00416 <span class="comment"> * A 0 indicates pass or never run, a 1 indicates fail. This register can be reset by IOI reset.</span>
<a name="l00417"></a>00417 <span class="comment"> */</span>
<a name="l00418"></a><a class="code" href="unioncvmx__uctlx__bist__status.html">00418</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__bist__status.html" title="cvmx_uctl::_bist_status">cvmx_uctlx_bist_status</a> {
<a name="l00419"></a><a class="code" href="unioncvmx__uctlx__bist__status.html#a615faa04e60d1710b8a7fbbd4a41f2ab">00419</a>     uint64_t <a class="code" href="unioncvmx__uctlx__bist__status.html#a615faa04e60d1710b8a7fbbd4a41f2ab">u64</a>;
<a name="l00420"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html">00420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html">cvmx_uctlx_bist_status_s</a> {
<a name="l00421"></a>00421 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#af53ef46f4b3d1c301117684b8708dd7e">reserved_42_63</a>               : 22;
<a name="l00423"></a>00423     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a6fbbee43d3fe7d4c7f0f2cdc783b19c9">uctl_xm_r_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UCTL AxiMaster read-data FIFO. */</span>
<a name="l00424"></a>00424     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a95422e3b90c6aa336f749d3766869f4b">uctl_xm_w_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UCTL AxiMaster write-data FIFO. */</span>
<a name="l00425"></a>00425     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#aac6bca699d9526ea893039c63a8273a0">reserved_35_39</a>               : 5;
<a name="l00426"></a>00426     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#adc49e54d9517dd316ea81f6ad95147d3">uahc_ram2_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC RxFIFO RAM (RAM2). */</span>
<a name="l00427"></a>00427     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a067cb0a24ec4ec82369f01eae7e543bc">uahc_ram1_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC TxFIFO RAM (RAM1). */</span>
<a name="l00428"></a>00428     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab7b40e6ea3f8b27f7fe0272c515d05bf">uahc_ram0_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC descriptor/register cache (RAM0). */</span>
<a name="l00429"></a>00429     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a6ba38da308c8859e75d7c03bf035585d">reserved_10_31</a>               : 22;
<a name="l00430"></a>00430     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ae8400b08f4bd8070844d9671aba0ccd6">uctl_xm_r_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UCTL AxiMaster read-data FIFO. */</span>
<a name="l00431"></a>00431     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#af6a878cfc367ffe74fbbf7e2fc7adad1">uctl_xm_w_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UCTL AxiMaster write-data FIFO. */</span>
<a name="l00432"></a>00432     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a976dfd22a1095f282cce13928f0b0978">reserved_6_7</a>                 : 2;
<a name="l00433"></a>00433     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab85c1a04bff4b682a895cb3142c91c74">data_bis</a>                     : 1;  <span class="comment">/**&lt; UAHC EHCI Data Ram Bist Status */</span>
<a name="l00434"></a>00434     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a84fd905ff3234a423904a9d2825d627e">desc_bis</a>                     : 1;  <span class="comment">/**&lt; UAHC EHCI Descriptor Ram Bist Status */</span>
<a name="l00435"></a>00435     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab104ca0e7b2a8881cb15d60a80698ded">erbm_bis</a>                     : 1;  <span class="comment">/**&lt; UCTL EHCI Read Buffer Memory Bist Status */</span>
<a name="l00436"></a>00436     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#aa536471bb961e3d5e2938ce4ecd797fd">reserved_0_2</a>                 : 3;
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#aa536471bb961e3d5e2938ce4ecd797fd">00438</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#aa536471bb961e3d5e2938ce4ecd797fd">reserved_0_2</a>                 : 3;
<a name="l00439"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab104ca0e7b2a8881cb15d60a80698ded">00439</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab104ca0e7b2a8881cb15d60a80698ded">erbm_bis</a>                     : 1;
<a name="l00440"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a84fd905ff3234a423904a9d2825d627e">00440</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a84fd905ff3234a423904a9d2825d627e">desc_bis</a>                     : 1;
<a name="l00441"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab85c1a04bff4b682a895cb3142c91c74">00441</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab85c1a04bff4b682a895cb3142c91c74">data_bis</a>                     : 1;
<a name="l00442"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a976dfd22a1095f282cce13928f0b0978">00442</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a976dfd22a1095f282cce13928f0b0978">reserved_6_7</a>                 : 2;
<a name="l00443"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#af6a878cfc367ffe74fbbf7e2fc7adad1">00443</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#af6a878cfc367ffe74fbbf7e2fc7adad1">uctl_xm_w_bist_status</a>        : 1;
<a name="l00444"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ae8400b08f4bd8070844d9671aba0ccd6">00444</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ae8400b08f4bd8070844d9671aba0ccd6">uctl_xm_r_bist_status</a>        : 1;
<a name="l00445"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a6ba38da308c8859e75d7c03bf035585d">00445</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a6ba38da308c8859e75d7c03bf035585d">reserved_10_31</a>               : 22;
<a name="l00446"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab7b40e6ea3f8b27f7fe0272c515d05bf">00446</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#ab7b40e6ea3f8b27f7fe0272c515d05bf">uahc_ram0_bist_ndone</a>         : 1;
<a name="l00447"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a067cb0a24ec4ec82369f01eae7e543bc">00447</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a067cb0a24ec4ec82369f01eae7e543bc">uahc_ram1_bist_ndone</a>         : 1;
<a name="l00448"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#adc49e54d9517dd316ea81f6ad95147d3">00448</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#adc49e54d9517dd316ea81f6ad95147d3">uahc_ram2_bist_ndone</a>         : 1;
<a name="l00449"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#aac6bca699d9526ea893039c63a8273a0">00449</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#aac6bca699d9526ea893039c63a8273a0">reserved_35_39</a>               : 5;
<a name="l00450"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a95422e3b90c6aa336f749d3766869f4b">00450</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a95422e3b90c6aa336f749d3766869f4b">uctl_xm_w_bist_ndone</a>         : 1;
<a name="l00451"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a6fbbee43d3fe7d4c7f0f2cdc783b19c9">00451</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#a6fbbee43d3fe7d4c7f0f2cdc783b19c9">uctl_xm_r_bist_ndone</a>         : 1;
<a name="l00452"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#af53ef46f4b3d1c301117684b8708dd7e">00452</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__s.html#af53ef46f4b3d1c301117684b8708dd7e">reserved_42_63</a>               : 22;
<a name="l00453"></a>00453 <span class="preprocessor">#endif</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__bist__status.html#abf2f9763ee6a258b8c776ccf69b7276f">s</a>;
<a name="l00455"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html">00455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html">cvmx_uctlx_bist_status_cn61xx</a> {
<a name="l00456"></a>00456 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#ab7c72836bb0c326f59a47d4eccc82056">reserved_6_63</a>                : 58;
<a name="l00458"></a>00458     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#af299a6024f68b7860eb7b20376b81a7a">data_bis</a>                     : 1;  <span class="comment">/**&lt; UAHC EHCI Data Ram Bist Status */</span>
<a name="l00459"></a>00459     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#aed1bd92fd68c8a9f7e9d9b29ace13a52">desc_bis</a>                     : 1;  <span class="comment">/**&lt; UAHC EHCI Descriptor Ram Bist Status */</span>
<a name="l00460"></a>00460     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a72ff583b128d087eefd5e97cfb85c2d0">erbm_bis</a>                     : 1;  <span class="comment">/**&lt; UCTL EHCI Read Buffer Memory Bist Status */</span>
<a name="l00461"></a>00461     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a7294e0ef4315011404a8dccebe4d1c1a">orbm_bis</a>                     : 1;  <span class="comment">/**&lt; UCTL OHCI Read Buffer Memory Bist Status */</span>
<a name="l00462"></a>00462     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#abd4bc9371499036336a682afb30aec71">wrbm_bis</a>                     : 1;  <span class="comment">/**&lt; UCTL Write Buffer Memory Bist Sta */</span>
<a name="l00463"></a>00463     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a301d37fe8568b5ff0952c4b898a8e5d1">ppaf_bis</a>                     : 1;  <span class="comment">/**&lt; PP Access FIFO Memory Bist Status */</span>
<a name="l00464"></a>00464 <span class="preprocessor">#else</span>
<a name="l00465"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a301d37fe8568b5ff0952c4b898a8e5d1">00465</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a301d37fe8568b5ff0952c4b898a8e5d1">ppaf_bis</a>                     : 1;
<a name="l00466"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#abd4bc9371499036336a682afb30aec71">00466</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#abd4bc9371499036336a682afb30aec71">wrbm_bis</a>                     : 1;
<a name="l00467"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a7294e0ef4315011404a8dccebe4d1c1a">00467</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a7294e0ef4315011404a8dccebe4d1c1a">orbm_bis</a>                     : 1;
<a name="l00468"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a72ff583b128d087eefd5e97cfb85c2d0">00468</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#a72ff583b128d087eefd5e97cfb85c2d0">erbm_bis</a>                     : 1;
<a name="l00469"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#aed1bd92fd68c8a9f7e9d9b29ace13a52">00469</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#aed1bd92fd68c8a9f7e9d9b29ace13a52">desc_bis</a>                     : 1;
<a name="l00470"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#af299a6024f68b7860eb7b20376b81a7a">00470</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#af299a6024f68b7860eb7b20376b81a7a">data_bis</a>                     : 1;
<a name="l00471"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#ab7c72836bb0c326f59a47d4eccc82056">00471</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html#ab7c72836bb0c326f59a47d4eccc82056">reserved_6_63</a>                : 58;
<a name="l00472"></a>00472 <span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__bist__status.html#acdd0f67f47064d2c061f0fa6f7d8218f">cn61xx</a>;
<a name="l00474"></a><a class="code" href="unioncvmx__uctlx__bist__status.html#a7edf810d779c87834bbbfd429861bc5f">00474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html">cvmx_uctlx_bist_status_cn61xx</a>  <a class="code" href="unioncvmx__uctlx__bist__status.html#a7edf810d779c87834bbbfd429861bc5f">cn63xx</a>;
<a name="l00475"></a><a class="code" href="unioncvmx__uctlx__bist__status.html#a9f7ed0c1b275dc4ff3a1ec2cd4cd1679">00475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html">cvmx_uctlx_bist_status_cn61xx</a>  <a class="code" href="unioncvmx__uctlx__bist__status.html#a9f7ed0c1b275dc4ff3a1ec2cd4cd1679">cn63xxp1</a>;
<a name="l00476"></a><a class="code" href="unioncvmx__uctlx__bist__status.html#a5c36e977701771aeea9403d9badabe8e">00476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html">cvmx_uctlx_bist_status_cn61xx</a>  <a class="code" href="unioncvmx__uctlx__bist__status.html#a5c36e977701771aeea9403d9badabe8e">cn66xx</a>;
<a name="l00477"></a><a class="code" href="unioncvmx__uctlx__bist__status.html#a7e0f35409e917ae52ce2e3e06e09aa6f">00477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html">cvmx_uctlx_bist_status_cn61xx</a>  <a class="code" href="unioncvmx__uctlx__bist__status.html#a7e0f35409e917ae52ce2e3e06e09aa6f">cn68xx</a>;
<a name="l00478"></a><a class="code" href="unioncvmx__uctlx__bist__status.html#a751b9a1a69f4d08092afee22c7640aba">00478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html">cvmx_uctlx_bist_status_cn61xx</a>  <a class="code" href="unioncvmx__uctlx__bist__status.html#a751b9a1a69f4d08092afee22c7640aba">cn68xxp1</a>;
<a name="l00479"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html">00479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html">cvmx_uctlx_bist_status_cn78xx</a> {
<a name="l00480"></a>00480 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a8a0d15b72f7dfac48aff0c9f29132e3e">reserved_42_63</a>               : 22;
<a name="l00482"></a>00482     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aaea9830aa0f1e8e1aa3b75c61b11e107">uctl_xm_r_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UCTL AxiMaster read-data FIFO. */</span>
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a50e0118ab01775fafa6aaf5dc7362929">uctl_xm_w_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UCTL AxiMaster write-data FIFO. */</span>
<a name="l00484"></a>00484     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aaa556021ab06841300dfed32363b8346">reserved_35_39</a>               : 5;
<a name="l00485"></a>00485     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a1165eab375ee0621fd91ebaac0e274e9">uahc_ram2_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC RxFIFO RAM (RAM2). */</span>
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a8b0c7add64b2f5b2935305de4c928fe9">uahc_ram1_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC TxFIFO RAM (RAM1). */</span>
<a name="l00487"></a>00487     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a7a0478c1c527f85f9df23fbc2023c63a">uahc_ram0_bist_ndone</a>         : 1;  <span class="comment">/**&lt; BIST is not complete for the UAHC descriptor/register cache (RAM0). */</span>
<a name="l00488"></a>00488     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#ae2af3cfcacf5d68441512f98aca53182">reserved_10_31</a>               : 22;
<a name="l00489"></a>00489     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a566eeb66e75929648c01da8827fa2bb2">uctl_xm_r_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UCTL AxiMaster read-data FIFO. */</span>
<a name="l00490"></a>00490     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a3794dfb7337579084e98824536cdce0d">uctl_xm_w_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UCTL AxiMaster write-data FIFO. */</span>
<a name="l00491"></a>00491     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a7a544e019003ee28b8df7013a2515e0d">reserved_3_7</a>                 : 5;
<a name="l00492"></a>00492     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aef56c27212f2c3c3afd5ac116770d93b">uahc_ram2_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UAHC RxFIFO RAM (RAM2). */</span>
<a name="l00493"></a>00493     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a73562b9045c164a97fcc05e93ae84612">uahc_ram1_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UAHC TxFIFO RAM (RAM1). */</span>
<a name="l00494"></a>00494     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a1fd8a63d9e237b47598f22f0a10c393a">uahc_ram0_bist_status</a>        : 1;  <span class="comment">/**&lt; BIST status of the UAHC descriptor/register cache (RAM0). */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#else</span>
<a name="l00496"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a1fd8a63d9e237b47598f22f0a10c393a">00496</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a1fd8a63d9e237b47598f22f0a10c393a">uahc_ram0_bist_status</a>        : 1;
<a name="l00497"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a73562b9045c164a97fcc05e93ae84612">00497</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a73562b9045c164a97fcc05e93ae84612">uahc_ram1_bist_status</a>        : 1;
<a name="l00498"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aef56c27212f2c3c3afd5ac116770d93b">00498</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aef56c27212f2c3c3afd5ac116770d93b">uahc_ram2_bist_status</a>        : 1;
<a name="l00499"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a7a544e019003ee28b8df7013a2515e0d">00499</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a7a544e019003ee28b8df7013a2515e0d">reserved_3_7</a>                 : 5;
<a name="l00500"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a3794dfb7337579084e98824536cdce0d">00500</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a3794dfb7337579084e98824536cdce0d">uctl_xm_w_bist_status</a>        : 1;
<a name="l00501"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a566eeb66e75929648c01da8827fa2bb2">00501</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a566eeb66e75929648c01da8827fa2bb2">uctl_xm_r_bist_status</a>        : 1;
<a name="l00502"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#ae2af3cfcacf5d68441512f98aca53182">00502</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#ae2af3cfcacf5d68441512f98aca53182">reserved_10_31</a>               : 22;
<a name="l00503"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a7a0478c1c527f85f9df23fbc2023c63a">00503</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a7a0478c1c527f85f9df23fbc2023c63a">uahc_ram0_bist_ndone</a>         : 1;
<a name="l00504"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a8b0c7add64b2f5b2935305de4c928fe9">00504</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a8b0c7add64b2f5b2935305de4c928fe9">uahc_ram1_bist_ndone</a>         : 1;
<a name="l00505"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a1165eab375ee0621fd91ebaac0e274e9">00505</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a1165eab375ee0621fd91ebaac0e274e9">uahc_ram2_bist_ndone</a>         : 1;
<a name="l00506"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aaa556021ab06841300dfed32363b8346">00506</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aaa556021ab06841300dfed32363b8346">reserved_35_39</a>               : 5;
<a name="l00507"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a50e0118ab01775fafa6aaf5dc7362929">00507</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a50e0118ab01775fafa6aaf5dc7362929">uctl_xm_w_bist_ndone</a>         : 1;
<a name="l00508"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aaea9830aa0f1e8e1aa3b75c61b11e107">00508</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#aaea9830aa0f1e8e1aa3b75c61b11e107">uctl_xm_r_bist_ndone</a>         : 1;
<a name="l00509"></a><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a8a0d15b72f7dfac48aff0c9f29132e3e">00509</a>     uint64_t <a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html#a8a0d15b72f7dfac48aff0c9f29132e3e">reserved_42_63</a>               : 22;
<a name="l00510"></a>00510 <span class="preprocessor">#endif</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__bist__status.html#a72fc312b04b79c60d62250ac0eb65d1b">cn78xx</a>;
<a name="l00512"></a><a class="code" href="unioncvmx__uctlx__bist__status.html#a8a72164bb98e0399d791675d98b3ee73">00512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn78xx.html">cvmx_uctlx_bist_status_cn78xx</a>  <a class="code" href="unioncvmx__uctlx__bist__status.html#a8a72164bb98e0399d791675d98b3ee73">cn78xxp1</a>;
<a name="l00513"></a><a class="code" href="unioncvmx__uctlx__bist__status.html#ab5e681d2b9b7a6e445a50fd79b4395c1">00513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__bist__status_1_1cvmx__uctlx__bist__status__cn61xx.html">cvmx_uctlx_bist_status_cn61xx</a>  <a class="code" href="unioncvmx__uctlx__bist__status.html#ab5e681d2b9b7a6e445a50fd79b4395c1">cnf71xx</a>;
<a name="l00514"></a>00514 };
<a name="l00515"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a581a8719e659186758d36051a38003b8">00515</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__bist__status.html" title="cvmx_uctl::_bist_status">cvmx_uctlx_bist_status</a> <a class="code" href="unioncvmx__uctlx__bist__status.html" title="cvmx_uctl::_bist_status">cvmx_uctlx_bist_status_t</a>;
<a name="l00516"></a>00516 <span class="comment"></span>
<a name="l00517"></a>00517 <span class="comment">/**</span>
<a name="l00518"></a>00518 <span class="comment"> * cvmx_uctl#_clk_rst_ctl</span>
<a name="l00519"></a>00519 <span class="comment"> *</span>
<a name="l00520"></a>00520 <span class="comment"> * CLK_RST_CTL = Clock and Reset Control Reigster</span>
<a name="l00521"></a>00521 <span class="comment"> * This register controls the frequceny of hclk and resets for hclk and phy clocks. It also controls Simulation modes and Bists.</span>
<a name="l00522"></a>00522 <span class="comment"> */</span>
<a name="l00523"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html">00523</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html" title="cvmx_uctl::_clk_rst_ctl">cvmx_uctlx_clk_rst_ctl</a> {
<a name="l00524"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#afdf23761df84206c198129343734115e">00524</a>     uint64_t <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#afdf23761df84206c198129343734115e">u64</a>;
<a name="l00525"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">00525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">cvmx_uctlx_clk_rst_ctl_s</a> {
<a name="l00526"></a>00526 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#add41eea1881c9049a15765f044f3ef16">reserved_25_63</a>               : 39;
<a name="l00528"></a>00528     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a91496e2557269edbd8021be5a552eb3f">clear_bist</a>                   : 1;  <span class="comment">/**&lt; Clear BIST on the HCLK memories */</span>
<a name="l00529"></a>00529     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a0e9f99fd21b4cb577200a8167b0c8af0">start_bist</a>                   : 1;  <span class="comment">/**&lt; Starts BIST on the HCLK memories during 0-to-1</span>
<a name="l00530"></a>00530 <span class="comment">                                                         transition. */</span>
<a name="l00531"></a>00531     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a53c9de24efd2fec1051abe8d13bbee32">ehci_sm</a>                      : 1;  <span class="comment">/**&lt; Only set it during simulation time. When set to 1,</span>
<a name="l00532"></a>00532 <span class="comment">                                                         this bit sets the PHY in a non-driving mode so the</span>
<a name="l00533"></a>00533 <span class="comment">                                                         EHCI can detect device connection.</span>
<a name="l00534"></a>00534 <span class="comment">                                                         Note: it must not be set to 1, during normal</span>
<a name="l00535"></a>00535 <span class="comment">                                                         operation. */</span>
<a name="l00536"></a>00536     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3523fa28ae82981645e750a97505bbb6">ohci_clkcktrst</a>               : 1;  <span class="comment">/**&lt; Clear clock reset. Active low.  OHCI initial reset</span>
<a name="l00537"></a>00537 <span class="comment">                                                         signal for the DPLL block. This is only needed by</span>
<a name="l00538"></a>00538 <span class="comment">                                                         simulation. The duration of the reset  in simulation</span>
<a name="l00539"></a>00539 <span class="comment">                                                         must be the same as HRST.</span>
<a name="l00540"></a>00540 <span class="comment">                                                         Note: it must be set to 1 during normal operation. */</span>
<a name="l00541"></a>00541     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a2104e1154cddb9696ddabcf1bef66ab6">ohci_sm</a>                      : 1;  <span class="comment">/**&lt; OHCI Simulation Mode. It selects the counter value</span>
<a name="l00542"></a>00542 <span class="comment">                                                          for simulation or real time for 1 ms.</span>
<a name="l00543"></a>00543 <span class="comment">                                                         - 0: counter full 1ms; 1: simulation time. */</span>
<a name="l00544"></a>00544     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3c73642c040e361f62f9812edabf601a">ohci_susp_lgcy</a>               : 1;  <span class="comment">/**&lt; OHCI Clock Control Signal. Note: This bit must be</span>
<a name="l00545"></a>00545 <span class="comment">                                                         set to 0 if the OHCI 48/12Mhz clocks must be</span>
<a name="l00546"></a>00546 <span class="comment">                                                         suspended when the EHCI and OHCI controllers are</span>
<a name="l00547"></a>00547 <span class="comment">                                                         not active. */</span>
<a name="l00548"></a>00548     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#ae72ea84d2ceb4b49be1f3c651855190b">app_start_clk</a>                : 1;  <span class="comment">/**&lt; OHCI Clock Control Signal. When the OHCI clocks are</span>
<a name="l00549"></a>00549 <span class="comment">                                                         suspended, the system has to assert this signal to</span>
<a name="l00550"></a>00550 <span class="comment">                                                         start the clocks (12 and 48 Mhz). */</span>
<a name="l00551"></a>00551     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a797f9d055de2fcdeaf18cfa4d3ce300b">o_clkdiv_rst</a>                 : 1;  <span class="comment">/**&lt; OHCI 12Mhz  clock divider reset. Active low. When</span>
<a name="l00552"></a>00552 <span class="comment">                                                         set to 0, divider is held in reset.</span>
<a name="l00553"></a>00553 <span class="comment">                                                         The reset to the divider is also asserted when core</span>
<a name="l00554"></a>00554 <span class="comment">                                                         reset is asserted. */</span>
<a name="l00555"></a>00555     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#ab20e53611643d639861ba08ba7b3710f">h_clkdiv_byp</a>                 : 1;  <span class="comment">/**&lt; Used to enable the bypass input to the USB_CLK_DIV */</span>
<a name="l00556"></a>00556     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a100a2c23a5d1bc001ebd318059bb91d0">h_clkdiv_rst</a>                 : 1;  <span class="comment">/**&lt; Host clock divider reset. Active low. When set to 0,</span>
<a name="l00557"></a>00557 <span class="comment">                                                         divider is held in reset. This must be set to 0</span>
<a name="l00558"></a>00558 <span class="comment">                                                         before change H_DIV0 and H_DIV1.</span>
<a name="l00559"></a>00559 <span class="comment">                                                         The reset to the divider is also asserted when core</span>
<a name="l00560"></a>00560 <span class="comment">                                                         reset is asserted. */</span>
<a name="l00561"></a>00561     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a8341e4a3b49eca050352dbd346fb8874">h_clkdiv_en</a>                  : 1;  <span class="comment">/**&lt; Hclk enable. When set to 1, the hclk is gernerated. */</span>
<a name="l00562"></a>00562     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a21eb1c9bfbc5e8aae42850fbf4131648">o_clkdiv_en</a>                  : 1;  <span class="comment">/**&lt; OHCI 48Mhz/12MHz clock enable. When set to 1, the</span>
<a name="l00563"></a>00563 <span class="comment">                                                         clocks are gernerated. */</span>
<a name="l00564"></a>00564     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#afaad53162561027970f12aabef5d3992">h_div</a>                        : 4;  <span class="comment">/**&lt; The hclk frequency is sclk frequency divided by</span>
<a name="l00565"></a>00565 <span class="comment">                                                         H_DIV. The maximum frequency of hclk is 200Mhz.</span>
<a name="l00566"></a>00566 <span class="comment">                                                         The minimum frequency of hclk is no less than the</span>
<a name="l00567"></a>00567 <span class="comment">                                                         UTMI clock frequency which is 60Mhz. After writing a</span>
<a name="l00568"></a>00568 <span class="comment">                                                         value to this field, the software should read the</span>
<a name="l00569"></a>00569 <span class="comment">                                                         field for the value written. The [H_ENABLE] field of</span>
<a name="l00570"></a>00570 <span class="comment">                                                         this register should not be set until after this</span>
<a name="l00571"></a>00571 <span class="comment">                                                         field is set and  then read.</span>
<a name="l00572"></a>00572 <span class="comment">                                                         Only the following values are valid:</span>
<a name="l00573"></a>00573 <span class="comment">                                                            1, 2, 3, 4, 6, 8, 12.</span>
<a name="l00574"></a>00574 <span class="comment">                                                         All other values are reserved and will be coded as</span>
<a name="l00575"></a>00575 <span class="comment">                                                         following:</span>
<a name="l00576"></a>00576 <span class="comment">                                                            0        -&gt; 1</span>
<a name="l00577"></a>00577 <span class="comment">                                                            5        -&gt; 4</span>
<a name="l00578"></a>00578 <span class="comment">                                                            7        -&gt; 6</span>
<a name="l00579"></a>00579 <span class="comment">                                                            9,10,11  -&gt; 8</span>
<a name="l00580"></a>00580 <span class="comment">                                                            13,14,15 -&gt; 12 */</span>
<a name="l00581"></a>00581     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a7bd9c7092416f6875f1cc5df8c9d9655">p_refclk_sel</a>                 : 2;  <span class="comment">/**&lt; PHY PLL Reference Clock Select.</span>
<a name="l00582"></a>00582 <span class="comment">                                                         - 00: uses 12Mhz crystal at USB_XO and USB_XI;</span>
<a name="l00583"></a>00583 <span class="comment">                                                         - 01: uses 12/24/48Mhz 2.5V clock source at USB_XO.</span>
<a name="l00584"></a>00584 <span class="comment">                                                             USB_XI should be tied to GND(Not Supported).</span>
<a name="l00585"></a>00585 <span class="comment">                                                         1x: Reserved. */</span>
<a name="l00586"></a>00586     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a47bc0048326d89469b6ef7306e518444">p_refclk_div</a>                 : 2;  <span class="comment">/**&lt; PHY Reference Clock Frequency Select.</span>
<a name="l00587"></a>00587 <span class="comment">                                                           - 00: 12MHz,</span>
<a name="l00588"></a>00588 <span class="comment">                                                           - 01: 24Mhz (Not Supported),</span>
<a name="l00589"></a>00589 <span class="comment">                                                           - 10: 48Mhz (Not Supported),</span>
<a name="l00590"></a>00590 <span class="comment">                                                           - 11: Reserved.</span>
<a name="l00591"></a>00591 <span class="comment">                                                         Note: This value must be set during POR is active.</span>
<a name="l00592"></a>00592 <span class="comment">                                                         If a crystal is used as a reference clock,this field</span>
<a name="l00593"></a>00593 <span class="comment">                                                         must be set to 12 MHz. Values 01 and 10 are reserved</span>
<a name="l00594"></a>00594 <span class="comment">                                                         when a crystal is used. */</span>
<a name="l00595"></a>00595     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a68b1dcfd2874eb8286dad5272b725cbd">reserved_4_4</a>                 : 1;
<a name="l00596"></a>00596     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#af3c980a2e7792f5f0413b074e93a5060">p_com_on</a>                     : 1;  <span class="comment">/**&lt; PHY Common Block Power-Down Control.</span>
<a name="l00597"></a>00597 <span class="comment">                                                         - 1: The XO, Bias, and PLL blocks are powered down in</span>
<a name="l00598"></a>00598 <span class="comment">                                                             Suspend mode.</span>
<a name="l00599"></a>00599 <span class="comment">                                                         - 0: The XO, Bias, and PLL blocks remain powered in</span>
<a name="l00600"></a>00600 <span class="comment">                                                             suspend mode.</span>
<a name="l00601"></a>00601 <span class="comment">                                                          Note: This bit must be set to 0 during POR is active</span>
<a name="l00602"></a>00602 <span class="comment">                                                          in current design. */</span>
<a name="l00603"></a>00603     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#aaec06cfcc88625f5339fa5c0de4bd80c">p_por</a>                        : 1;  <span class="comment">/**&lt; Power on reset for PHY. Resets all the PHY&apos;s</span>
<a name="l00604"></a>00604 <span class="comment">                                                         registers and state machines. */</span>
<a name="l00605"></a>00605     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a9284ffd42c736d1133fb39aa0d3261af">p_prst</a>                       : 1;  <span class="comment">/**&lt; PHY Clock Reset. The is the value for phy_rst_n,</span>
<a name="l00606"></a>00606 <span class="comment">                                                         utmi_rst_n[1] and utmi_rst_n[0]. It is synchronized</span>
<a name="l00607"></a>00607 <span class="comment">                                                         to each clock domain to generate the corresponding</span>
<a name="l00608"></a>00608 <span class="comment">                                                         reset signal. This should not be set to 1 until the</span>
<a name="l00609"></a>00609 <span class="comment">                                                         time it takes for six clock cycles (HCLK and</span>
<a name="l00610"></a>00610 <span class="comment">                                                         PHY CLK, which ever is slower) has passed. */</span>
<a name="l00611"></a>00611     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3a49073cf814166cf94b09f141307c9f">hrst</a>                         : 1;  <span class="comment">/**&lt; Host Clock Reset. This is the value for hreset_n.</span>
<a name="l00612"></a>00612 <span class="comment">                                                         This should not be set to 1 until 12ms after PHY CLK</span>
<a name="l00613"></a>00613 <span class="comment">                                                         is stable. */</span>
<a name="l00614"></a>00614 <span class="preprocessor">#else</span>
<a name="l00615"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3a49073cf814166cf94b09f141307c9f">00615</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3a49073cf814166cf94b09f141307c9f">hrst</a>                         : 1;
<a name="l00616"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a9284ffd42c736d1133fb39aa0d3261af">00616</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a9284ffd42c736d1133fb39aa0d3261af">p_prst</a>                       : 1;
<a name="l00617"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#aaec06cfcc88625f5339fa5c0de4bd80c">00617</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#aaec06cfcc88625f5339fa5c0de4bd80c">p_por</a>                        : 1;
<a name="l00618"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#af3c980a2e7792f5f0413b074e93a5060">00618</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#af3c980a2e7792f5f0413b074e93a5060">p_com_on</a>                     : 1;
<a name="l00619"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a68b1dcfd2874eb8286dad5272b725cbd">00619</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a68b1dcfd2874eb8286dad5272b725cbd">reserved_4_4</a>                 : 1;
<a name="l00620"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a47bc0048326d89469b6ef7306e518444">00620</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a47bc0048326d89469b6ef7306e518444">p_refclk_div</a>                 : 2;
<a name="l00621"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a7bd9c7092416f6875f1cc5df8c9d9655">00621</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a7bd9c7092416f6875f1cc5df8c9d9655">p_refclk_sel</a>                 : 2;
<a name="l00622"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#afaad53162561027970f12aabef5d3992">00622</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#afaad53162561027970f12aabef5d3992">h_div</a>                        : 4;
<a name="l00623"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a21eb1c9bfbc5e8aae42850fbf4131648">00623</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a21eb1c9bfbc5e8aae42850fbf4131648">o_clkdiv_en</a>                  : 1;
<a name="l00624"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a8341e4a3b49eca050352dbd346fb8874">00624</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a8341e4a3b49eca050352dbd346fb8874">h_clkdiv_en</a>                  : 1;
<a name="l00625"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a100a2c23a5d1bc001ebd318059bb91d0">00625</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a100a2c23a5d1bc001ebd318059bb91d0">h_clkdiv_rst</a>                 : 1;
<a name="l00626"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#ab20e53611643d639861ba08ba7b3710f">00626</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#ab20e53611643d639861ba08ba7b3710f">h_clkdiv_byp</a>                 : 1;
<a name="l00627"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a797f9d055de2fcdeaf18cfa4d3ce300b">00627</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a797f9d055de2fcdeaf18cfa4d3ce300b">o_clkdiv_rst</a>                 : 1;
<a name="l00628"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#ae72ea84d2ceb4b49be1f3c651855190b">00628</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#ae72ea84d2ceb4b49be1f3c651855190b">app_start_clk</a>                : 1;
<a name="l00629"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3c73642c040e361f62f9812edabf601a">00629</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3c73642c040e361f62f9812edabf601a">ohci_susp_lgcy</a>               : 1;
<a name="l00630"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a2104e1154cddb9696ddabcf1bef66ab6">00630</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a2104e1154cddb9696ddabcf1bef66ab6">ohci_sm</a>                      : 1;
<a name="l00631"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3523fa28ae82981645e750a97505bbb6">00631</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a3523fa28ae82981645e750a97505bbb6">ohci_clkcktrst</a>               : 1;
<a name="l00632"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a53c9de24efd2fec1051abe8d13bbee32">00632</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a53c9de24efd2fec1051abe8d13bbee32">ehci_sm</a>                      : 1;
<a name="l00633"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a0e9f99fd21b4cb577200a8167b0c8af0">00633</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a0e9f99fd21b4cb577200a8167b0c8af0">start_bist</a>                   : 1;
<a name="l00634"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a91496e2557269edbd8021be5a552eb3f">00634</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#a91496e2557269edbd8021be5a552eb3f">clear_bist</a>                   : 1;
<a name="l00635"></a><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#add41eea1881c9049a15765f044f3ef16">00635</a>     uint64_t <a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html#add41eea1881c9049a15765f044f3ef16">reserved_25_63</a>               : 39;
<a name="l00636"></a>00636 <span class="preprocessor">#endif</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a4c1a98203179f9453a3ab36a406c977f">s</a>;
<a name="l00638"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#ae94c7129658c5846c4824fe635bfa469">00638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">cvmx_uctlx_clk_rst_ctl_s</a>       <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#ae94c7129658c5846c4824fe635bfa469">cn61xx</a>;
<a name="l00639"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a0e99cd84b03f089b5ec0b2bad6d23031">00639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">cvmx_uctlx_clk_rst_ctl_s</a>       <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a0e99cd84b03f089b5ec0b2bad6d23031">cn63xx</a>;
<a name="l00640"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#abda62f2644f3e89ca33bcb9dbe036fb7">00640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">cvmx_uctlx_clk_rst_ctl_s</a>       <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#abda62f2644f3e89ca33bcb9dbe036fb7">cn63xxp1</a>;
<a name="l00641"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a375b976b21492e1d1d83cd10b15eb308">00641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">cvmx_uctlx_clk_rst_ctl_s</a>       <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a375b976b21492e1d1d83cd10b15eb308">cn66xx</a>;
<a name="l00642"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a539081d67cca8505f6de03fd34d6cf43">00642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">cvmx_uctlx_clk_rst_ctl_s</a>       <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a539081d67cca8505f6de03fd34d6cf43">cn68xx</a>;
<a name="l00643"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a93390b13d246ffdaa394b8b84ef67ded">00643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">cvmx_uctlx_clk_rst_ctl_s</a>       <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#a93390b13d246ffdaa394b8b84ef67ded">cn68xxp1</a>;
<a name="l00644"></a><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#afe37d83b49f57b680697b124a57518b9">00644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__clk__rst__ctl_1_1cvmx__uctlx__clk__rst__ctl__s.html">cvmx_uctlx_clk_rst_ctl_s</a>       <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html#afe37d83b49f57b680697b124a57518b9">cnf71xx</a>;
<a name="l00645"></a>00645 };
<a name="l00646"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a80bf0b8adf137affde237203e03c3502">00646</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html" title="cvmx_uctl::_clk_rst_ctl">cvmx_uctlx_clk_rst_ctl</a> <a class="code" href="unioncvmx__uctlx__clk__rst__ctl.html" title="cvmx_uctl::_clk_rst_ctl">cvmx_uctlx_clk_rst_ctl_t</a>;
<a name="l00647"></a>00647 <span class="comment"></span>
<a name="l00648"></a>00648 <span class="comment">/**</span>
<a name="l00649"></a>00649 <span class="comment"> * cvmx_uctl#_ctl</span>
<a name="l00650"></a>00650 <span class="comment"> *</span>
<a name="l00651"></a>00651 <span class="comment"> * This register controls clocks, resets, power, and BIST.</span>
<a name="l00652"></a>00652 <span class="comment"> *</span>
<a name="l00653"></a>00653 <span class="comment"> * This register can be reset by IOI reset.</span>
<a name="l00654"></a>00654 <span class="comment"> */</span>
<a name="l00655"></a><a class="code" href="unioncvmx__uctlx__ctl.html">00655</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ctl.html" title="cvmx_uctl::_ctl">cvmx_uctlx_ctl</a> {
<a name="l00656"></a><a class="code" href="unioncvmx__uctlx__ctl.html#a5c14e109afb035fff9aadcf1bc40455c">00656</a>     uint64_t <a class="code" href="unioncvmx__uctlx__ctl.html#a5c14e109afb035fff9aadcf1bc40455c">u64</a>;
<a name="l00657"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html">00657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html">cvmx_uctlx_ctl_s</a> {
<a name="l00658"></a>00658 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a22db8e26957bebc11814d4dd73bc2ab5">clear_bist</a>                   : 1;  <span class="comment">/**&lt; BIST fast-clear mode select. A BIST run with this bit set clears all entries in USBH RAMs</span>
<a name="l00660"></a>00660 <span class="comment">                                                         to 0x0.</span>
<a name="l00661"></a>00661 <span class="comment">                                                         There are two major modes of BIST: full and clear. Full BIST is run by the BIST state</span>
<a name="l00662"></a>00662 <span class="comment">                                                         machine when CLEAR_BIST is deasserted during BIST. Clear BIST is run if CLEAR_BIST is</span>
<a name="l00663"></a>00663 <span class="comment">                                                         asserted during BIST.</span>
<a name="l00664"></a>00664 <span class="comment">                                                         To avoid race conditions, software must first perform a CSR write operation that puts the</span>
<a name="l00665"></a>00665 <span class="comment">                                                         CLEAR_BIST setting into the correct state and then perform another CSR write operation to</span>
<a name="l00666"></a>00666 <span class="comment">                                                         set the BIST trigger (keeping the CLEAR_BIST state constant).</span>
<a name="l00667"></a>00667 <span class="comment">                                                         CLEAR BIST completion is indicated by UCTL()_BIST_STATUS. A BIST clear operation</span>
<a name="l00668"></a>00668 <span class="comment">                                                         takes almost 2,000 controller-clock cycles for the largest RAM. */</span>
<a name="l00669"></a>00669     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ae4824a50650079e39253b8d370c0b74d">start_bist</a>                   : 1;  <span class="comment">/**&lt; Rising edge starts BIST on the memories in USBH.</span>
<a name="l00670"></a>00670 <span class="comment">                                                         To run BIST, the controller clock must be both configured and enabled, and should be</span>
<a name="l00671"></a>00671 <span class="comment">                                                         configured to the maximum available frequency given the available coprocessor clock and</span>
<a name="l00672"></a>00672 <span class="comment">                                                         dividers.</span>
<a name="l00673"></a>00673 <span class="comment">                                                         Also, the UCTL, UAHC, and UPHY should be held in software- initiated reset (using</span>
<a name="l00674"></a>00674 <span class="comment">                                                         UPHY_RST, UAHC_RST, UCTL_RST) until BIST is complete.</span>
<a name="l00675"></a>00675 <span class="comment">                                                         BIST defect status can be checked after FULL BIST completion, both of which are indicated</span>
<a name="l00676"></a>00676 <span class="comment">                                                         in UCTL()_BIST_STATUS. The full BIST run takes almost 80,000 controller-clock cycles for</span>
<a name="l00677"></a>00677 <span class="comment">                                                         the largest RAM. */</span>
<a name="l00678"></a>00678     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a69a2b7d88732e51b91242f03ebfa9aff">ref_clk_sel</a>                  : 2;  <span class="comment">/**&lt; Reference clock select. Choose reference-clock source for the SuperSpeed and high-speed</span>
<a name="l00679"></a>00679 <span class="comment">                                                         PLL blocks.</span>
<a name="l00680"></a>00680 <span class="comment">                                                         0x0 = Reference clock source for both PLLs come from the USB pads.</span>
<a name="l00681"></a>00681 <span class="comment">                                                         0x1 = Reserved.</span>
<a name="l00682"></a>00682 <span class="comment">                                                         0x2 = Reserved.</span>
<a name="l00683"></a>00683 <span class="comment">                                                         0x3 = Reserved.</span>
<a name="l00684"></a>00684 <span class="comment">                                                         This value can be changed only during UPHY_RST.</span>
<a name="l00685"></a>00685 <span class="comment">                                                         If REF_CLK_SEL = 0x0, then the reference clock input cannot be spread-spectrum. */</span>
<a name="l00686"></a>00686     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4450510e642acf223d7ab511c75788ec">ssc_en</a>                       : 1;  <span class="comment">/**&lt; Spread-spectrum clock enable. Enables spread-spectrum clock production in the SuperSpeed</span>
<a name="l00687"></a>00687 <span class="comment">                                                         function. If the input reference clock for the SuperSpeed PLL is already spread-spectrum,</span>
<a name="l00688"></a>00688 <span class="comment">                                                         then do not enable this feature. The clocks sourced to the SuperSpeed function must have</span>
<a name="l00689"></a>00689 <span class="comment">                                                         spread-spectrum to be compliant with the USB specification.</span>
<a name="l00690"></a>00690 <span class="comment">                                                         The high-speed PLL cannot support a spread-spectrum input, so REF_CLK_SEL = 0x0 must</span>
<a name="l00691"></a>00691 <span class="comment">                                                         enable this feature.</span>
<a name="l00692"></a>00692 <span class="comment">                                                         This value may only be changed during [UPHY_RST]. */</span>
<a name="l00693"></a>00693     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#afee7298d352d2d21233c76eecc479a12">ssc_range</a>                    : 3;  <span class="comment">/**&lt; Spread-spectrum clock range. Selects the range of spread-spectrum modulation when SSC_EN</span>
<a name="l00694"></a>00694 <span class="comment">                                                         is asserted and the PHY is spreading the SuperSpeed transmit clocks.</span>
<a name="l00695"></a>00695 <span class="comment">                                                         Applies a fixed offset to the phase accumulator.</span>
<a name="l00696"></a>00696 <span class="comment">                                                         0x0 = -4980 ppm downspread of clock.</span>
<a name="l00697"></a>00697 <span class="comment">                                                         0x1 = -4492 ppm.</span>
<a name="l00698"></a>00698 <span class="comment">                                                         0x2 = -4003 ppm.</span>
<a name="l00699"></a>00699 <span class="comment">                                                         0x3-0x7 = reserved.</span>
<a name="l00700"></a>00700 <span class="comment">                                                         All of these settings are within the USB 3.0 specification. The amount of EMI emission</span>
<a name="l00701"></a>00701 <span class="comment">                                                         reduction might decrease as the [SSC_RANGE] increases; therefore, the [SSC_RANGE] settings</span>
<a name="l00702"></a>00702 <span class="comment">                                                         can</span>
<a name="l00703"></a>00703 <span class="comment">                                                         be registered to enable the amount of spreading to be adjusted on a per-application basis.</span>
<a name="l00704"></a>00704 <span class="comment">                                                         This value can be changed only during UPHY_RST. */</span>
<a name="l00705"></a>00705     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a417ce40d9b097f39da72c14282cccb07">ssc_ref_clk_sel</a>              : 9;  <span class="comment">/**&lt; Enables non-standard oscillator frequencies to generate targeted MPLL output rates. Input</span>
<a name="l00706"></a>00706 <span class="comment">                                                         corresponds to the frequency-synthesis coefficient.</span>
<a name="l00707"></a>00707 <span class="comment">                                                         [55:53]: modulus - 1,</span>
<a name="l00708"></a>00708 <span class="comment">                                                         [52:47]: 2&apos;s complement push amount</span>
<a name="l00709"></a>00709 <span class="comment">                                                         Must leave at reset value of 0x0.</span>
<a name="l00710"></a>00710 <span class="comment">                                                         This value may only be changed during [UPHY_RST]. */</span>
<a name="l00711"></a>00711     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a9db25e3358062ba4356ad08270a6ff65">mpll_multiplier</a>              : 7;  <span class="comment">/**&lt; Multiplies the reference clock to a frequency suitable for intended operating speed. Must</span>
<a name="l00712"></a>00712 <span class="comment">                                                         leave at reset value of 0x0. This value may only be changed during UPHY_RST.</span>
<a name="l00713"></a>00713 <span class="comment">                                                         This value is superseded by the REF_CLK_FSEL&lt;5:3&gt; selection. */</span>
<a name="l00714"></a>00714     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a80646ec3cc2b36d4152d053ec0633d6f">ref_ssp_en</a>                   : 1;  <span class="comment">/**&lt; Enables reference clock to the prescaler for SuperSpeed function. This should always be</span>
<a name="l00715"></a>00715 <span class="comment">                                                         enabled since this output clock is used to drive the UAHC suspend-mode clock during</span>
<a name="l00716"></a>00716 <span class="comment">                                                         low-power states.</span>
<a name="l00717"></a>00717 <span class="comment">                                                         This value can be changed only during UPHY_RST or during low-power states.</span>
<a name="l00718"></a>00718 <span class="comment">                                                         The reference clock must be running and stable before UPHY_RST is deasserted and before</span>
<a name="l00719"></a>00719 <span class="comment">                                                         [REF_SSP_EN] is asserted. */</span>
<a name="l00720"></a>00720     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a06da53e51d055838983bec3a4281ac21">ref_clk_div2</a>                 : 1;  <span class="comment">/**&lt; Divides the reference clock by 2 before feeding it into the REF_CLK_FSEL divider. Must</span>
<a name="l00721"></a>00721 <span class="comment">                                                         leave at reset value of 0x0.</span>
<a name="l00722"></a>00722 <span class="comment">                                                         This value can be changed only during UPHY_RST. */</span>
<a name="l00723"></a>00723     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#af09db3ab0db6fd05a5cd160a61413eb8">ref_clk_fsel</a>                 : 6;  <span class="comment">/**&lt; Selects the reference clock frequency for the SuperSpeed and high-speed PLL blocks. The</span>
<a name="l00724"></a>00724 <span class="comment">                                                         legal values are as follows:</span>
<a name="l00725"></a>00725 <span class="comment">                                                         0x27 = External reference clock 100 MHz.</span>
<a name="l00726"></a>00726 <span class="comment">                                                         All other values are reserved.</span>
<a name="l00727"></a>00727 <span class="comment">                                                         This value may only be changed during [UPHY_RST]. */</span>
<a name="l00728"></a>00728     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#acf0808dc95f9aa1f74b6580cea4cbae3">reserved_31_31</a>               : 1;
<a name="l00729"></a>00729     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4b688a3f94d0d6e50e66d6462f9cfd9e">h_clk_en</a>                     : 1;  <span class="comment">/**&lt; Controller-clock enable. When set to 1, the controller clock is generated. This also</span>
<a name="l00730"></a>00730 <span class="comment">                                                         enables access to UCTL registers 0x30-0xF8. */</span>
<a name="l00731"></a>00731     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a84bf76d7e9fd7f675fd0f63626c70c9f">h_clk_byp_sel</a>                : 1;  <span class="comment">/**&lt; Select the bypass input to the controller-clock divider.</span>
<a name="l00732"></a>00732 <span class="comment">                                                         0 = Use the divided coprocessor clock from the H_CLKDIV divider.</span>
<a name="l00733"></a>00733 <span class="comment">                                                         1 = Use the bypass clock from the GPIO pins.</span>
<a name="l00734"></a>00734 <span class="comment">                                                         This signal is just a multiplexer-select signal; it does not enable the controller clock.</span>
<a name="l00735"></a>00735 <span class="comment">                                                         You must still set H_CLK_EN separately. H_CLK_BYP_SEL select should not be changed</span>
<a name="l00736"></a>00736 <span class="comment">                                                         unless H_CLK_EN is disabled.</span>
<a name="l00737"></a>00737 <span class="comment">                                                         The bypass clock can be selected and running even if the controller-clock dividers are not</span>
<a name="l00738"></a>00738 <span class="comment">                                                         running. */</span>
<a name="l00739"></a>00739     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4bb81fb401611dc49b445a7121c2cbd1">h_clkdiv_rst</a>                 : 1;  <span class="comment">/**&lt; Controller clock divider reset. Divided clocks are not generated while the divider is</span>
<a name="l00740"></a>00740 <span class="comment">                                                         being reset.</span>
<a name="l00741"></a>00741 <span class="comment">                                                         This also resets the suspend-clock divider. */</span>
<a name="l00742"></a>00742     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a42d865006dfd6c21eba9bf47086be045">reserved_27_27</a>               : 1;
<a name="l00743"></a>00743     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a0edd79332a2f964937099d6554eff2f3">h_clkdiv_sel</a>                 : 3;  <span class="comment">/**&lt; Controller clock-frequency-divider select. The controller-clock frequency is the</span>
<a name="l00744"></a>00744 <span class="comment">                                                         coprocessor-clock frequency divided by [H_CLKDIV_SEL] and must be at or below 300 MHz.</span>
<a name="l00745"></a>00745 <span class="comment">                                                         The divider values are the following:</span>
<a name="l00746"></a>00746 <span class="comment">                                                         0x0 = divide by 1.</span>
<a name="l00747"></a>00747 <span class="comment">                                                         0x1 = divide by 2.</span>
<a name="l00748"></a>00748 <span class="comment">                                                         0x2 = divide by 4.</span>
<a name="l00749"></a>00749 <span class="comment">                                                         0x3 = divide by 6.</span>
<a name="l00750"></a>00750 <span class="comment">                                                         0x4 = divide by 8.</span>
<a name="l00751"></a>00751 <span class="comment">                                                         0x5 = divide by 16.</span>
<a name="l00752"></a>00752 <span class="comment">                                                         0x6 = divide by 24.</span>
<a name="l00753"></a>00753 <span class="comment">                                                         0x7 = divide by 32.</span>
<a name="l00754"></a>00754 <span class="comment">                                                         For USB3:</span>
<a name="l00755"></a>00755 <span class="comment">                                                         * The controller-clock frequency must be at or above 125 MHz for any USB3 operation.</span>
<a name="l00756"></a>00756 <span class="comment">                                                         * The controller-clock frequency must be at or above</span>
<a name="l00757"></a>00757 <span class="comment">                                                         150 MHz for full-rate USB3 operation.</span>
<a name="l00758"></a>00758 <span class="comment">                                                         For USB2:</span>
<a name="l00759"></a>00759 <span class="comment">                                                         * The controller-clock frequency must be at or above 62.5 MHz for any USB2 operation.</span>
<a name="l00760"></a>00760 <span class="comment">                                                         * The controller-clock frequency must be at or above</span>
<a name="l00761"></a>00761 <span class="comment">                                                         90 MHz for full-rate USB2 operation.</span>
<a name="l00762"></a>00762 <span class="comment">                                                         This field can be changed only when H_CLKDIV_RST = 1. */</span>
<a name="l00763"></a>00763     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a1800fefe2bc380740738de89227e3165">reserved_22_23</a>               : 2;
<a name="l00764"></a>00764     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ac41ccdd912086f45638efbc269630ec6">usb3_port_perm_attach</a>        : 1;  <span class="comment">/**&lt; Indicates this port is permanently attached. This is a strap signal; it should be modified</span>
<a name="l00765"></a>00765 <span class="comment">                                                         only when [UPHY_RST] is asserted. */</span>
<a name="l00766"></a>00766     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a2faf8c3ffccdc789fea1891d9662af83">usb2_port_perm_attach</a>        : 1;  <span class="comment">/**&lt; Indicates this port is permanently attached. This is a strap signal; it should be modified</span>
<a name="l00767"></a>00767 <span class="comment">                                                         only when [UPHY_RST] is asserted. */</span>
<a name="l00768"></a>00768     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a6c2384d018c720d88829cce944b98d89">reserved_19_19</a>               : 1;
<a name="l00769"></a>00769     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ab4d6945aad0b0cecf171c5ddaf644ab8">usb3_port_disable</a>            : 1;  <span class="comment">/**&lt; Disables the USB3 (SuperSpeed) portion of this PHY. When set to 1, this signal stops</span>
<a name="l00770"></a>00770 <span class="comment">                                                         reporting connect/disconnect events on the port and keeps the port in disabled state. This</span>
<a name="l00771"></a>00771 <span class="comment">                                                         could be used for security reasons where hardware can disable a port regardless of whether</span>
<a name="l00772"></a>00772 <span class="comment">                                                         xHCI driver enables a port or not.</span>
<a name="l00773"></a>00773 <span class="comment">                                                         UAHC()_HCSPARAMS1[MAXPORTS] is not affected by this signal.</span>
<a name="l00774"></a>00774 <span class="comment">                                                         This is a strap signal; it should be modified only when [UPHY_RST] is asserted. */</span>
<a name="l00775"></a>00775     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#aa67da7858e584e93b96ea45cf23e50a9">reserved_17_17</a>               : 1;
<a name="l00776"></a>00776     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a86a5176833136b0c44606673a170ce39">usb2_port_disable</a>            : 1;  <span class="comment">/**&lt; Disables USB2 (high-speed/full-speed/low-speed) portion of this PHY. When set to 1, this</span>
<a name="l00777"></a>00777 <span class="comment">                                                         signal stops reporting connect/disconnect events on the port and keeps the port in</span>
<a name="l00778"></a>00778 <span class="comment">                                                         disabled state. This could be used for security reasons where hardware can disable a port</span>
<a name="l00779"></a>00779 <span class="comment">                                                         regardless of whether xHCI driver enables a port or not.</span>
<a name="l00780"></a>00780 <span class="comment">                                                         UAHC()_HCSPARAMS1[MAXPORTS] is not affected by this signal.</span>
<a name="l00781"></a>00781 <span class="comment">                                                         This is a strap signal; it should only be modified when [UPHY_RST] is asserted.</span>
<a name="l00782"></a>00782 <span class="comment">                                                         If Port0 is required to be disabled, ensure that the utmi_clk[0] is running at the normal</span>
<a name="l00783"></a>00783 <span class="comment">                                                         speed. Also, all the enabled USB2.0 ports should have the same clock frequency as Port0. */</span>
<a name="l00784"></a>00784     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a7387c071eaba8075ca2728a3c7ae46f2">reserved_15_15</a>               : 1;
<a name="l00785"></a>00785     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a5a3b6ce00b0df1bdcf241d0a3a54db0e">ss_power_en</a>                  : 1;  <span class="comment">/**&lt; PHY SuperSpeed block power enable.</span>
<a name="l00786"></a>00786 <span class="comment">                                                         This is a strap signal; it should only be modified when [UPHY_RST] is asserted. */</span>
<a name="l00787"></a>00787     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a2e12962782dfa284a3e64f534dfbb33a">reserved_13_13</a>               : 1;
<a name="l00788"></a>00788     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#abafd4c3b439314a8837fc3ac84978564">hs_power_en</a>                  : 1;  <span class="comment">/**&lt; PHY high-speed block power enable.</span>
<a name="l00789"></a>00789 <span class="comment">                                                         This is a strap signal; it should only be modified when [UPHY_RST] is asserted. */</span>
<a name="l00790"></a>00790     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a39e03c187c71f8709d49c50f36dca896">reserved_5_11</a>                : 7;
<a name="l00791"></a>00791     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a5fbec838193972f821c361951fce93a1">csclk_en</a>                     : 1;  <span class="comment">/**&lt; Turns on the USB UCTL interface clock (coprocessor clock). This enables access to UAHC</span>
<a name="l00792"></a>00792 <span class="comment">                                                         registers via the IOI, as well as UCTL registers starting from 0x30 via the RSL bus. */</span>
<a name="l00793"></a>00793     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a23862cbcf85b571dd46f593713fb5529">reserved_3_3</a>                 : 1;
<a name="l00794"></a>00794     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a11f8fe13ed2eb5e6efe9c88c7d061a92">uphy_rst</a>                     : 1;  <span class="comment">/**&lt; PHY reset; resets UPHY; active-high. */</span>
<a name="l00795"></a>00795     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ac905bedf9eea482af688ec5370064d2d">uahc_rst</a>                     : 1;  <span class="comment">/**&lt; Software reset; resets UAHC; active-high. */</span>
<a name="l00796"></a>00796     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a672e26b259c5d5a1dbc6a2f392ff404c">uctl_rst</a>                     : 1;  <span class="comment">/**&lt; Software reset; resets UCTL; active-high.</span>
<a name="l00797"></a>00797 <span class="comment">                                                         Resets UAHC DMA and register shims. Resets UCTL RSL registers 0x30-0xF8.</span>
<a name="l00798"></a>00798 <span class="comment">                                                         Does not reset UCTL RSL registers 0x0-0x28.</span>
<a name="l00799"></a>00799 <span class="comment">                                                         UCTL RSL registers starting from 0x30 can be accessed only after the controller clock is</span>
<a name="l00800"></a>00800 <span class="comment">                                                         active and [UCTL_RST] is deasserted. */</span>
<a name="l00801"></a>00801 <span class="preprocessor">#else</span>
<a name="l00802"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a672e26b259c5d5a1dbc6a2f392ff404c">00802</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a672e26b259c5d5a1dbc6a2f392ff404c">uctl_rst</a>                     : 1;
<a name="l00803"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ac905bedf9eea482af688ec5370064d2d">00803</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ac905bedf9eea482af688ec5370064d2d">uahc_rst</a>                     : 1;
<a name="l00804"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a11f8fe13ed2eb5e6efe9c88c7d061a92">00804</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a11f8fe13ed2eb5e6efe9c88c7d061a92">uphy_rst</a>                     : 1;
<a name="l00805"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a23862cbcf85b571dd46f593713fb5529">00805</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a23862cbcf85b571dd46f593713fb5529">reserved_3_3</a>                 : 1;
<a name="l00806"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a5fbec838193972f821c361951fce93a1">00806</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a5fbec838193972f821c361951fce93a1">csclk_en</a>                     : 1;
<a name="l00807"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a39e03c187c71f8709d49c50f36dca896">00807</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a39e03c187c71f8709d49c50f36dca896">reserved_5_11</a>                : 7;
<a name="l00808"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#abafd4c3b439314a8837fc3ac84978564">00808</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#abafd4c3b439314a8837fc3ac84978564">hs_power_en</a>                  : 1;
<a name="l00809"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a2e12962782dfa284a3e64f534dfbb33a">00809</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a2e12962782dfa284a3e64f534dfbb33a">reserved_13_13</a>               : 1;
<a name="l00810"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a5a3b6ce00b0df1bdcf241d0a3a54db0e">00810</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a5a3b6ce00b0df1bdcf241d0a3a54db0e">ss_power_en</a>                  : 1;
<a name="l00811"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a7387c071eaba8075ca2728a3c7ae46f2">00811</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a7387c071eaba8075ca2728a3c7ae46f2">reserved_15_15</a>               : 1;
<a name="l00812"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a86a5176833136b0c44606673a170ce39">00812</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a86a5176833136b0c44606673a170ce39">usb2_port_disable</a>            : 1;
<a name="l00813"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#aa67da7858e584e93b96ea45cf23e50a9">00813</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#aa67da7858e584e93b96ea45cf23e50a9">reserved_17_17</a>               : 1;
<a name="l00814"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ab4d6945aad0b0cecf171c5ddaf644ab8">00814</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ab4d6945aad0b0cecf171c5ddaf644ab8">usb3_port_disable</a>            : 1;
<a name="l00815"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a6c2384d018c720d88829cce944b98d89">00815</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a6c2384d018c720d88829cce944b98d89">reserved_19_19</a>               : 1;
<a name="l00816"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a2faf8c3ffccdc789fea1891d9662af83">00816</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a2faf8c3ffccdc789fea1891d9662af83">usb2_port_perm_attach</a>        : 1;
<a name="l00817"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ac41ccdd912086f45638efbc269630ec6">00817</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ac41ccdd912086f45638efbc269630ec6">usb3_port_perm_attach</a>        : 1;
<a name="l00818"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a1800fefe2bc380740738de89227e3165">00818</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a1800fefe2bc380740738de89227e3165">reserved_22_23</a>               : 2;
<a name="l00819"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a0edd79332a2f964937099d6554eff2f3">00819</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a0edd79332a2f964937099d6554eff2f3">h_clkdiv_sel</a>                 : 3;
<a name="l00820"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a42d865006dfd6c21eba9bf47086be045">00820</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a42d865006dfd6c21eba9bf47086be045">reserved_27_27</a>               : 1;
<a name="l00821"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4bb81fb401611dc49b445a7121c2cbd1">00821</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4bb81fb401611dc49b445a7121c2cbd1">h_clkdiv_rst</a>                 : 1;
<a name="l00822"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a84bf76d7e9fd7f675fd0f63626c70c9f">00822</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a84bf76d7e9fd7f675fd0f63626c70c9f">h_clk_byp_sel</a>                : 1;
<a name="l00823"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4b688a3f94d0d6e50e66d6462f9cfd9e">00823</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4b688a3f94d0d6e50e66d6462f9cfd9e">h_clk_en</a>                     : 1;
<a name="l00824"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#acf0808dc95f9aa1f74b6580cea4cbae3">00824</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#acf0808dc95f9aa1f74b6580cea4cbae3">reserved_31_31</a>               : 1;
<a name="l00825"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#af09db3ab0db6fd05a5cd160a61413eb8">00825</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#af09db3ab0db6fd05a5cd160a61413eb8">ref_clk_fsel</a>                 : 6;
<a name="l00826"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a06da53e51d055838983bec3a4281ac21">00826</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a06da53e51d055838983bec3a4281ac21">ref_clk_div2</a>                 : 1;
<a name="l00827"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a80646ec3cc2b36d4152d053ec0633d6f">00827</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a80646ec3cc2b36d4152d053ec0633d6f">ref_ssp_en</a>                   : 1;
<a name="l00828"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a9db25e3358062ba4356ad08270a6ff65">00828</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a9db25e3358062ba4356ad08270a6ff65">mpll_multiplier</a>              : 7;
<a name="l00829"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a417ce40d9b097f39da72c14282cccb07">00829</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a417ce40d9b097f39da72c14282cccb07">ssc_ref_clk_sel</a>              : 9;
<a name="l00830"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#afee7298d352d2d21233c76eecc479a12">00830</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#afee7298d352d2d21233c76eecc479a12">ssc_range</a>                    : 3;
<a name="l00831"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4450510e642acf223d7ab511c75788ec">00831</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a4450510e642acf223d7ab511c75788ec">ssc_en</a>                       : 1;
<a name="l00832"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a69a2b7d88732e51b91242f03ebfa9aff">00832</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a69a2b7d88732e51b91242f03ebfa9aff">ref_clk_sel</a>                  : 2;
<a name="l00833"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ae4824a50650079e39253b8d370c0b74d">00833</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#ae4824a50650079e39253b8d370c0b74d">start_bist</a>                   : 1;
<a name="l00834"></a><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a22db8e26957bebc11814d4dd73bc2ab5">00834</a>     uint64_t <a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html#a22db8e26957bebc11814d4dd73bc2ab5">clear_bist</a>                   : 1;
<a name="l00835"></a>00835 <span class="preprocessor">#endif</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__ctl.html#ab666980a0205cf899702b17051ae42ca">s</a>;
<a name="l00837"></a><a class="code" href="unioncvmx__uctlx__ctl.html#a3ba34eeab1192f3c24b579db21e662e3">00837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html">cvmx_uctlx_ctl_s</a>               <a class="code" href="unioncvmx__uctlx__ctl.html#a3ba34eeab1192f3c24b579db21e662e3">cn78xx</a>;
<a name="l00838"></a><a class="code" href="unioncvmx__uctlx__ctl.html#ac3b67ca1842d3fa0aa994ae693a7b319">00838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ctl_1_1cvmx__uctlx__ctl__s.html">cvmx_uctlx_ctl_s</a>               <a class="code" href="unioncvmx__uctlx__ctl.html#ac3b67ca1842d3fa0aa994ae693a7b319">cn78xxp1</a>;
<a name="l00839"></a>00839 };
<a name="l00840"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a1d2d43852269dd8ec6e33137f57ec24e">00840</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ctl.html" title="cvmx_uctl::_ctl">cvmx_uctlx_ctl</a> <a class="code" href="unioncvmx__uctlx__ctl.html" title="cvmx_uctl::_ctl">cvmx_uctlx_ctl_t</a>;
<a name="l00841"></a>00841 <span class="comment"></span>
<a name="l00842"></a>00842 <span class="comment">/**</span>
<a name="l00843"></a>00843 <span class="comment"> * cvmx_uctl#_ecc</span>
<a name="l00844"></a>00844 <span class="comment"> *</span>
<a name="l00845"></a>00845 <span class="comment"> * This register can be used to disable ECC correction, insert ECC errors, and debug ECC</span>
<a name="l00846"></a>00846 <span class="comment"> * failures.</span>
<a name="l00847"></a>00847 <span class="comment"> * * The ECC_ERR* fields are captured when there are no outstanding ECC errors indicated in</span>
<a name="l00848"></a>00848 <span class="comment"> * INTSTAT and a new ECC error arrives. Prioritization for multiple events occurring on the same</span>
<a name="l00849"></a>00849 <span class="comment"> * cycle is indicated by the ECC_ERR_SOURCE enumeration: highest encoded value has highest</span>
<a name="l00850"></a>00850 <span class="comment"> * priority.</span>
<a name="l00851"></a>00851 <span class="comment"> * * The *ECC_*_DIS fields disable ECC correction; SBE and DBE errors are still reported. If</span>
<a name="l00852"></a>00852 <span class="comment"> * *ECC_*_DIS = 0x1, then no data-correction occurs.</span>
<a name="l00853"></a>00853 <span class="comment"> * * The *ECC_FLIP_SYND fields flip the syndrome&lt;1:0&gt; bits to generate single-bit/double-bit</span>
<a name="l00854"></a>00854 <span class="comment"> * error for testing.</span>
<a name="l00855"></a>00855 <span class="comment"> *</span>
<a name="l00856"></a>00856 <span class="comment"> * 0x0 = Normal operation.</span>
<a name="l00857"></a>00857 <span class="comment"> * 0x1 = SBE on bit[0].</span>
<a name="l00858"></a>00858 <span class="comment"> * 0x2 = SBE on bit[1].</span>
<a name="l00859"></a>00859 <span class="comment"> * 0x3 = DBE on bit[1:0].</span>
<a name="l00860"></a>00860 <span class="comment"> *</span>
<a name="l00861"></a>00861 <span class="comment"> * This register is accessible only when UCTL()_CTL[H_CLK_EN] = 1.</span>
<a name="l00862"></a>00862 <span class="comment"> *</span>
<a name="l00863"></a>00863 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UCTL_RST].</span>
<a name="l00864"></a>00864 <span class="comment"> */</span>
<a name="l00865"></a><a class="code" href="unioncvmx__uctlx__ecc.html">00865</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ecc.html" title="cvmx_uctl::_ecc">cvmx_uctlx_ecc</a> {
<a name="l00866"></a><a class="code" href="unioncvmx__uctlx__ecc.html#abbc92f2da349a1d9254bc1ab4bd2a986">00866</a>     uint64_t <a class="code" href="unioncvmx__uctlx__ecc.html#abbc92f2da349a1d9254bc1ab4bd2a986">u64</a>;
<a name="l00867"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html">00867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html">cvmx_uctlx_ecc_s</a> {
<a name="l00868"></a>00868 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a6229ee158ef953725ced7e12acf57aad">reserved_60_63</a>               : 4;
<a name="l00870"></a>00870     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a7dbf1038f0b972a1b3d9d494e2fd25f1">ecc_err_source</a>               : 4;  <span class="comment">/**&lt; Source of ECC error, see UCTL_ECC_ERR_SOURCE_E. */</span>
<a name="l00871"></a>00871     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a50084a6e48c7d2a69af5a808cb034401">ecc_err_syndrome</a>             : 8;  <span class="comment">/**&lt; Syndrome bits of the ECC error. */</span>
<a name="l00872"></a>00872     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#af10e552e5c9d88002607e0b70cd6ba3f">ecc_err_address</a>              : 16; <span class="comment">/**&lt; RAM address of the ECC error. */</span>
<a name="l00873"></a>00873     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a7cf0edc1291a7647444ed74b452c85cf">reserved_21_31</a>               : 11;
<a name="l00874"></a>00874     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#abfa35b2f777843f3a79a344420749946">uctl_xm_r_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l00875"></a>00875     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#aab9a423adc9a5d77d074e68eaf914ca8">uctl_xm_r_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UCTL AxiMaster read-data FIFO. */</span>
<a name="l00876"></a>00876     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ae732136d46f3587b247d7a1180189e6f">uctl_xm_w_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l00877"></a>00877     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a955a8f724208cae9667cdde0a32cde18">uctl_xm_w_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UCTL AxiMaster write-data FIFO. */</span>
<a name="l00878"></a>00878     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ac97da4cbb66d177a8c7b7b65263ff3b7">reserved_9_14</a>                : 6;
<a name="l00879"></a>00879     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a61884d5c9b5204dd91784d795ab09903">uahc_ram2_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l00880"></a>00880     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ac8299f09df1ab080d9aa7ac08a34ebdb">uahc_ram2_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l00881"></a>00881     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ab89c59f8bf54aaa70408629ed4ef972b">uahc_ram1_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l00882"></a>00882     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a02f5a17d92ab571d7f85098ce6fe65b8">uahc_ram1_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l00883"></a>00883     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a968cf38e2ee84d4b38e1e8bc6fd27ea1">uahc_ram0_ecc_flip_synd</a>      : 2;  <span class="comment">/**&lt; Insert ECC error for testing purposes. */</span>
<a name="l00884"></a>00884     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a3e11eb6ceb1fe9f3fc7b0db572af4b6e">uahc_ram0_ecc_cor_dis</a>        : 1;  <span class="comment">/**&lt; Enables ECC correction on UAHC Desc/Reg cache (RAM0). */</span>
<a name="l00885"></a>00885 <span class="preprocessor">#else</span>
<a name="l00886"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a3e11eb6ceb1fe9f3fc7b0db572af4b6e">00886</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a3e11eb6ceb1fe9f3fc7b0db572af4b6e">uahc_ram0_ecc_cor_dis</a>        : 1;
<a name="l00887"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a968cf38e2ee84d4b38e1e8bc6fd27ea1">00887</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a968cf38e2ee84d4b38e1e8bc6fd27ea1">uahc_ram0_ecc_flip_synd</a>      : 2;
<a name="l00888"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a02f5a17d92ab571d7f85098ce6fe65b8">00888</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a02f5a17d92ab571d7f85098ce6fe65b8">uahc_ram1_ecc_cor_dis</a>        : 1;
<a name="l00889"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ab89c59f8bf54aaa70408629ed4ef972b">00889</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ab89c59f8bf54aaa70408629ed4ef972b">uahc_ram1_ecc_flip_synd</a>      : 2;
<a name="l00890"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ac8299f09df1ab080d9aa7ac08a34ebdb">00890</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ac8299f09df1ab080d9aa7ac08a34ebdb">uahc_ram2_ecc_cor_dis</a>        : 1;
<a name="l00891"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a61884d5c9b5204dd91784d795ab09903">00891</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a61884d5c9b5204dd91784d795ab09903">uahc_ram2_ecc_flip_synd</a>      : 2;
<a name="l00892"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ac97da4cbb66d177a8c7b7b65263ff3b7">00892</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ac97da4cbb66d177a8c7b7b65263ff3b7">reserved_9_14</a>                : 6;
<a name="l00893"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a955a8f724208cae9667cdde0a32cde18">00893</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a955a8f724208cae9667cdde0a32cde18">uctl_xm_w_ecc_cor_dis</a>        : 1;
<a name="l00894"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ae732136d46f3587b247d7a1180189e6f">00894</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#ae732136d46f3587b247d7a1180189e6f">uctl_xm_w_ecc_flip_synd</a>      : 2;
<a name="l00895"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#aab9a423adc9a5d77d074e68eaf914ca8">00895</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#aab9a423adc9a5d77d074e68eaf914ca8">uctl_xm_r_ecc_cor_dis</a>        : 1;
<a name="l00896"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#abfa35b2f777843f3a79a344420749946">00896</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#abfa35b2f777843f3a79a344420749946">uctl_xm_r_ecc_flip_synd</a>      : 2;
<a name="l00897"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a7cf0edc1291a7647444ed74b452c85cf">00897</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a7cf0edc1291a7647444ed74b452c85cf">reserved_21_31</a>               : 11;
<a name="l00898"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#af10e552e5c9d88002607e0b70cd6ba3f">00898</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#af10e552e5c9d88002607e0b70cd6ba3f">ecc_err_address</a>              : 16;
<a name="l00899"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a50084a6e48c7d2a69af5a808cb034401">00899</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a50084a6e48c7d2a69af5a808cb034401">ecc_err_syndrome</a>             : 8;
<a name="l00900"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a7dbf1038f0b972a1b3d9d494e2fd25f1">00900</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a7dbf1038f0b972a1b3d9d494e2fd25f1">ecc_err_source</a>               : 4;
<a name="l00901"></a><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a6229ee158ef953725ced7e12acf57aad">00901</a>     uint64_t <a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html#a6229ee158ef953725ced7e12acf57aad">reserved_60_63</a>               : 4;
<a name="l00902"></a>00902 <span class="preprocessor">#endif</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__ecc.html#a8f3c5e30d60bcf5e7b0f3949367cae4c">s</a>;
<a name="l00904"></a><a class="code" href="unioncvmx__uctlx__ecc.html#a0414ca8a96ca202865f8107e16622ff8">00904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html">cvmx_uctlx_ecc_s</a>               <a class="code" href="unioncvmx__uctlx__ecc.html#a0414ca8a96ca202865f8107e16622ff8">cn78xx</a>;
<a name="l00905"></a><a class="code" href="unioncvmx__uctlx__ecc.html#ab0d8090334ec0b162f3771741040d3ac">00905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ecc_1_1cvmx__uctlx__ecc__s.html">cvmx_uctlx_ecc_s</a>               <a class="code" href="unioncvmx__uctlx__ecc.html#ab0d8090334ec0b162f3771741040d3ac">cn78xxp1</a>;
<a name="l00906"></a>00906 };
<a name="l00907"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ad37effea2e21e72c9752d8a2c7f3e4d4">00907</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ecc.html" title="cvmx_uctl::_ecc">cvmx_uctlx_ecc</a> <a class="code" href="unioncvmx__uctlx__ecc.html" title="cvmx_uctl::_ecc">cvmx_uctlx_ecc_t</a>;
<a name="l00908"></a>00908 <span class="comment"></span>
<a name="l00909"></a>00909 <span class="comment">/**</span>
<a name="l00910"></a>00910 <span class="comment"> * cvmx_uctl#_ehci_ctl</span>
<a name="l00911"></a>00911 <span class="comment"> *</span>
<a name="l00912"></a>00912 <span class="comment"> * UCTL_EHCI_CTL = UCTL EHCI Control Register</span>
<a name="l00913"></a>00913 <span class="comment"> * This register controls the general behavior of UCTL EHCI datapath.</span>
<a name="l00914"></a>00914 <span class="comment"> */</span>
<a name="l00915"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html">00915</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ehci__ctl.html" title="cvmx_uctl::_ehci_ctl">cvmx_uctlx_ehci_ctl</a> {
<a name="l00916"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html#aa189330728d84a3dc3d73f5d27e4b961">00916</a>     uint64_t <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#aa189330728d84a3dc3d73f5d27e4b961">u64</a>;
<a name="l00917"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">00917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">cvmx_uctlx_ehci_ctl_s</a> {
<a name="l00918"></a>00918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ad1899378cc5e62aae1478809a035292f">reserved_20_63</a>               : 44;
<a name="l00920"></a>00920     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a7dee67665deeac601c1f440d278e785a">desc_rbm</a>                     : 1;  <span class="comment">/**&lt; Descriptor Read Burst Mode on AHB bus</span>
<a name="l00921"></a>00921 <span class="comment">                                                         - 1: A read burst can be interruprted after 16 AHB</span>
<a name="l00922"></a>00922 <span class="comment">                                                             clock cycle</span>
<a name="l00923"></a>00923 <span class="comment">                                                         - 0: A read burst will not be interrupted until it</span>
<a name="l00924"></a>00924 <span class="comment">                                                             finishes or no more data available */</span>
<a name="l00925"></a>00925     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a6e418c54b79175d2fb78c17479884f17">reg_nb</a>                       : 1;  <span class="comment">/**&lt; 1: EHCI register access will not be blocked by EHCI</span>
<a name="l00926"></a>00926 <span class="comment">                                                          buffer/descriptor access on AHB</span>
<a name="l00927"></a>00927 <span class="comment">                                                         - 0: Buffer/descriptor and register access will be</span>
<a name="l00928"></a>00928 <span class="comment">                                                             mutually exclusive */</span>
<a name="l00929"></a>00929     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ab0e10e1cefd33b191c09a98a8edb3c58">l2c_dc</a>                       : 1;  <span class="comment">/**&lt; When set to 1, set the commit bit in the descriptor</span>
<a name="l00930"></a>00930 <span class="comment">                                                         store commands to L2C. */</span>
<a name="l00931"></a>00931     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#aa32d461ea53c70f46ff8c429a3df2609">l2c_bc</a>                       : 1;  <span class="comment">/**&lt; When set to 1, set the commit bit in the buffer</span>
<a name="l00932"></a>00932 <span class="comment">                                                         store commands to L2C. */</span>
<a name="l00933"></a>00933     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a65c11b724f3bad8c1d4e12805e11c879">l2c_0pag</a>                     : 1;  <span class="comment">/**&lt; When set to 1, sets the zero-page bit in store</span>
<a name="l00934"></a>00934 <span class="comment">                                                         command to  L2C. */</span>
<a name="l00935"></a>00935     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ac663d16919b94b3a72367632091d0230">l2c_stt</a>                      : 1;  <span class="comment">/**&lt; When set to 1, use STT when store to L2C. */</span>
<a name="l00936"></a>00936     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a8ace7702c539cd49c88ac7e1f1714c6c">l2c_buff_emod</a>                : 2;  <span class="comment">/**&lt; Endian format for buffer from/to the L2C.</span>
<a name="l00937"></a>00937 <span class="comment">                                                         IN:       A-B-C-D-E-F-G-H</span>
<a name="l00938"></a>00938 <span class="comment">                                                         OUT0:  A-B-C-D-E-F-G-H</span>
<a name="l00939"></a>00939 <span class="comment">                                                         OUT1:  H-G-F-E-D-C-B-A</span>
<a name="l00940"></a>00940 <span class="comment">                                                         OUT2:  D-C-B-A-H-G-F-E</span>
<a name="l00941"></a>00941 <span class="comment">                                                         OUT3:  E-F-G-H-A-B-C-D */</span>
<a name="l00942"></a>00942     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ad9e31f5eab328f137f739692fc1a3e9b">l2c_desc_emod</a>                : 2;  <span class="comment">/**&lt; Endian format for descriptor from/to the L2C.</span>
<a name="l00943"></a>00943 <span class="comment">                                                         IN:        A-B-C-D-E-F-G-H</span>
<a name="l00944"></a>00944 <span class="comment">                                                         OUT0:  A-B-C-D-E-F-G-H</span>
<a name="l00945"></a>00945 <span class="comment">                                                         OUT1:  H-G-F-E-D-C-B-A</span>
<a name="l00946"></a>00946 <span class="comment">                                                         OUT2:  D-C-B-A-H-G-F-E</span>
<a name="l00947"></a>00947 <span class="comment">                                                         OUT3:  E-F-G-H-A-B-C-D */</span>
<a name="l00948"></a>00948     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ae3cb056a22dc238813852bcc93bef492">inv_reg_a2</a>                   : 1;  <span class="comment">/**&lt; UAHC register address  bit&lt;2&gt; invert. When set to 1,</span>
<a name="l00949"></a>00949 <span class="comment">                                                         for a 32-bit NCB I/O register access, the address</span>
<a name="l00950"></a>00950 <span class="comment">                                                         offset will be flipped between 0x4 and 0x0. */</span>
<a name="l00951"></a>00951     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a9ba553ebaf53b422b6aac72e046865d5">ehci_64b_addr_en</a>             : 1;  <span class="comment">/**&lt; EHCI AHB Master 64-bit Addressing Enable.</span>
<a name="l00952"></a>00952 <span class="comment">                                                         - 1: enable ehci 64-bit addressing mode;</span>
<a name="l00953"></a>00953 <span class="comment">                                                         - 0: disable ehci 64-bit addressing mode.</span>
<a name="l00954"></a>00954 <span class="comment">                                                          When ehci 64-bit addressing mode is disabled,</span>
<a name="l00955"></a>00955 <span class="comment">                                                          UCTL_EHCI_CTL[L2C_ADDR_MSB] is used as the address</span>
<a name="l00956"></a>00956 <span class="comment">                                                          bit[39:32]. */</span>
<a name="l00957"></a>00957     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ae2990a0351d0655b1ed062f18b7840aa">l2c_addr_msb</a>                 : 8;  <span class="comment">/**&lt; This is the bit [39:32] of an address sent to L2C</span>
<a name="l00958"></a>00958 <span class="comment">                                                         for ehci whenUCTL_EHCI_CFG[EHCI_64B_ADDR_EN=0]). */</span>
<a name="l00959"></a>00959 <span class="preprocessor">#else</span>
<a name="l00960"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ae2990a0351d0655b1ed062f18b7840aa">00960</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ae2990a0351d0655b1ed062f18b7840aa">l2c_addr_msb</a>                 : 8;
<a name="l00961"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a9ba553ebaf53b422b6aac72e046865d5">00961</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a9ba553ebaf53b422b6aac72e046865d5">ehci_64b_addr_en</a>             : 1;
<a name="l00962"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ae3cb056a22dc238813852bcc93bef492">00962</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ae3cb056a22dc238813852bcc93bef492">inv_reg_a2</a>                   : 1;
<a name="l00963"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ad9e31f5eab328f137f739692fc1a3e9b">00963</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ad9e31f5eab328f137f739692fc1a3e9b">l2c_desc_emod</a>                : 2;
<a name="l00964"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a8ace7702c539cd49c88ac7e1f1714c6c">00964</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a8ace7702c539cd49c88ac7e1f1714c6c">l2c_buff_emod</a>                : 2;
<a name="l00965"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ac663d16919b94b3a72367632091d0230">00965</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ac663d16919b94b3a72367632091d0230">l2c_stt</a>                      : 1;
<a name="l00966"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a65c11b724f3bad8c1d4e12805e11c879">00966</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a65c11b724f3bad8c1d4e12805e11c879">l2c_0pag</a>                     : 1;
<a name="l00967"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#aa32d461ea53c70f46ff8c429a3df2609">00967</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#aa32d461ea53c70f46ff8c429a3df2609">l2c_bc</a>                       : 1;
<a name="l00968"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ab0e10e1cefd33b191c09a98a8edb3c58">00968</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ab0e10e1cefd33b191c09a98a8edb3c58">l2c_dc</a>                       : 1;
<a name="l00969"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a6e418c54b79175d2fb78c17479884f17">00969</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a6e418c54b79175d2fb78c17479884f17">reg_nb</a>                       : 1;
<a name="l00970"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a7dee67665deeac601c1f440d278e785a">00970</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#a7dee67665deeac601c1f440d278e785a">desc_rbm</a>                     : 1;
<a name="l00971"></a><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ad1899378cc5e62aae1478809a035292f">00971</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html#ad1899378cc5e62aae1478809a035292f">reserved_20_63</a>               : 44;
<a name="l00972"></a>00972 <span class="preprocessor">#endif</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#a65f6bb75a1fa529c62eddb018cbc8586">s</a>;
<a name="l00974"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html#a553b39d9fd70178587ee98f3ddc61aba">00974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">cvmx_uctlx_ehci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#a553b39d9fd70178587ee98f3ddc61aba">cn61xx</a>;
<a name="l00975"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html#ad83fb4df0591a4ba6ed3e8d264cc235c">00975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">cvmx_uctlx_ehci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#ad83fb4df0591a4ba6ed3e8d264cc235c">cn63xx</a>;
<a name="l00976"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html#ae9325b4d239828f20eca9def3e489d9c">00976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">cvmx_uctlx_ehci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#ae9325b4d239828f20eca9def3e489d9c">cn63xxp1</a>;
<a name="l00977"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html#aa4e1e9b96c272399ce20831b69daa997">00977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">cvmx_uctlx_ehci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#aa4e1e9b96c272399ce20831b69daa997">cn66xx</a>;
<a name="l00978"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html#ae76e5d0444a3c80ceaea67c69354dd5b">00978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">cvmx_uctlx_ehci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#ae76e5d0444a3c80ceaea67c69354dd5b">cn68xx</a>;
<a name="l00979"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html#adfcbe9c95bd1c552a88870cd9a3f2d3a">00979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">cvmx_uctlx_ehci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#adfcbe9c95bd1c552a88870cd9a3f2d3a">cn68xxp1</a>;
<a name="l00980"></a><a class="code" href="unioncvmx__uctlx__ehci__ctl.html#a3b95b439dc7c4750b7cf7155afa28794">00980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__ctl_1_1cvmx__uctlx__ehci__ctl__s.html">cvmx_uctlx_ehci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__ctl.html#a3b95b439dc7c4750b7cf7155afa28794">cnf71xx</a>;
<a name="l00981"></a>00981 };
<a name="l00982"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a353be9e82634b182da5b6cac66de08d0">00982</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ehci__ctl.html" title="cvmx_uctl::_ehci_ctl">cvmx_uctlx_ehci_ctl</a> <a class="code" href="unioncvmx__uctlx__ehci__ctl.html" title="cvmx_uctl::_ehci_ctl">cvmx_uctlx_ehci_ctl_t</a>;
<a name="l00983"></a>00983 <span class="comment"></span>
<a name="l00984"></a>00984 <span class="comment">/**</span>
<a name="l00985"></a>00985 <span class="comment"> * cvmx_uctl#_ehci_fla</span>
<a name="l00986"></a>00986 <span class="comment"> *</span>
<a name="l00987"></a>00987 <span class="comment"> * UCTL_EHCI_FLA = UCTL EHCI Frame Length Adjument Register</span>
<a name="l00988"></a>00988 <span class="comment"> * This register configures the EHCI Frame Length Adjustment.</span>
<a name="l00989"></a>00989 <span class="comment"> */</span>
<a name="l00990"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html">00990</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ehci__fla.html" title="cvmx_uctl::_ehci_fla">cvmx_uctlx_ehci_fla</a> {
<a name="l00991"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html#afe36d796e55e2f66f9cb3db606dad29b">00991</a>     uint64_t <a class="code" href="unioncvmx__uctlx__ehci__fla.html#afe36d796e55e2f66f9cb3db606dad29b">u64</a>;
<a name="l00992"></a><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">00992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">cvmx_uctlx_ehci_fla_s</a> {
<a name="l00993"></a>00993 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html#a10a6faa1e3be099c45a4661ce1511233">reserved_6_63</a>                : 58;
<a name="l00995"></a>00995     uint64_t <a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html#a5e3154da3e2ca56e4538a0a01d95ce6e">fla</a>                          : 6;  <span class="comment">/**&lt; EHCI Frame Length Adjustment. This feature</span>
<a name="l00996"></a>00996 <span class="comment">                                                         adjusts any offset from the clock source that drives</span>
<a name="l00997"></a>00997 <span class="comment">                                                         the uSOF counter.  The uSOF cycle time (number of</span>
<a name="l00998"></a>00998 <span class="comment">                                                         uSOF counter clock periods to generate a uSOF</span>
<a name="l00999"></a>00999 <span class="comment">                                                         microframe length) is equal to 59,488 plus this value.</span>
<a name="l01000"></a>01000 <span class="comment">                                                         The default value is 32(0x20), which gives an SOF cycle</span>
<a name="l01001"></a>01001 <span class="comment">                                                         time of 60,000 (each microframe has 60,000 bit times).</span>
<a name="l01002"></a>01002 <span class="comment">                                                         -------------------------------------------------</span>
<a name="l01003"></a>01003 <span class="comment">                                                          Frame Length (decimal)      FLA Value</span>
<a name="l01004"></a>01004 <span class="comment">                                                         -------------------------------------------------</span>
<a name="l01005"></a>01005 <span class="comment">                                                            59488                      0x00</span>
<a name="l01006"></a>01006 <span class="comment">                                                            59504                      0x01</span>
<a name="l01007"></a>01007 <span class="comment">                                                            59520                      0x02</span>
<a name="l01008"></a>01008 <span class="comment">                                                            ... ...</span>
<a name="l01009"></a>01009 <span class="comment">                                                            59984                      0x1F</span>
<a name="l01010"></a>01010 <span class="comment">                                                            60000                      0x20</span>
<a name="l01011"></a>01011 <span class="comment">                                                            60016                      0x21</span>
<a name="l01012"></a>01012 <span class="comment">                                                            ... ...</span>
<a name="l01013"></a>01013 <span class="comment">                                                            60496                      0x3F</span>
<a name="l01014"></a>01014 <span class="comment">                                                         --------------------------------------------------</span>
<a name="l01015"></a>01015 <span class="comment">                                                         Note: keep this value to 0x20 (decimal 32) for no</span>
<a name="l01016"></a>01016 <span class="comment">                                                         offset. */</span>
<a name="l01017"></a>01017 <span class="preprocessor">#else</span>
<a name="l01018"></a><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html#a5e3154da3e2ca56e4538a0a01d95ce6e">01018</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html#a5e3154da3e2ca56e4538a0a01d95ce6e">fla</a>                          : 6;
<a name="l01019"></a><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html#a10a6faa1e3be099c45a4661ce1511233">01019</a>     uint64_t <a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html#a10a6faa1e3be099c45a4661ce1511233">reserved_6_63</a>                : 58;
<a name="l01020"></a>01020 <span class="preprocessor">#endif</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__ehci__fla.html#a8b91d16cf6ba3e6e65bc9aeba09daf8e">s</a>;
<a name="l01022"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html#a1d56e2f905086ec3dfc9b25768a74b1a">01022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">cvmx_uctlx_ehci_fla_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__fla.html#a1d56e2f905086ec3dfc9b25768a74b1a">cn61xx</a>;
<a name="l01023"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html#a79a17b4fed8cf77dd537f119f324425d">01023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">cvmx_uctlx_ehci_fla_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__fla.html#a79a17b4fed8cf77dd537f119f324425d">cn63xx</a>;
<a name="l01024"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html#a841b957f48572ede7e24b9c8192dd657">01024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">cvmx_uctlx_ehci_fla_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__fla.html#a841b957f48572ede7e24b9c8192dd657">cn63xxp1</a>;
<a name="l01025"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html#a46d8759f6d18491883dd7be999f1782d">01025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">cvmx_uctlx_ehci_fla_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__fla.html#a46d8759f6d18491883dd7be999f1782d">cn66xx</a>;
<a name="l01026"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html#a77dc986348f6b7a010cb4cb1937e6a3f">01026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">cvmx_uctlx_ehci_fla_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__fla.html#a77dc986348f6b7a010cb4cb1937e6a3f">cn68xx</a>;
<a name="l01027"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html#a9d04871f1702ffe48a353e42e4c172f5">01027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">cvmx_uctlx_ehci_fla_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__fla.html#a9d04871f1702ffe48a353e42e4c172f5">cn68xxp1</a>;
<a name="l01028"></a><a class="code" href="unioncvmx__uctlx__ehci__fla.html#a03918f0600c51c990c1cad6dc1582667">01028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ehci__fla_1_1cvmx__uctlx__ehci__fla__s.html">cvmx_uctlx_ehci_fla_s</a>          <a class="code" href="unioncvmx__uctlx__ehci__fla.html#a03918f0600c51c990c1cad6dc1582667">cnf71xx</a>;
<a name="l01029"></a>01029 };
<a name="l01030"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aa40d3cd8b25fee22172beae9f61f58d8">01030</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ehci__fla.html" title="cvmx_uctl::_ehci_fla">cvmx_uctlx_ehci_fla</a> <a class="code" href="unioncvmx__uctlx__ehci__fla.html" title="cvmx_uctl::_ehci_fla">cvmx_uctlx_ehci_fla_t</a>;
<a name="l01031"></a>01031 <span class="comment"></span>
<a name="l01032"></a>01032 <span class="comment">/**</span>
<a name="l01033"></a>01033 <span class="comment"> * cvmx_uctl#_erto_ctl</span>
<a name="l01034"></a>01034 <span class="comment"> *</span>
<a name="l01035"></a>01035 <span class="comment"> * UCTL_ERTO_CTL = UCTL EHCI Readbuffer TimeOut Control Register</span>
<a name="l01036"></a>01036 <span class="comment"> * This register controls timeout for EHCI Readbuffer.</span>
<a name="l01037"></a>01037 <span class="comment"> */</span>
<a name="l01038"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html">01038</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__erto__ctl.html" title="cvmx_uctl::_erto_ctl">cvmx_uctlx_erto_ctl</a> {
<a name="l01039"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html#a70670b320fb2c045ecc5f82bf1207349">01039</a>     uint64_t <a class="code" href="unioncvmx__uctlx__erto__ctl.html#a70670b320fb2c045ecc5f82bf1207349">u64</a>;
<a name="l01040"></a><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">01040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">cvmx_uctlx_erto_ctl_s</a> {
<a name="l01041"></a>01041 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a068fede3be52a63af23904c23ae65389">reserved_32_63</a>               : 32;
<a name="l01043"></a>01043     uint64_t <a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a2e50919c3ad643bdcd9419f4b123985e">to_val</a>                       : 27; <span class="comment">/**&lt; Read buffer timeout value</span>
<a name="l01044"></a>01044 <span class="comment">                                                         (value 0 means timeout disabled) */</span>
<a name="l01045"></a>01045     uint64_t <a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a916ee377bd9292573f4ba0529556ee48">reserved_0_4</a>                 : 5;
<a name="l01046"></a>01046 <span class="preprocessor">#else</span>
<a name="l01047"></a><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a916ee377bd9292573f4ba0529556ee48">01047</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a916ee377bd9292573f4ba0529556ee48">reserved_0_4</a>                 : 5;
<a name="l01048"></a><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a2e50919c3ad643bdcd9419f4b123985e">01048</a>     uint64_t <a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a2e50919c3ad643bdcd9419f4b123985e">to_val</a>                       : 27;
<a name="l01049"></a><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a068fede3be52a63af23904c23ae65389">01049</a>     uint64_t <a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html#a068fede3be52a63af23904c23ae65389">reserved_32_63</a>               : 32;
<a name="l01050"></a>01050 <span class="preprocessor">#endif</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__erto__ctl.html#a06ac44672ec3792b2a9bf26778cea229">s</a>;
<a name="l01052"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html#adf1f27223a624555fe8a7d15a797591e">01052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">cvmx_uctlx_erto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__erto__ctl.html#adf1f27223a624555fe8a7d15a797591e">cn61xx</a>;
<a name="l01053"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html#ac741da588a60f93e08dcf433d2dcdd80">01053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">cvmx_uctlx_erto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__erto__ctl.html#ac741da588a60f93e08dcf433d2dcdd80">cn63xx</a>;
<a name="l01054"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html#a9f644a0188e60a640ef6d9b62f5a9f5f">01054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">cvmx_uctlx_erto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__erto__ctl.html#a9f644a0188e60a640ef6d9b62f5a9f5f">cn63xxp1</a>;
<a name="l01055"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html#a7fca0c097556002c118b81fdbae9049e">01055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">cvmx_uctlx_erto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__erto__ctl.html#a7fca0c097556002c118b81fdbae9049e">cn66xx</a>;
<a name="l01056"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html#a952327620054f7e07cde955b7be1d560">01056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">cvmx_uctlx_erto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__erto__ctl.html#a952327620054f7e07cde955b7be1d560">cn68xx</a>;
<a name="l01057"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html#a877e5adc39108e390e8d808d8ca95a2a">01057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">cvmx_uctlx_erto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__erto__ctl.html#a877e5adc39108e390e8d808d8ca95a2a">cn68xxp1</a>;
<a name="l01058"></a><a class="code" href="unioncvmx__uctlx__erto__ctl.html#a497a2fd78b2de413609f513c499d8992">01058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__erto__ctl_1_1cvmx__uctlx__erto__ctl__s.html">cvmx_uctlx_erto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__erto__ctl.html#a497a2fd78b2de413609f513c499d8992">cnf71xx</a>;
<a name="l01059"></a>01059 };
<a name="l01060"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aa10958a4b6d3038aa08588a461637af3">01060</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__erto__ctl.html" title="cvmx_uctl::_erto_ctl">cvmx_uctlx_erto_ctl</a> <a class="code" href="unioncvmx__uctlx__erto__ctl.html" title="cvmx_uctl::_erto_ctl">cvmx_uctlx_erto_ctl_t</a>;
<a name="l01061"></a>01061 <span class="comment"></span>
<a name="l01062"></a>01062 <span class="comment">/**</span>
<a name="l01063"></a>01063 <span class="comment"> * cvmx_uctl#_host_cfg</span>
<a name="l01064"></a>01064 <span class="comment"> *</span>
<a name="l01065"></a>01065 <span class="comment"> * This register allows configuration of various host controller (UAHC) features. Most of these</span>
<a name="l01066"></a>01066 <span class="comment"> * are strap signals and should be modified only while the controller is not running.</span>
<a name="l01067"></a>01067 <span class="comment"> *</span>
<a name="l01068"></a>01068 <span class="comment"> * This register is accessible only when UCTL()_CTL[H_CLK_EN] = 1.</span>
<a name="l01069"></a>01069 <span class="comment"> *</span>
<a name="l01070"></a>01070 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UCTL_RST].</span>
<a name="l01071"></a>01071 <span class="comment"> */</span>
<a name="l01072"></a><a class="code" href="unioncvmx__uctlx__host__cfg.html">01072</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__host__cfg.html" title="cvmx_uctl::_host_cfg">cvmx_uctlx_host_cfg</a> {
<a name="l01073"></a><a class="code" href="unioncvmx__uctlx__host__cfg.html#aca23ac242286bbbfd80c4046e8f22e9a">01073</a>     uint64_t <a class="code" href="unioncvmx__uctlx__host__cfg.html#aca23ac242286bbbfd80c4046e8f22e9a">u64</a>;
<a name="l01074"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html">01074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html">cvmx_uctlx_host_cfg_s</a> {
<a name="l01075"></a>01075 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a383b0ef55c65a640c208c6757ca9f616">reserved_60_63</a>               : 4;
<a name="l01077"></a>01077     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#aa3521563cdcfe329abec086397e10fae">host_current_belt</a>            : 12; <span class="comment">/**&lt; This signal indicates the minimum value of all received BELT values and the BELT that is</span>
<a name="l01078"></a>01078 <span class="comment">                                                         set by the Set LTV command. */</span>
<a name="l01079"></a>01079     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ab91e75532041142429a2339b58fd41ba">reserved_38_47</a>               : 10;
<a name="l01080"></a>01080     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ad7f874a689f220ccdb45ce67fbdc9d19">fla</a>                          : 6;  <span class="comment">/**&lt; High-speed jitter adjustment. Indicates the correction required to accommodate mac3 clock</span>
<a name="l01081"></a>01081 <span class="comment">                                                         and utmi clock jitter to measure 125us duration. With FLA tied to 0x0, the high-speed</span>
<a name="l01082"></a>01082 <span class="comment">                                                         125us micro-frame is counted for 123933ns. The value needs to be programmed in terms of</span>
<a name="l01083"></a>01083 <span class="comment">                                                         high-speed bit times in a 30 MHz cycle. Default value that needs to be driven is 0x20</span>
<a name="l01084"></a>01084 <span class="comment">                                                         (assuming 30 MHz perfect clock).</span>
<a name="l01085"></a>01085 <span class="comment">                                                         FLA connects to the FLADJ register defined in the xHCI spec in the PCI configuration</span>
<a name="l01086"></a>01086 <span class="comment">                                                         space. Each count is equal to 16 high-speed bit times. By default when this register is</span>
<a name="l01087"></a>01087 <span class="comment">                                                         set to 0x20, it gives 125us interval. Now, based on the clock accuracy, you can decrement</span>
<a name="l01088"></a>01088 <span class="comment">                                                         the count or increment the count to get the 125 us uSOF window.</span>
<a name="l01089"></a>01089 <span class="comment">                                                         This is a strap signal; it should only be modified when UAHC is in reset (soft-reset</span>
<a name="l01090"></a>01090 <span class="comment">                                                         okay). */</span>
<a name="l01091"></a>01091     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a8bde4e0bd352dce97128474a8732c897">reserved_29_31</a>               : 3;
<a name="l01092"></a>01092     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a1003d6a2805c70c7fa347e32bbb51884">bme</a>                          : 1;  <span class="comment">/**&lt; Bus-master enable. This signal is used to disable the bus-mastering capability of the</span>
<a name="l01093"></a>01093 <span class="comment">                                                         host. Disabling this capability stalls DMA accesses. */</span>
<a name="l01094"></a>01094     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a46301b1c2e7447b33ff8eaa7c0c7c40f">oci_en</a>                       : 1;  <span class="comment">/**&lt; Overcurrent-indication enable. When enabled, OCI input to UAHC is taken from the GPIO</span>
<a name="l01095"></a>01095 <span class="comment">                                                         signals and sense-converted based on OCI_ACTIVE_HIGH_EN. The MIO GPIO multiplexer must be</span>
<a name="l01096"></a>01096 <span class="comment">                                                         programmed accordingly.</span>
<a name="l01097"></a>01097 <span class="comment">                                                         When disabled, OCI input to UAHC is forced to the correct inactive state based on</span>
<a name="l01098"></a>01098 <span class="comment">                                                         OCI_ACTIVE_HIGH_EN.</span>
<a name="l01099"></a>01099 <span class="comment">                                                         This is a strap signal; it should only be modified when UAHC is in reset (soft-reset</span>
<a name="l01100"></a>01100 <span class="comment">                                                         okay). */</span>
<a name="l01101"></a>01101     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#aa8582761ff2b9ffda76ea234f38d1e19">oci_active_high_en</a>           : 1;  <span class="comment">/**&lt; Overcurrent sense selection. The off-chip sense (high/low) is converted to match the</span>
<a name="l01102"></a>01102 <span class="comment">                                                         controller&apos;s active-high sense.</span>
<a name="l01103"></a>01103 <span class="comment">                                                         0 = Overcurrent indication from off-chip source is active-low.</span>
<a name="l01104"></a>01104 <span class="comment">                                                         1 = Overcurrent indication from off-chip source is active-high.</span>
<a name="l01105"></a>01105 <span class="comment">                                                         This is a strap signal; it should only be modified when UAHC is in reset (soft-reset</span>
<a name="l01106"></a>01106 <span class="comment">                                                         okay). */</span>
<a name="l01107"></a>01107     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a251243d94f71bf56ceba9b5a88053a36">ppc_en</a>                       : 1;  <span class="comment">/**&lt; Port-power-control enable.</span>
<a name="l01108"></a>01108 <span class="comment">                                                         0 = UAHC()_HCCPARAMS[PPC] report port-power-control feature is unavailable.</span>
<a name="l01109"></a>01109 <span class="comment">                                                         1 = UAHC()_HCCPARAMS[PPC] reports port-power-control feature is available. PPC output</span>
<a name="l01110"></a>01110 <span class="comment">                                                         from UAHC is taken to the GPIO signals and sense-converted based on PPC_ACTIVE_HIGH_EN.</span>
<a name="l01111"></a>01111 <span class="comment">                                                         The MIO GPIO multiplexer must be programmed accordingly.</span>
<a name="l01112"></a>01112 <span class="comment">                                                         This is a strap signal; it should only be modified when either the UCTL_CTL[UAHC] or</span>
<a name="l01113"></a>01113 <span class="comment">                                                         UAHC_GCTL[CoreSoftReset] is asserted. */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ae3606e85238dc3f2ab4f30aa18839c68">ppc_active_high_en</a>           : 1;  <span class="comment">/**&lt; Port power control sense selection. The active-high port-power-control output to off-chip</span>
<a name="l01115"></a>01115 <span class="comment">                                                         source is converted to match the off-chip sense.</span>
<a name="l01116"></a>01116 <span class="comment">                                                         0 = Port-power control to off-chip source is active-low.</span>
<a name="l01117"></a>01117 <span class="comment">                                                         1 = Port-power control to off-chip source is active-high.</span>
<a name="l01118"></a>01118 <span class="comment">                                                         This is a strap signal; it should only be modified when either the UCTL_CTL[UAHC] or</span>
<a name="l01119"></a>01119 <span class="comment">                                                         UAHC_GCTL[CoreSoftReset] is asserted. */</span>
<a name="l01120"></a>01120     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a4b7e0a01bff13e90d721afe806e76ebc">reserved_0_23</a>                : 24;
<a name="l01121"></a>01121 <span class="preprocessor">#else</span>
<a name="l01122"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a4b7e0a01bff13e90d721afe806e76ebc">01122</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a4b7e0a01bff13e90d721afe806e76ebc">reserved_0_23</a>                : 24;
<a name="l01123"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ae3606e85238dc3f2ab4f30aa18839c68">01123</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ae3606e85238dc3f2ab4f30aa18839c68">ppc_active_high_en</a>           : 1;
<a name="l01124"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a251243d94f71bf56ceba9b5a88053a36">01124</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a251243d94f71bf56ceba9b5a88053a36">ppc_en</a>                       : 1;
<a name="l01125"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#aa8582761ff2b9ffda76ea234f38d1e19">01125</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#aa8582761ff2b9ffda76ea234f38d1e19">oci_active_high_en</a>           : 1;
<a name="l01126"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a46301b1c2e7447b33ff8eaa7c0c7c40f">01126</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a46301b1c2e7447b33ff8eaa7c0c7c40f">oci_en</a>                       : 1;
<a name="l01127"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a1003d6a2805c70c7fa347e32bbb51884">01127</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a1003d6a2805c70c7fa347e32bbb51884">bme</a>                          : 1;
<a name="l01128"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a8bde4e0bd352dce97128474a8732c897">01128</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a8bde4e0bd352dce97128474a8732c897">reserved_29_31</a>               : 3;
<a name="l01129"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ad7f874a689f220ccdb45ce67fbdc9d19">01129</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ad7f874a689f220ccdb45ce67fbdc9d19">fla</a>                          : 6;
<a name="l01130"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ab91e75532041142429a2339b58fd41ba">01130</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#ab91e75532041142429a2339b58fd41ba">reserved_38_47</a>               : 10;
<a name="l01131"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#aa3521563cdcfe329abec086397e10fae">01131</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#aa3521563cdcfe329abec086397e10fae">host_current_belt</a>            : 12;
<a name="l01132"></a><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a383b0ef55c65a640c208c6757ca9f616">01132</a>     uint64_t <a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html#a383b0ef55c65a640c208c6757ca9f616">reserved_60_63</a>               : 4;
<a name="l01133"></a>01133 <span class="preprocessor">#endif</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__host__cfg.html#a1ddc095aa9597a90da89ac06140b3133">s</a>;
<a name="l01135"></a><a class="code" href="unioncvmx__uctlx__host__cfg.html#a3ae184aa062ba9ab81355b5ec9325cb9">01135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html">cvmx_uctlx_host_cfg_s</a>          <a class="code" href="unioncvmx__uctlx__host__cfg.html#a3ae184aa062ba9ab81355b5ec9325cb9">cn78xx</a>;
<a name="l01136"></a><a class="code" href="unioncvmx__uctlx__host__cfg.html#a2d10452bf664423715de8cad92d8f2a5">01136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__host__cfg_1_1cvmx__uctlx__host__cfg__s.html">cvmx_uctlx_host_cfg_s</a>          <a class="code" href="unioncvmx__uctlx__host__cfg.html#a2d10452bf664423715de8cad92d8f2a5">cn78xxp1</a>;
<a name="l01137"></a>01137 };
<a name="l01138"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ab6df3dcd56f335346085a585885953c9">01138</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__host__cfg.html" title="cvmx_uctl::_host_cfg">cvmx_uctlx_host_cfg</a> <a class="code" href="unioncvmx__uctlx__host__cfg.html" title="cvmx_uctl::_host_cfg">cvmx_uctlx_host_cfg_t</a>;
<a name="l01139"></a>01139 <span class="comment"></span>
<a name="l01140"></a>01140 <span class="comment">/**</span>
<a name="l01141"></a>01141 <span class="comment"> * cvmx_uctl#_if_ena</span>
<a name="l01142"></a>01142 <span class="comment"> *</span>
<a name="l01143"></a>01143 <span class="comment"> * UCTL_IF_ENA = UCTL Interface Enable Register</span>
<a name="l01144"></a>01144 <span class="comment"> *</span>
<a name="l01145"></a>01145 <span class="comment"> * Register to enable the uctl interface clock.</span>
<a name="l01146"></a>01146 <span class="comment"> */</span>
<a name="l01147"></a><a class="code" href="unioncvmx__uctlx__if__ena.html">01147</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__if__ena.html" title="cvmx_uctl::_if_ena">cvmx_uctlx_if_ena</a> {
<a name="l01148"></a><a class="code" href="unioncvmx__uctlx__if__ena.html#afe7a690e366e4ddaf6f2a0737107e85c">01148</a>     uint64_t <a class="code" href="unioncvmx__uctlx__if__ena.html#afe7a690e366e4ddaf6f2a0737107e85c">u64</a>;
<a name="l01149"></a><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">01149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">cvmx_uctlx_if_ena_s</a> {
<a name="l01150"></a>01150 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html#aba6e14e0b622e9b66bcdc680e0d94133">reserved_1_63</a>                : 63;
<a name="l01152"></a>01152     uint64_t <a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html#a36ea07bb5ea0f525e03ce8fa64d018f8">en</a>                           : 1;  <span class="comment">/**&lt; Turns on the USB UCTL interface clock */</span>
<a name="l01153"></a>01153 <span class="preprocessor">#else</span>
<a name="l01154"></a><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html#a36ea07bb5ea0f525e03ce8fa64d018f8">01154</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html#a36ea07bb5ea0f525e03ce8fa64d018f8">en</a>                           : 1;
<a name="l01155"></a><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html#aba6e14e0b622e9b66bcdc680e0d94133">01155</a>     uint64_t <a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html#aba6e14e0b622e9b66bcdc680e0d94133">reserved_1_63</a>                : 63;
<a name="l01156"></a>01156 <span class="preprocessor">#endif</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__if__ena.html#ac88d322ba008b9f05c150965e4175621">s</a>;
<a name="l01158"></a><a class="code" href="unioncvmx__uctlx__if__ena.html#a255b00dfde15ee53b28aae2355dcf858">01158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">cvmx_uctlx_if_ena_s</a>            <a class="code" href="unioncvmx__uctlx__if__ena.html#a255b00dfde15ee53b28aae2355dcf858">cn61xx</a>;
<a name="l01159"></a><a class="code" href="unioncvmx__uctlx__if__ena.html#ab5c21335a1d147b5667c14e14f89a6d4">01159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">cvmx_uctlx_if_ena_s</a>            <a class="code" href="unioncvmx__uctlx__if__ena.html#ab5c21335a1d147b5667c14e14f89a6d4">cn63xx</a>;
<a name="l01160"></a><a class="code" href="unioncvmx__uctlx__if__ena.html#ade6acfac0d009cf3418c1edd52b113e7">01160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">cvmx_uctlx_if_ena_s</a>            <a class="code" href="unioncvmx__uctlx__if__ena.html#ade6acfac0d009cf3418c1edd52b113e7">cn63xxp1</a>;
<a name="l01161"></a><a class="code" href="unioncvmx__uctlx__if__ena.html#a03d0f4c396f603167f58cdc664632cc7">01161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">cvmx_uctlx_if_ena_s</a>            <a class="code" href="unioncvmx__uctlx__if__ena.html#a03d0f4c396f603167f58cdc664632cc7">cn66xx</a>;
<a name="l01162"></a><a class="code" href="unioncvmx__uctlx__if__ena.html#ab3913757d31300395ed9e540dbb540f7">01162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">cvmx_uctlx_if_ena_s</a>            <a class="code" href="unioncvmx__uctlx__if__ena.html#ab3913757d31300395ed9e540dbb540f7">cn68xx</a>;
<a name="l01163"></a><a class="code" href="unioncvmx__uctlx__if__ena.html#a620f7592be8a5538ca31530ea7c97804">01163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">cvmx_uctlx_if_ena_s</a>            <a class="code" href="unioncvmx__uctlx__if__ena.html#a620f7592be8a5538ca31530ea7c97804">cn68xxp1</a>;
<a name="l01164"></a><a class="code" href="unioncvmx__uctlx__if__ena.html#ae490a31985a62c6153bd2e8d9a2296ef">01164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__if__ena_1_1cvmx__uctlx__if__ena__s.html">cvmx_uctlx_if_ena_s</a>            <a class="code" href="unioncvmx__uctlx__if__ena.html#ae490a31985a62c6153bd2e8d9a2296ef">cnf71xx</a>;
<a name="l01165"></a>01165 };
<a name="l01166"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aeca027237bb72a0a1ed5fcb3099674e4">01166</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__if__ena.html" title="cvmx_uctl::_if_ena">cvmx_uctlx_if_ena</a> <a class="code" href="unioncvmx__uctlx__if__ena.html" title="cvmx_uctl::_if_ena">cvmx_uctlx_if_ena_t</a>;
<a name="l01167"></a>01167 <span class="comment"></span>
<a name="l01168"></a>01168 <span class="comment">/**</span>
<a name="l01169"></a>01169 <span class="comment"> * cvmx_uctl#_int_ena</span>
<a name="l01170"></a>01170 <span class="comment"> *</span>
<a name="l01171"></a>01171 <span class="comment"> * UCTL_INT_ENA = UCTL Interrupt Enable Register</span>
<a name="l01172"></a>01172 <span class="comment"> *</span>
<a name="l01173"></a>01173 <span class="comment"> * Register to enable individual interrupt source in corresponding to UCTL_INT_REG</span>
<a name="l01174"></a>01174 <span class="comment"> */</span>
<a name="l01175"></a><a class="code" href="unioncvmx__uctlx__int__ena.html">01175</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__int__ena.html" title="cvmx_uctl::_int_ena">cvmx_uctlx_int_ena</a> {
<a name="l01176"></a><a class="code" href="unioncvmx__uctlx__int__ena.html#a078acdd8732c356f1d7a53a101a9ffde">01176</a>     uint64_t <a class="code" href="unioncvmx__uctlx__int__ena.html#a078acdd8732c356f1d7a53a101a9ffde">u64</a>;
<a name="l01177"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">01177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">cvmx_uctlx_int_ena_s</a> {
<a name="l01178"></a>01178 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ae67792bc01d979b85a3d3d1fa8d7309f">reserved_8_63</a>                : 56;
<a name="l01180"></a>01180     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ab87c66b5fbb98f8f5956f362f25b9595">ec_ovf_e</a>                     : 1;  <span class="comment">/**&lt; Ehci Commit OVerFlow Error */</span>
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#afb7b8683c4b8df10f5800104cc8561af">oc_ovf_e</a>                     : 1;  <span class="comment">/**&lt; Ohci Commit OVerFlow Error */</span>
<a name="l01182"></a>01182     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a772cf2a56ec5f0e427760dfdc7be9cdf">wb_pop_e</a>                     : 1;  <span class="comment">/**&lt; Write Buffer FIFO Poped When Empty */</span>
<a name="l01183"></a>01183     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a4cb3092c1ca3e28257bb42df07501d2f">wb_psh_f</a>                     : 1;  <span class="comment">/**&lt; Write Buffer FIFO Pushed When Full */</span>
<a name="l01184"></a>01184     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ad157c72c052f994c0a6342b35663f054">cf_psh_f</a>                     : 1;  <span class="comment">/**&lt; Command FIFO Pushed When Full */</span>
<a name="l01185"></a>01185     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a41e12b75352c9554acdc65f792ee8378">or_psh_f</a>                     : 1;  <span class="comment">/**&lt; OHCI Read Buffer FIFO Pushed When Full */</span>
<a name="l01186"></a>01186     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a8f2285b9a3f95021aea08d852b06721b">er_psh_f</a>                     : 1;  <span class="comment">/**&lt; EHCI Read Buffer FIFO Pushed When Full */</span>
<a name="l01187"></a>01187     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ac8ae19c5e4b280a016239e522df0dc69">pp_psh_f</a>                     : 1;  <span class="comment">/**&lt; PP Access FIFO  Pushed When Full */</span>
<a name="l01188"></a>01188 <span class="preprocessor">#else</span>
<a name="l01189"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ac8ae19c5e4b280a016239e522df0dc69">01189</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ac8ae19c5e4b280a016239e522df0dc69">pp_psh_f</a>                     : 1;
<a name="l01190"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a8f2285b9a3f95021aea08d852b06721b">01190</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a8f2285b9a3f95021aea08d852b06721b">er_psh_f</a>                     : 1;
<a name="l01191"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a41e12b75352c9554acdc65f792ee8378">01191</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a41e12b75352c9554acdc65f792ee8378">or_psh_f</a>                     : 1;
<a name="l01192"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ad157c72c052f994c0a6342b35663f054">01192</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ad157c72c052f994c0a6342b35663f054">cf_psh_f</a>                     : 1;
<a name="l01193"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a4cb3092c1ca3e28257bb42df07501d2f">01193</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a4cb3092c1ca3e28257bb42df07501d2f">wb_psh_f</a>                     : 1;
<a name="l01194"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a772cf2a56ec5f0e427760dfdc7be9cdf">01194</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#a772cf2a56ec5f0e427760dfdc7be9cdf">wb_pop_e</a>                     : 1;
<a name="l01195"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#afb7b8683c4b8df10f5800104cc8561af">01195</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#afb7b8683c4b8df10f5800104cc8561af">oc_ovf_e</a>                     : 1;
<a name="l01196"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ab87c66b5fbb98f8f5956f362f25b9595">01196</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ab87c66b5fbb98f8f5956f362f25b9595">ec_ovf_e</a>                     : 1;
<a name="l01197"></a><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ae67792bc01d979b85a3d3d1fa8d7309f">01197</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html#ae67792bc01d979b85a3d3d1fa8d7309f">reserved_8_63</a>                : 56;
<a name="l01198"></a>01198 <span class="preprocessor">#endif</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__int__ena.html#aa797c29f6bd9a985ed87cf204dd1b8f8">s</a>;
<a name="l01200"></a><a class="code" href="unioncvmx__uctlx__int__ena.html#a179b23c6efe52fefb9b16b94bf32fb69">01200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">cvmx_uctlx_int_ena_s</a>           <a class="code" href="unioncvmx__uctlx__int__ena.html#a179b23c6efe52fefb9b16b94bf32fb69">cn61xx</a>;
<a name="l01201"></a><a class="code" href="unioncvmx__uctlx__int__ena.html#aedaf3894705a6667a66a1d67117072bf">01201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">cvmx_uctlx_int_ena_s</a>           <a class="code" href="unioncvmx__uctlx__int__ena.html#aedaf3894705a6667a66a1d67117072bf">cn63xx</a>;
<a name="l01202"></a><a class="code" href="unioncvmx__uctlx__int__ena.html#a58abbeaa193610c2c57257c5caf131b3">01202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">cvmx_uctlx_int_ena_s</a>           <a class="code" href="unioncvmx__uctlx__int__ena.html#a58abbeaa193610c2c57257c5caf131b3">cn63xxp1</a>;
<a name="l01203"></a><a class="code" href="unioncvmx__uctlx__int__ena.html#a981e18873fd34b391ed61007fa1fd4f9">01203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">cvmx_uctlx_int_ena_s</a>           <a class="code" href="unioncvmx__uctlx__int__ena.html#a981e18873fd34b391ed61007fa1fd4f9">cn66xx</a>;
<a name="l01204"></a><a class="code" href="unioncvmx__uctlx__int__ena.html#a214e202e9ef2ddc3de0b76808b1f521e">01204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">cvmx_uctlx_int_ena_s</a>           <a class="code" href="unioncvmx__uctlx__int__ena.html#a214e202e9ef2ddc3de0b76808b1f521e">cn68xx</a>;
<a name="l01205"></a><a class="code" href="unioncvmx__uctlx__int__ena.html#a8c9d7b1011231d503796f61c4c16e156">01205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">cvmx_uctlx_int_ena_s</a>           <a class="code" href="unioncvmx__uctlx__int__ena.html#a8c9d7b1011231d503796f61c4c16e156">cn68xxp1</a>;
<a name="l01206"></a><a class="code" href="unioncvmx__uctlx__int__ena.html#a3e724b51cd1f7f95fd9d356eef526a7f">01206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__ena_1_1cvmx__uctlx__int__ena__s.html">cvmx_uctlx_int_ena_s</a>           <a class="code" href="unioncvmx__uctlx__int__ena.html#a3e724b51cd1f7f95fd9d356eef526a7f">cnf71xx</a>;
<a name="l01207"></a>01207 };
<a name="l01208"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ab5e875eaacdae899448e2ff8bde69136">01208</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__int__ena.html" title="cvmx_uctl::_int_ena">cvmx_uctlx_int_ena</a> <a class="code" href="unioncvmx__uctlx__int__ena.html" title="cvmx_uctl::_int_ena">cvmx_uctlx_int_ena_t</a>;
<a name="l01209"></a>01209 <span class="comment"></span>
<a name="l01210"></a>01210 <span class="comment">/**</span>
<a name="l01211"></a>01211 <span class="comment"> * cvmx_uctl#_int_reg</span>
<a name="l01212"></a>01212 <span class="comment"> *</span>
<a name="l01213"></a>01213 <span class="comment"> * UCTL_INT_REG = UCTL Interrupt Register</span>
<a name="l01214"></a>01214 <span class="comment"> *</span>
<a name="l01215"></a>01215 <span class="comment"> * Summary of different bits of RSL interrupt status.</span>
<a name="l01216"></a>01216 <span class="comment"> */</span>
<a name="l01217"></a><a class="code" href="unioncvmx__uctlx__int__reg.html">01217</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__int__reg.html" title="cvmx_uctl::_int_reg">cvmx_uctlx_int_reg</a> {
<a name="l01218"></a><a class="code" href="unioncvmx__uctlx__int__reg.html#ad5d5a96f033cbe0694f4c0b5b5e7ca5d">01218</a>     uint64_t <a class="code" href="unioncvmx__uctlx__int__reg.html#ad5d5a96f033cbe0694f4c0b5b5e7ca5d">u64</a>;
<a name="l01219"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">01219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">cvmx_uctlx_int_reg_s</a> {
<a name="l01220"></a>01220 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a9963a7abc7a7df37297f35421bca2f6f">reserved_8_63</a>                : 56;
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a7faabaf5fd319ed5d58965182e8749a8">ec_ovf_e</a>                     : 1;  <span class="comment">/**&lt; Ehci Commit OVerFlow Error</span>
<a name="l01223"></a>01223 <span class="comment">                                                         When the error happenes, the whole NCB system needs</span>
<a name="l01224"></a>01224 <span class="comment">                                                         to be reset. */</span>
<a name="l01225"></a>01225     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#af2d323a524232f5a6baec60504b6bcff">oc_ovf_e</a>                     : 1;  <span class="comment">/**&lt; Ohci Commit OVerFlow Error</span>
<a name="l01226"></a>01226 <span class="comment">                                                         When the error happenes, the whole NCB system needs</span>
<a name="l01227"></a>01227 <span class="comment">                                                         to be reset. */</span>
<a name="l01228"></a>01228     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a80ad3f67ba724eb6e8e783beabdaa703">wb_pop_e</a>                     : 1;  <span class="comment">/**&lt; Write Buffer FIFO Poped When Empty */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#aec72625e17f2048b5d33cf5ca44f4407">wb_psh_f</a>                     : 1;  <span class="comment">/**&lt; Write Buffer FIFO Pushed When Full */</span>
<a name="l01230"></a>01230     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a286a51c834de1727e8be954344de6cfb">cf_psh_f</a>                     : 1;  <span class="comment">/**&lt; Command FIFO Pushed When Full */</span>
<a name="l01231"></a>01231     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a50127253314d799fdb3cec51ab495c3f">or_psh_f</a>                     : 1;  <span class="comment">/**&lt; OHCI Read Buffer FIFO Pushed When Full */</span>
<a name="l01232"></a>01232     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#aaa8b0a5f0a1e99d3216f3c734f98990a">er_psh_f</a>                     : 1;  <span class="comment">/**&lt; EHCI Read Buffer FIFO Pushed When Full */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a1e75fbb459780c1e1eb1b87ad86a481f">pp_psh_f</a>                     : 1;  <span class="comment">/**&lt; PP Access FIFO  Pushed When Full */</span>
<a name="l01234"></a>01234 <span class="preprocessor">#else</span>
<a name="l01235"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a1e75fbb459780c1e1eb1b87ad86a481f">01235</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a1e75fbb459780c1e1eb1b87ad86a481f">pp_psh_f</a>                     : 1;
<a name="l01236"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#aaa8b0a5f0a1e99d3216f3c734f98990a">01236</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#aaa8b0a5f0a1e99d3216f3c734f98990a">er_psh_f</a>                     : 1;
<a name="l01237"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a50127253314d799fdb3cec51ab495c3f">01237</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a50127253314d799fdb3cec51ab495c3f">or_psh_f</a>                     : 1;
<a name="l01238"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a286a51c834de1727e8be954344de6cfb">01238</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a286a51c834de1727e8be954344de6cfb">cf_psh_f</a>                     : 1;
<a name="l01239"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#aec72625e17f2048b5d33cf5ca44f4407">01239</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#aec72625e17f2048b5d33cf5ca44f4407">wb_psh_f</a>                     : 1;
<a name="l01240"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a80ad3f67ba724eb6e8e783beabdaa703">01240</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a80ad3f67ba724eb6e8e783beabdaa703">wb_pop_e</a>                     : 1;
<a name="l01241"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#af2d323a524232f5a6baec60504b6bcff">01241</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#af2d323a524232f5a6baec60504b6bcff">oc_ovf_e</a>                     : 1;
<a name="l01242"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a7faabaf5fd319ed5d58965182e8749a8">01242</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a7faabaf5fd319ed5d58965182e8749a8">ec_ovf_e</a>                     : 1;
<a name="l01243"></a><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a9963a7abc7a7df37297f35421bca2f6f">01243</a>     uint64_t <a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html#a9963a7abc7a7df37297f35421bca2f6f">reserved_8_63</a>                : 56;
<a name="l01244"></a>01244 <span class="preprocessor">#endif</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__int__reg.html#a22022c301872f2b4633a9592446b4953">s</a>;
<a name="l01246"></a><a class="code" href="unioncvmx__uctlx__int__reg.html#a6e1cfa0d40b32207417a8b1c80afd2c9">01246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">cvmx_uctlx_int_reg_s</a>           <a class="code" href="unioncvmx__uctlx__int__reg.html#a6e1cfa0d40b32207417a8b1c80afd2c9">cn61xx</a>;
<a name="l01247"></a><a class="code" href="unioncvmx__uctlx__int__reg.html#a3be8be097e322d2d589b62745aa226f8">01247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">cvmx_uctlx_int_reg_s</a>           <a class="code" href="unioncvmx__uctlx__int__reg.html#a3be8be097e322d2d589b62745aa226f8">cn63xx</a>;
<a name="l01248"></a><a class="code" href="unioncvmx__uctlx__int__reg.html#adba428873c405a81b6cef4f2edbb2886">01248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">cvmx_uctlx_int_reg_s</a>           <a class="code" href="unioncvmx__uctlx__int__reg.html#adba428873c405a81b6cef4f2edbb2886">cn63xxp1</a>;
<a name="l01249"></a><a class="code" href="unioncvmx__uctlx__int__reg.html#a762fc17e0442b88259bc6c6ae80c85db">01249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">cvmx_uctlx_int_reg_s</a>           <a class="code" href="unioncvmx__uctlx__int__reg.html#a762fc17e0442b88259bc6c6ae80c85db">cn66xx</a>;
<a name="l01250"></a><a class="code" href="unioncvmx__uctlx__int__reg.html#a4c6812bc8a81d9f6caa15b8564595dd3">01250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">cvmx_uctlx_int_reg_s</a>           <a class="code" href="unioncvmx__uctlx__int__reg.html#a4c6812bc8a81d9f6caa15b8564595dd3">cn68xx</a>;
<a name="l01251"></a><a class="code" href="unioncvmx__uctlx__int__reg.html#abb3cd1076004bbf8dff4d0982588c7d3">01251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">cvmx_uctlx_int_reg_s</a>           <a class="code" href="unioncvmx__uctlx__int__reg.html#abb3cd1076004bbf8dff4d0982588c7d3">cn68xxp1</a>;
<a name="l01252"></a><a class="code" href="unioncvmx__uctlx__int__reg.html#a56a0c26aaf605f6615bfe4e61b181332">01252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__int__reg_1_1cvmx__uctlx__int__reg__s.html">cvmx_uctlx_int_reg_s</a>           <a class="code" href="unioncvmx__uctlx__int__reg.html#a56a0c26aaf605f6615bfe4e61b181332">cnf71xx</a>;
<a name="l01253"></a>01253 };
<a name="l01254"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a7b9b4ce29f972798a075805bffc6c44a">01254</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__int__reg.html" title="cvmx_uctl::_int_reg">cvmx_uctlx_int_reg</a> <a class="code" href="unioncvmx__uctlx__int__reg.html" title="cvmx_uctl::_int_reg">cvmx_uctlx_int_reg_t</a>;
<a name="l01255"></a>01255 <span class="comment"></span>
<a name="l01256"></a>01256 <span class="comment">/**</span>
<a name="l01257"></a>01257 <span class="comment"> * cvmx_uctl#_intstat</span>
<a name="l01258"></a>01258 <span class="comment"> *</span>
<a name="l01259"></a>01259 <span class="comment"> * This register provides a summary of different bits of RSL interrupts. DBEs are detected and</span>
<a name="l01260"></a>01260 <span class="comment"> * SBE are corrected. For debugging output for ECC DBEs/SBEs, see UCTL()_ECC. This register can</span>
<a name="l01261"></a>01261 <span class="comment"> * be reset by IOI reset.</span>
<a name="l01262"></a>01262 <span class="comment"> */</span>
<a name="l01263"></a><a class="code" href="unioncvmx__uctlx__intstat.html">01263</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__intstat.html" title="cvmx_uctl::_intstat">cvmx_uctlx_intstat</a> {
<a name="l01264"></a><a class="code" href="unioncvmx__uctlx__intstat.html#a81529ccbf6d6f0e5067d48d146d51e65">01264</a>     uint64_t <a class="code" href="unioncvmx__uctlx__intstat.html#a81529ccbf6d6f0e5067d48d146d51e65">u64</a>;
<a name="l01265"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html">01265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html">cvmx_uctlx_intstat_s</a> {
<a name="l01266"></a>01266 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#aa46d26136094f3f617ce808ecf20f319">reserved_30_63</a>               : 34;
<a name="l01268"></a>01268     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a5328f314f43841f6203bb5bf832b4047">xm_r_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UCTL AxiMaster read-data FIFO. */</span>
<a name="l01269"></a>01269     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a768d6629bf84d3b8a6d370ea3919aee7">xm_r_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UCTL AxiMaster read-data FIFO. */</span>
<a name="l01270"></a>01270     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6252d6f03e5135a67bea15de10ab71b2">xm_w_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UCTL AxiMaster write-data FIFO. */</span>
<a name="l01271"></a>01271     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac2b6bf0f038feb0736d397328d4346c2">xm_w_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UCTL AxiMaster write-data FIFO. */</span>
<a name="l01272"></a>01272     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac8e0bed6c77fbc0f10380a00af8c9fab">reserved_22_25</a>               : 4;
<a name="l01273"></a>01273     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac1f3634e19991140beb971867ed3368f">ram2_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l01274"></a>01274     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a046781cce10904213a696f2bc23960d5">ram2_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC RxFIFO RAMs (RAM2). */</span>
<a name="l01275"></a>01275     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a77935ff1f6cc9ed4309f336da6d7d5a6">ram1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l01276"></a>01276     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#aacd4a7130371a5b795b97d248df22b3a">ram1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC TxFIFO RAMs (RAM1). */</span>
<a name="l01277"></a>01277     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a24baff607bc40982d1e8df7988c65d3e">ram0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected double-bit error on the UAHC Desc/Reg Cache (RAM0). */</span>
<a name="l01278"></a>01278     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6ea5788abd836d49a142a804db1ac4f7">ram0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected single-bit error on the UAHC Desc/Reg Cache (RAM0). */</span>
<a name="l01279"></a>01279     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a0c770278d539d3b7f7cb3556c8b4c290">reserved_3_15</a>                : 13;
<a name="l01280"></a>01280     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a2af578b783de390f05b6027ac61c057e">xm_bad_dma</a>                   : 1;  <span class="comment">/**&lt; Detected bad DMA access from UAHC to IOI. Error information is logged in</span>
<a name="l01281"></a>01281 <span class="comment">                                                         UCTL()_SHIM_CFG[XM_BAD_DMA_*]. Received a DMA request from UAHC that violates the</span>
<a name="l01282"></a>01282 <span class="comment">                                                         assumptions made by the AXI-to-IOI shim. Such scenarios include: illegal length/size</span>
<a name="l01283"></a>01283 <span class="comment">                                                         combinations and address out-of-bounds.</span>
<a name="l01284"></a>01284 <span class="comment">                                                         For more information on exact failures, see the description in</span>
<a name="l01285"></a>01285 <span class="comment">                                                         UCTL()_SHIM_CFG[XM_BAD_DMA_TYPE]. The hardware does not translate the request correctly</span>
<a name="l01286"></a>01286 <span class="comment">                                                         and results may violate IOI protocols. */</span>
<a name="l01287"></a>01287     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ae2aaa67ec7b6287ae08a1c616f353ff9">xs_ncb_oob</a>                   : 1;  <span class="comment">/**&lt; Detected out-of-bound register access to UAHC over IOI. The UAHC defines 1MB of register</span>
<a name="l01288"></a>01288 <span class="comment">                                                         space, starting at offset 0x0. Any accesses outside of this register space cause this bit</span>
<a name="l01289"></a>01289 <span class="comment">                                                         to be set to 1. Error information is logged in UCTL()_SHIM_CFG[XS_NCB_OOB_*]. */</span>
<a name="l01290"></a>01290     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6eb42fd540df38e98722f5c4080ce804">reserved_0_0</a>                 : 1;
<a name="l01291"></a>01291 <span class="preprocessor">#else</span>
<a name="l01292"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6eb42fd540df38e98722f5c4080ce804">01292</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6eb42fd540df38e98722f5c4080ce804">reserved_0_0</a>                 : 1;
<a name="l01293"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ae2aaa67ec7b6287ae08a1c616f353ff9">01293</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ae2aaa67ec7b6287ae08a1c616f353ff9">xs_ncb_oob</a>                   : 1;
<a name="l01294"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a2af578b783de390f05b6027ac61c057e">01294</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a2af578b783de390f05b6027ac61c057e">xm_bad_dma</a>                   : 1;
<a name="l01295"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a0c770278d539d3b7f7cb3556c8b4c290">01295</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a0c770278d539d3b7f7cb3556c8b4c290">reserved_3_15</a>                : 13;
<a name="l01296"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6ea5788abd836d49a142a804db1ac4f7">01296</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6ea5788abd836d49a142a804db1ac4f7">ram0_sbe</a>                     : 1;
<a name="l01297"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a24baff607bc40982d1e8df7988c65d3e">01297</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a24baff607bc40982d1e8df7988c65d3e">ram0_dbe</a>                     : 1;
<a name="l01298"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#aacd4a7130371a5b795b97d248df22b3a">01298</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#aacd4a7130371a5b795b97d248df22b3a">ram1_sbe</a>                     : 1;
<a name="l01299"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a77935ff1f6cc9ed4309f336da6d7d5a6">01299</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a77935ff1f6cc9ed4309f336da6d7d5a6">ram1_dbe</a>                     : 1;
<a name="l01300"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a046781cce10904213a696f2bc23960d5">01300</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a046781cce10904213a696f2bc23960d5">ram2_sbe</a>                     : 1;
<a name="l01301"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac1f3634e19991140beb971867ed3368f">01301</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac1f3634e19991140beb971867ed3368f">ram2_dbe</a>                     : 1;
<a name="l01302"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac8e0bed6c77fbc0f10380a00af8c9fab">01302</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac8e0bed6c77fbc0f10380a00af8c9fab">reserved_22_25</a>               : 4;
<a name="l01303"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac2b6bf0f038feb0736d397328d4346c2">01303</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#ac2b6bf0f038feb0736d397328d4346c2">xm_w_sbe</a>                     : 1;
<a name="l01304"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6252d6f03e5135a67bea15de10ab71b2">01304</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a6252d6f03e5135a67bea15de10ab71b2">xm_w_dbe</a>                     : 1;
<a name="l01305"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a768d6629bf84d3b8a6d370ea3919aee7">01305</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a768d6629bf84d3b8a6d370ea3919aee7">xm_r_sbe</a>                     : 1;
<a name="l01306"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a5328f314f43841f6203bb5bf832b4047">01306</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#a5328f314f43841f6203bb5bf832b4047">xm_r_dbe</a>                     : 1;
<a name="l01307"></a><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#aa46d26136094f3f617ce808ecf20f319">01307</a>     uint64_t <a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html#aa46d26136094f3f617ce808ecf20f319">reserved_30_63</a>               : 34;
<a name="l01308"></a>01308 <span class="preprocessor">#endif</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__intstat.html#af94cebbeb7dbe78e49bc95ce6b41d918">s</a>;
<a name="l01310"></a><a class="code" href="unioncvmx__uctlx__intstat.html#a5956b3e2f06fa45d15401e855b63a8f2">01310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html">cvmx_uctlx_intstat_s</a>           <a class="code" href="unioncvmx__uctlx__intstat.html#a5956b3e2f06fa45d15401e855b63a8f2">cn78xx</a>;
<a name="l01311"></a><a class="code" href="unioncvmx__uctlx__intstat.html#a8da39871c6914822addf79ffec8c278c">01311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__intstat_1_1cvmx__uctlx__intstat__s.html">cvmx_uctlx_intstat_s</a>           <a class="code" href="unioncvmx__uctlx__intstat.html#a8da39871c6914822addf79ffec8c278c">cn78xxp1</a>;
<a name="l01312"></a>01312 };
<a name="l01313"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a8d3893b83b50beffb28333e6fc8d3182">01313</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__intstat.html" title="cvmx_uctl::_intstat">cvmx_uctlx_intstat</a> <a class="code" href="unioncvmx__uctlx__intstat.html" title="cvmx_uctl::_intstat">cvmx_uctlx_intstat_t</a>;
<a name="l01314"></a>01314 <span class="comment"></span>
<a name="l01315"></a>01315 <span class="comment">/**</span>
<a name="l01316"></a>01316 <span class="comment"> * cvmx_uctl#_ohci_ctl</span>
<a name="l01317"></a>01317 <span class="comment"> *</span>
<a name="l01318"></a>01318 <span class="comment"> * RSL registers starting from 0x10 can be accessed only after hclk is active and hreset is deasserted.</span>
<a name="l01319"></a>01319 <span class="comment"> *</span>
<a name="l01320"></a>01320 <span class="comment"> * UCTL_OHCI_CTL = UCTL OHCI Control Register</span>
<a name="l01321"></a>01321 <span class="comment"> * This register controls the general behavior of UCTL OHCI datapath.</span>
<a name="l01322"></a>01322 <span class="comment"> */</span>
<a name="l01323"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html">01323</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ohci__ctl.html" title="cvmx_uctl::_ohci_ctl">cvmx_uctlx_ohci_ctl</a> {
<a name="l01324"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html#a7d89c1071bebe85df862d689d5af225d">01324</a>     uint64_t <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#a7d89c1071bebe85df862d689d5af225d">u64</a>;
<a name="l01325"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">01325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">cvmx_uctlx_ohci_ctl_s</a> {
<a name="l01326"></a>01326 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aababd981d99263323fe191eaa4535633">reserved_19_63</a>               : 45;
<a name="l01328"></a>01328     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#af3c7de783a361ab113fca401945750b6">reg_nb</a>                       : 1;  <span class="comment">/**&lt; 1: OHCI register access will not be blocked by EHCI</span>
<a name="l01329"></a>01329 <span class="comment">                                                          buffer/descriptor access on AHB</span>
<a name="l01330"></a>01330 <span class="comment">                                                         - 0: Buffer/descriptor and register access will be</span>
<a name="l01331"></a>01331 <span class="comment">                                                             mutually exclusive */</span>
<a name="l01332"></a>01332     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a8fae6e1f962196b3b73aeed1eff18cce">l2c_dc</a>                       : 1;  <span class="comment">/**&lt; When set to 1, set the commit bit in the descriptor</span>
<a name="l01333"></a>01333 <span class="comment">                                                         store commands to L2C. */</span>
<a name="l01334"></a>01334     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a06957c162dd6f2345e640f294507a873">l2c_bc</a>                       : 1;  <span class="comment">/**&lt; When set to 1, set the commit bit in the buffer</span>
<a name="l01335"></a>01335 <span class="comment">                                                         store commands to L2C. */</span>
<a name="l01336"></a>01336     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a790a1c42a47179090a6ee9bc6e3d3aa7">l2c_0pag</a>                     : 1;  <span class="comment">/**&lt; When set to 1, sets the zero-page bit in store</span>
<a name="l01337"></a>01337 <span class="comment">                                                         command to  L2C. */</span>
<a name="l01338"></a>01338     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a02fd8f9b80049b7af0e6efaebad826c3">l2c_stt</a>                      : 1;  <span class="comment">/**&lt; When set to 1, use STT when store to L2C. */</span>
<a name="l01339"></a>01339     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a3b3c93642fffc44f3732a5dfcc5985bf">l2c_buff_emod</a>                : 2;  <span class="comment">/**&lt; Endian format for buffer from/to the L2C.</span>
<a name="l01340"></a>01340 <span class="comment">                                                         IN:       A-B-C-D-E-F-G-H</span>
<a name="l01341"></a>01341 <span class="comment">                                                         OUT0:  A-B-C-D-E-F-G-H</span>
<a name="l01342"></a>01342 <span class="comment">                                                         OUT1:  H-G-F-E-D-C-B-A</span>
<a name="l01343"></a>01343 <span class="comment">                                                         OUT2:  D-C-B-A-H-G-F-E</span>
<a name="l01344"></a>01344 <span class="comment">                                                         OUT3:  E-F-G-H-A-B-C-D */</span>
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aa165363180bec562d25f639293a3169e">l2c_desc_emod</a>                : 2;  <span class="comment">/**&lt; Endian format for descriptor from/to the L2C.</span>
<a name="l01346"></a>01346 <span class="comment">                                                         IN:        A-B-C-D-E-F-G-H</span>
<a name="l01347"></a>01347 <span class="comment">                                                         OUT0:  A-B-C-D-E-F-G-H</span>
<a name="l01348"></a>01348 <span class="comment">                                                         OUT1:  H-G-F-E-D-C-B-A</span>
<a name="l01349"></a>01349 <span class="comment">                                                         OUT2:  D-C-B-A-H-G-F-E</span>
<a name="l01350"></a>01350 <span class="comment">                                                         OUT3:  E-F-G-H-A-B-C-D */</span>
<a name="l01351"></a>01351     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#ad3b2251d8379157c9c83cb9e6e23d04e">inv_reg_a2</a>                   : 1;  <span class="comment">/**&lt; UAHC register address  bit&lt;2&gt; invert. When set to 1,</span>
<a name="l01352"></a>01352 <span class="comment">                                                         for a 32-bit NCB I/O register access, the address</span>
<a name="l01353"></a>01353 <span class="comment">                                                         offset will be flipped between 0x4 and 0x0. */</span>
<a name="l01354"></a>01354     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aeb8ce8178450fb97f7500de602ee2dad">reserved_8_8</a>                 : 1;
<a name="l01355"></a>01355     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a2e05396fb176771072e18d3361cb9708">l2c_addr_msb</a>                 : 8;  <span class="comment">/**&lt; This is the bit [39:32] of an address sent to L2C</span>
<a name="l01356"></a>01356 <span class="comment">                                                         for ohci. */</span>
<a name="l01357"></a>01357 <span class="preprocessor">#else</span>
<a name="l01358"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a2e05396fb176771072e18d3361cb9708">01358</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a2e05396fb176771072e18d3361cb9708">l2c_addr_msb</a>                 : 8;
<a name="l01359"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aeb8ce8178450fb97f7500de602ee2dad">01359</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aeb8ce8178450fb97f7500de602ee2dad">reserved_8_8</a>                 : 1;
<a name="l01360"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#ad3b2251d8379157c9c83cb9e6e23d04e">01360</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#ad3b2251d8379157c9c83cb9e6e23d04e">inv_reg_a2</a>                   : 1;
<a name="l01361"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aa165363180bec562d25f639293a3169e">01361</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aa165363180bec562d25f639293a3169e">l2c_desc_emod</a>                : 2;
<a name="l01362"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a3b3c93642fffc44f3732a5dfcc5985bf">01362</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a3b3c93642fffc44f3732a5dfcc5985bf">l2c_buff_emod</a>                : 2;
<a name="l01363"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a02fd8f9b80049b7af0e6efaebad826c3">01363</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a02fd8f9b80049b7af0e6efaebad826c3">l2c_stt</a>                      : 1;
<a name="l01364"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a790a1c42a47179090a6ee9bc6e3d3aa7">01364</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a790a1c42a47179090a6ee9bc6e3d3aa7">l2c_0pag</a>                     : 1;
<a name="l01365"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a06957c162dd6f2345e640f294507a873">01365</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a06957c162dd6f2345e640f294507a873">l2c_bc</a>                       : 1;
<a name="l01366"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a8fae6e1f962196b3b73aeed1eff18cce">01366</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#a8fae6e1f962196b3b73aeed1eff18cce">l2c_dc</a>                       : 1;
<a name="l01367"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#af3c7de783a361ab113fca401945750b6">01367</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#af3c7de783a361ab113fca401945750b6">reg_nb</a>                       : 1;
<a name="l01368"></a><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aababd981d99263323fe191eaa4535633">01368</a>     uint64_t <a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html#aababd981d99263323fe191eaa4535633">reserved_19_63</a>               : 45;
<a name="l01369"></a>01369 <span class="preprocessor">#endif</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#abe102175e1011f9f20a51753f8c45b77">s</a>;
<a name="l01371"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html#a698285afb0972f61c4450b298f827bfc">01371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">cvmx_uctlx_ohci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#a698285afb0972f61c4450b298f827bfc">cn61xx</a>;
<a name="l01372"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html#abb7c001e74f8fc7e1a10dc50fe543ae2">01372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">cvmx_uctlx_ohci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#abb7c001e74f8fc7e1a10dc50fe543ae2">cn63xx</a>;
<a name="l01373"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html#aed23fad68c03887d501f7a6369c2210c">01373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">cvmx_uctlx_ohci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#aed23fad68c03887d501f7a6369c2210c">cn63xxp1</a>;
<a name="l01374"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html#a3f706cb8a2ff0fc58224e055ce536c7e">01374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">cvmx_uctlx_ohci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#a3f706cb8a2ff0fc58224e055ce536c7e">cn66xx</a>;
<a name="l01375"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html#ac6861f9f3f5160e6c960a0cfe82ba14f">01375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">cvmx_uctlx_ohci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#ac6861f9f3f5160e6c960a0cfe82ba14f">cn68xx</a>;
<a name="l01376"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html#a9e3cf6388cfb3ae1a3507510f23b0d3e">01376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">cvmx_uctlx_ohci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#a9e3cf6388cfb3ae1a3507510f23b0d3e">cn68xxp1</a>;
<a name="l01377"></a><a class="code" href="unioncvmx__uctlx__ohci__ctl.html#aa577c1b8773c24d70a2f4a83f97f8fbe">01377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ohci__ctl_1_1cvmx__uctlx__ohci__ctl__s.html">cvmx_uctlx_ohci_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__ohci__ctl.html#aa577c1b8773c24d70a2f4a83f97f8fbe">cnf71xx</a>;
<a name="l01378"></a>01378 };
<a name="l01379"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a0b608f6a919341d1642df00839d3753f">01379</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ohci__ctl.html" title="cvmx_uctl::_ohci_ctl">cvmx_uctlx_ohci_ctl</a> <a class="code" href="unioncvmx__uctlx__ohci__ctl.html" title="cvmx_uctl::_ohci_ctl">cvmx_uctlx_ohci_ctl_t</a>;
<a name="l01380"></a>01380 <span class="comment"></span>
<a name="l01381"></a>01381 <span class="comment">/**</span>
<a name="l01382"></a>01382 <span class="comment"> * cvmx_uctl#_orto_ctl</span>
<a name="l01383"></a>01383 <span class="comment"> *</span>
<a name="l01384"></a>01384 <span class="comment"> * UCTL_ORTO_CTL = UCTL OHCI Readbuffer TimeOut Control Register</span>
<a name="l01385"></a>01385 <span class="comment"> * This register controls timeout for OHCI Readbuffer.</span>
<a name="l01386"></a>01386 <span class="comment"> */</span>
<a name="l01387"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html">01387</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__orto__ctl.html" title="cvmx_uctl::_orto_ctl">cvmx_uctlx_orto_ctl</a> {
<a name="l01388"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html#a7a37916eaed0fffeff00f88a058d0da5">01388</a>     uint64_t <a class="code" href="unioncvmx__uctlx__orto__ctl.html#a7a37916eaed0fffeff00f88a058d0da5">u64</a>;
<a name="l01389"></a><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">01389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">cvmx_uctlx_orto_ctl_s</a> {
<a name="l01390"></a>01390 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a06d637e230c892b1fcf915871e0d49f4">reserved_32_63</a>               : 32;
<a name="l01392"></a>01392     uint64_t <a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a6edf828d35e1b10b7f6e3b9edb4e921f">to_val</a>                       : 24; <span class="comment">/**&lt; Read buffer timeout value</span>
<a name="l01393"></a>01393 <span class="comment">                                                         (value 0 means timeout disabled) */</span>
<a name="l01394"></a>01394     uint64_t <a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a3b75d0cd42b127284a54d252aac31bfe">reserved_0_7</a>                 : 8;
<a name="l01395"></a>01395 <span class="preprocessor">#else</span>
<a name="l01396"></a><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a3b75d0cd42b127284a54d252aac31bfe">01396</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a3b75d0cd42b127284a54d252aac31bfe">reserved_0_7</a>                 : 8;
<a name="l01397"></a><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a6edf828d35e1b10b7f6e3b9edb4e921f">01397</a>     uint64_t <a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a6edf828d35e1b10b7f6e3b9edb4e921f">to_val</a>                       : 24;
<a name="l01398"></a><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a06d637e230c892b1fcf915871e0d49f4">01398</a>     uint64_t <a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html#a06d637e230c892b1fcf915871e0d49f4">reserved_32_63</a>               : 32;
<a name="l01399"></a>01399 <span class="preprocessor">#endif</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__orto__ctl.html#a43f492f5a8094b3de8804a3c2bd58174">s</a>;
<a name="l01401"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html#aad6d4ce890b1374c927bafbd311ac4ba">01401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">cvmx_uctlx_orto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__orto__ctl.html#aad6d4ce890b1374c927bafbd311ac4ba">cn61xx</a>;
<a name="l01402"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html#ae28cd82c3487c965d730858a49b6946c">01402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">cvmx_uctlx_orto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__orto__ctl.html#ae28cd82c3487c965d730858a49b6946c">cn63xx</a>;
<a name="l01403"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html#a994a9b192b5ef166f189aaa8c93dd0d5">01403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">cvmx_uctlx_orto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__orto__ctl.html#a994a9b192b5ef166f189aaa8c93dd0d5">cn63xxp1</a>;
<a name="l01404"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html#aaa3e37f734f2c40f07807520533e1118">01404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">cvmx_uctlx_orto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__orto__ctl.html#aaa3e37f734f2c40f07807520533e1118">cn66xx</a>;
<a name="l01405"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html#a59a8283295c1d2278926bdc44c156da2">01405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">cvmx_uctlx_orto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__orto__ctl.html#a59a8283295c1d2278926bdc44c156da2">cn68xx</a>;
<a name="l01406"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html#aff4d17ef1bceca5be9552dce1187177c">01406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">cvmx_uctlx_orto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__orto__ctl.html#aff4d17ef1bceca5be9552dce1187177c">cn68xxp1</a>;
<a name="l01407"></a><a class="code" href="unioncvmx__uctlx__orto__ctl.html#a30fcc6c159465bca124664ad523cb348">01407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__orto__ctl_1_1cvmx__uctlx__orto__ctl__s.html">cvmx_uctlx_orto_ctl_s</a>          <a class="code" href="unioncvmx__uctlx__orto__ctl.html#a30fcc6c159465bca124664ad523cb348">cnf71xx</a>;
<a name="l01408"></a>01408 };
<a name="l01409"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a099a59180b1f75a7bb519305b74b16c4">01409</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__orto__ctl.html" title="cvmx_uctl::_orto_ctl">cvmx_uctlx_orto_ctl</a> <a class="code" href="unioncvmx__uctlx__orto__ctl.html" title="cvmx_uctl::_orto_ctl">cvmx_uctlx_orto_ctl_t</a>;
<a name="l01410"></a>01410 <span class="comment"></span>
<a name="l01411"></a>01411 <span class="comment">/**</span>
<a name="l01412"></a>01412 <span class="comment"> * cvmx_uctl#_port#_cfg_hs</span>
<a name="l01413"></a>01413 <span class="comment"> *</span>
<a name="l01414"></a>01414 <span class="comment"> * This register controls configuration and test controls for the high-speed port 0 PHY.</span>
<a name="l01415"></a>01415 <span class="comment"> *</span>
<a name="l01416"></a>01416 <span class="comment"> * This register is accessible only when UCTL()_CTL[H_CLK_EN] = 1.</span>
<a name="l01417"></a>01417 <span class="comment"> *</span>
<a name="l01418"></a>01418 <span class="comment"> * This register can be reset by IOI reset or UCTL()_CTL[UCTL_RST].</span>
<a name="l01419"></a>01419 <span class="comment"> */</span>
<a name="l01420"></a><a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html">01420</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html" title="cvmx_uctl::_port::_cfg_hs">cvmx_uctlx_portx_cfg_hs</a> {
<a name="l01421"></a><a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html#ac6c230130959996c240eadf64dda4253">01421</a>     uint64_t <a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html#ac6c230130959996c240eadf64dda4253">u64</a>;
<a name="l01422"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html">01422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html">cvmx_uctlx_portx_cfg_hs_s</a> {
<a name="l01423"></a>01423 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a264230d9904a99922fe7d94aca29918b">reserved_58_63</a>               : 6;
<a name="l01425"></a>01425     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a045978f6e844933722c1a9d5ea920980">comp_dis_tune</a>                : 3;  <span class="comment">/**&lt; Disconnect threshold voltage. Adjusts the voltage level for the threshold used to detect a</span>
<a name="l01426"></a>01426 <span class="comment">                                                         disconnect event at the host.</span>
<a name="l01427"></a>01427 <span class="comment">                                                         A positive binary bit setting change results in a +1.5% incremental change in the</span>
<a name="l01428"></a>01428 <span class="comment">                                                         threshold voltage level, while a negative binary bit setting change results in a -1.5%</span>
<a name="l01429"></a>01429 <span class="comment">                                                         incremental change in the threshold voltage level. */</span>
<a name="l01430"></a>01430     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#ad86add3af64698765ac0bdc704567bef">sq_rx_tune</a>                   : 3;  <span class="comment">/**&lt; Squelch threshold adjustment. Adjusts the voltage level for the threshold used to detect</span>
<a name="l01431"></a>01431 <span class="comment">                                                         valid high-speed data.</span>
<a name="l01432"></a>01432 <span class="comment">                                                         A positive binary bit setting change results in a -5% incremental change in threshold</span>
<a name="l01433"></a>01433 <span class="comment">                                                         voltage level, while a negative binary bit setting change results in a +5% incremental</span>
<a name="l01434"></a>01434 <span class="comment">                                                         change in threshold voltage level. */</span>
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aef29a7f15b6de6cd67572b26534f0b53">tx_fsls_tune</a>                 : 4;  <span class="comment">/**&lt; Low-speed/full-speed source impedance adjustment. Adjusts the low- and full-speed single-</span>
<a name="l01436"></a>01436 <span class="comment">                                                         ended source impedance while driving high. This parameter control is encoded in</span>
<a name="l01437"></a>01437 <span class="comment">                                                         thermometer code.</span>
<a name="l01438"></a>01438 <span class="comment">                                                         A positive thermometer code change results in a -2.5% incremental change in source</span>
<a name="l01439"></a>01439 <span class="comment">                                                         impedance. A negative thermometer code change results in +2.5% incremental change in</span>
<a name="l01440"></a>01440 <span class="comment">                                                         source impedance. Any non-thermometer code setting (that is, 0x9) is not supported and</span>
<a name="l01441"></a>01441 <span class="comment">                                                         reserved. */</span>
<a name="l01442"></a>01442     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a26e6b0b4525fe56e7fc033d13b763199">reserved_46_47</a>               : 2;
<a name="l01443"></a>01443     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aa6b7075f045039d0f69988f792b964d8">tx_hs_xv_tune</a>                : 2;  <span class="comment">/**&lt; Transmitter high-speed crossover adjustment. This bus adjusts the voltage at which the DP0</span>
<a name="l01444"></a>01444 <span class="comment">                                                         and DM0 signals cross while transmitting in high-speed mode.</span>
<a name="l01445"></a>01445 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l01446"></a>01446 <span class="comment">                                                         0x1 = -15 mV.</span>
<a name="l01447"></a>01447 <span class="comment">                                                         0x2 = +15 mV.</span>
<a name="l01448"></a>01448 <span class="comment">                                                         0x3 = default setting. */</span>
<a name="l01449"></a>01449     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a703e1e57a3dab5beb6d138649973e907">tx_preemp_amp_tune</a>           : 2;  <span class="comment">/**&lt; High-speed transmitter preemphasis current control. Controls the amount of current</span>
<a name="l01450"></a>01450 <span class="comment">                                                         sourced to DP0 and DM0 after a J-to-K or K-to-J transition. The high-speed transmitter</span>
<a name="l01451"></a>01451 <span class="comment">                                                         preemphasis current is defined in terms of unit amounts. One unit amount is approximately</span>
<a name="l01452"></a>01452 <span class="comment">                                                         600 A and is defined as 1* preemphasis current.</span>
<a name="l01453"></a>01453 <span class="comment">                                                         0x0 = High-speed TX preemphasis is disabled.</span>
<a name="l01454"></a>01454 <span class="comment">                                                         0x1 = High-speed TX preemphasis circuit sources 1* preemphasis current.</span>
<a name="l01455"></a>01455 <span class="comment">                                                         0x2 = High-speed TX preemphasis circuit sources 2* preemphasis current.</span>
<a name="l01456"></a>01456 <span class="comment">                                                         0x3 = High-speed TX preemphasis circuit sources 3* preemphasis current.</span>
<a name="l01457"></a>01457 <span class="comment">                                                         If these signals are not used, set them to 0x0. */</span>
<a name="l01458"></a>01458     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a7006a0e6cb72511d610943703c9ac69d">reserved_41_41</a>               : 1;
<a name="l01459"></a>01459     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a10f4cd320358ece2362a3af93b200a65">tx_preemp_pulse_tune</a>         : 1;  <span class="comment">/**&lt; High-speed transmitter preemphasis duration control. Controls the duration for which the</span>
<a name="l01460"></a>01460 <span class="comment">                                                         high-speed preemphasis current is sourced onto DP0 or DM0. The high-speed transmitter</span>
<a name="l01461"></a>01461 <span class="comment">                                                         preemphasis duration is defined in terms of unit amounts. One unit of preemphasis duration</span>
<a name="l01462"></a>01462 <span class="comment">                                                         is approximately 580 ps and is defined as 1* preemphasis duration. This signal is valid</span>
<a name="l01463"></a>01463 <span class="comment">                                                         only if either TX_PREEMP_AMP_TUNE0[1] or TX_PREEMP_AMP_TUNE0[0] is set to 1.</span>
<a name="l01464"></a>01464 <span class="comment">                                                         0 = 2*, long preemphasis current duration (design default).</span>
<a name="l01465"></a>01465 <span class="comment">                                                         1 = 1*, short preemphasis current duration.</span>
<a name="l01466"></a>01466 <span class="comment">                                                         If this signal is not used, set it to 0. */</span>
<a name="l01467"></a>01467     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#afdf51fda05aa36feb38981b4c80201f0">tx_res_tune</a>                  : 2;  <span class="comment">/**&lt; USB source-impedance adjustment. Some applications require additional devices to be added</span>
<a name="l01468"></a>01468 <span class="comment">                                                         on the USB, such as a series switch, which can add significant series resistance. This bus</span>
<a name="l01469"></a>01469 <span class="comment">                                                         adjusts the driver source impedance to compensate for added series resistance on the USB.</span>
<a name="l01470"></a>01470 <span class="comment">                                                         0x0 = source impedance is decreased by approximately 1.5 ohm.</span>
<a name="l01471"></a>01471 <span class="comment">                                                         0x1 = design default.</span>
<a name="l01472"></a>01472 <span class="comment">                                                         0x2 = source impedance is decreased by approximately 2 ohm.</span>
<a name="l01473"></a>01473 <span class="comment">                                                         0x3 = source impedance is decreased by approximately 4 ohm.</span>
<a name="l01474"></a>01474 <span class="comment">                                                         Any setting other than the default can result in source-impedance variation across</span>
<a name="l01475"></a>01475 <span class="comment">                                                         process, voltage, and temperature conditions that does not meet USB 2.0 specification</span>
<a name="l01476"></a>01476 <span class="comment">                                                         limits. If this bus is not used, leave it at the default setting. */</span>
<a name="l01477"></a>01477     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a6687293f64285e49e6f0fb41bf2ab099">tx_rise_tune</a>                 : 2;  <span class="comment">/**&lt; High-speed transmitter rise-/fall-time adjustment. Adjusts the rise/fall times of the</span>
<a name="l01478"></a>01478 <span class="comment">                                                         high-speed waveform. A positive binary bit setting change results in a -4% incremental</span>
<a name="l01479"></a>01479 <span class="comment">                                                         change in the high-speed rise/fall time. A negative binary bit setting change results in a</span>
<a name="l01480"></a>01480 <span class="comment">                                                         +4% incremental change in the high-speed rise/fall time. */</span>
<a name="l01481"></a>01481     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a83caa6e1f6719c9efedca5c3a648a558">tx_vref_tune</a>                 : 4;  <span class="comment">/**&lt; High-speed DC voltage-level adjustment. Adjusts the high-speed DC level voltage.</span>
<a name="l01482"></a>01482 <span class="comment">                                                         A positive binary-bit-setting change results in a +1.25% incremental change in high-speed</span>
<a name="l01483"></a>01483 <span class="comment">                                                         DC voltage level, while a negative binary-bit-setting change results in a -1.25%</span>
<a name="l01484"></a>01484 <span class="comment">                                                         incremental change in high-speed DC voltage level.</span>
<a name="l01485"></a>01485 <span class="comment">                                                         The default bit setting is intended to create a HighSpeed transmit</span>
<a name="l01486"></a>01486 <span class="comment">                                                         DC level of approximately 400mV. */</span>
<a name="l01487"></a>01487     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a20136e85a4d415c353bad3c9a22de5e5">reserved_4_31</a>                : 28;
<a name="l01488"></a>01488     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aabfc865a17ddf75e68e91644f2beb930">vatest_enable</a>                : 2;  <span class="comment">/**&lt; Analog test-pin select. Enables analog test voltages to be placed on the ID0 pin.</span>
<a name="l01489"></a>01489 <span class="comment">                                                         0x0 = Test functionality disabled.</span>
<a name="l01490"></a>01490 <span class="comment">                                                         0x1 = Test functionality enabled.</span>
<a name="l01491"></a>01491 <span class="comment">                                                         0x2, 0x3 = Reserved, invalid settings.</span>
<a name="l01492"></a>01492 <span class="comment">                                                         See also the PHY databook for details on how to select which analog test voltage. */</span>
<a name="l01493"></a>01493     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#ac9574ed8ac7284220151169816bc4582">loopback_enable</a>              : 1;  <span class="comment">/**&lt; Places the high-speed PHY in loopback mode, which concurrently enables high-speed receive</span>
<a name="l01494"></a>01494 <span class="comment">                                                         and transmit logic. */</span>
<a name="l01495"></a>01495     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a4c37e7f2d1c9edc8c744fd5362555f6e">atereset</a>                     : 1;  <span class="comment">/**&lt; Per-PHY ATE reset. When the USB core is powered up (not in suspend mode), an automatic</span>
<a name="l01496"></a>01496 <span class="comment">                                                         tester can use this to disable PHYCLOCK and FREECLK, then re-enable them with an aligned</span>
<a name="l01497"></a>01497 <span class="comment">                                                         phase.</span>
<a name="l01498"></a>01498 <span class="comment">                                                         0 = PHYCLOCK and FREECLK are available within a specific period after ATERESET is</span>
<a name="l01499"></a>01499 <span class="comment">                                                         deasserted.</span>
<a name="l01500"></a>01500 <span class="comment">                                                         1 = PHYCLOCK and FREECLK outputs are disabled. */</span>
<a name="l01501"></a>01501 <span class="preprocessor">#else</span>
<a name="l01502"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a4c37e7f2d1c9edc8c744fd5362555f6e">01502</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a4c37e7f2d1c9edc8c744fd5362555f6e">atereset</a>                     : 1;
<a name="l01503"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#ac9574ed8ac7284220151169816bc4582">01503</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#ac9574ed8ac7284220151169816bc4582">loopback_enable</a>              : 1;
<a name="l01504"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aabfc865a17ddf75e68e91644f2beb930">01504</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aabfc865a17ddf75e68e91644f2beb930">vatest_enable</a>                : 2;
<a name="l01505"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a20136e85a4d415c353bad3c9a22de5e5">01505</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a20136e85a4d415c353bad3c9a22de5e5">reserved_4_31</a>                : 28;
<a name="l01506"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a83caa6e1f6719c9efedca5c3a648a558">01506</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a83caa6e1f6719c9efedca5c3a648a558">tx_vref_tune</a>                 : 4;
<a name="l01507"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a6687293f64285e49e6f0fb41bf2ab099">01507</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a6687293f64285e49e6f0fb41bf2ab099">tx_rise_tune</a>                 : 2;
<a name="l01508"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#afdf51fda05aa36feb38981b4c80201f0">01508</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#afdf51fda05aa36feb38981b4c80201f0">tx_res_tune</a>                  : 2;
<a name="l01509"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a10f4cd320358ece2362a3af93b200a65">01509</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a10f4cd320358ece2362a3af93b200a65">tx_preemp_pulse_tune</a>         : 1;
<a name="l01510"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a7006a0e6cb72511d610943703c9ac69d">01510</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a7006a0e6cb72511d610943703c9ac69d">reserved_41_41</a>               : 1;
<a name="l01511"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a703e1e57a3dab5beb6d138649973e907">01511</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a703e1e57a3dab5beb6d138649973e907">tx_preemp_amp_tune</a>           : 2;
<a name="l01512"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aa6b7075f045039d0f69988f792b964d8">01512</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aa6b7075f045039d0f69988f792b964d8">tx_hs_xv_tune</a>                : 2;
<a name="l01513"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a26e6b0b4525fe56e7fc033d13b763199">01513</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a26e6b0b4525fe56e7fc033d13b763199">reserved_46_47</a>               : 2;
<a name="l01514"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aef29a7f15b6de6cd67572b26534f0b53">01514</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#aef29a7f15b6de6cd67572b26534f0b53">tx_fsls_tune</a>                 : 4;
<a name="l01515"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#ad86add3af64698765ac0bdc704567bef">01515</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#ad86add3af64698765ac0bdc704567bef">sq_rx_tune</a>                   : 3;
<a name="l01516"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a045978f6e844933722c1a9d5ea920980">01516</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a045978f6e844933722c1a9d5ea920980">comp_dis_tune</a>                : 3;
<a name="l01517"></a><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a264230d9904a99922fe7d94aca29918b">01517</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html#a264230d9904a99922fe7d94aca29918b">reserved_58_63</a>               : 6;
<a name="l01518"></a>01518 <span class="preprocessor">#endif</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html#a98f012a5bd081aaaaf027b836901a17f">s</a>;
<a name="l01520"></a><a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html#a898239cd7815fa750c5e8d9ac3485cd5">01520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html">cvmx_uctlx_portx_cfg_hs_s</a>      <a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html#a898239cd7815fa750c5e8d9ac3485cd5">cn78xx</a>;
<a name="l01521"></a><a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html#a8979b37b20a492ad8b19d4a0a7ae1116">01521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cfg__hs_1_1cvmx__uctlx__portx__cfg__hs__s.html">cvmx_uctlx_portx_cfg_hs_s</a>      <a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html#a8979b37b20a492ad8b19d4a0a7ae1116">cn78xxp1</a>;
<a name="l01522"></a>01522 };
<a name="l01523"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a92acdd9003664216b2b71e4a429f6497">01523</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html" title="cvmx_uctl::_port::_cfg_hs">cvmx_uctlx_portx_cfg_hs</a> <a class="code" href="unioncvmx__uctlx__portx__cfg__hs.html" title="cvmx_uctl::_port::_cfg_hs">cvmx_uctlx_portx_cfg_hs_t</a>;
<a name="l01524"></a>01524 <span class="comment"></span>
<a name="l01525"></a>01525 <span class="comment">/**</span>
<a name="l01526"></a>01526 <span class="comment"> * cvmx_uctl#_port#_cfg_ss</span>
<a name="l01527"></a>01527 <span class="comment"> *</span>
<a name="l01528"></a>01528 <span class="comment"> * This register controls configuration and test controls for the SS port 0 PHY.</span>
<a name="l01529"></a>01529 <span class="comment"> *</span>
<a name="l01530"></a>01530 <span class="comment"> * This register is accessible only when UCTL()_CTL[H_CLK_EN] = 1.</span>
<a name="l01531"></a>01531 <span class="comment"> *</span>
<a name="l01532"></a>01532 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UCTL_RST].</span>
<a name="l01533"></a>01533 <span class="comment"> */</span>
<a name="l01534"></a><a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html">01534</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html" title="cvmx_uctl::_port::_cfg_ss">cvmx_uctlx_portx_cfg_ss</a> {
<a name="l01535"></a><a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html#a2edcb5dd5d92bfebb606fe11f1810105">01535</a>     uint64_t <a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html#a2edcb5dd5d92bfebb606fe11f1810105">u64</a>;
<a name="l01536"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html">01536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html">cvmx_uctlx_portx_cfg_ss_s</a> {
<a name="l01537"></a>01537 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01538"></a>01538 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a87e864b549bd566278cf2a18aacaa1be">tx_vboost_lvl</a>                : 3;  <span class="comment">/**&lt; TX voltage-boost level. Sets the boosted transmit launch amplitude (mVppd). The default</span>
<a name="l01539"></a>01539 <span class="comment">                                                         bit setting is intended to set the launch amplitude to approximately 1,008 mVppd. A</span>
<a name="l01540"></a>01540 <span class="comment">                                                         single, positive binary bit setting change results in a +156 mVppd change in the TX launch</span>
<a name="l01541"></a>01541 <span class="comment">                                                         amplitude.</span>
<a name="l01542"></a>01542 <span class="comment">                                                         A single, negative binary bit setting change results in a -156 mVppd change in the TX</span>
<a name="l01543"></a>01543 <span class="comment">                                                         launch amplitude. All settings more than one binary bit change should not be used.</span>
<a name="l01544"></a>01544 <span class="comment">                                                         0x3 = 0.844 V launch amplitude.</span>
<a name="l01545"></a>01545 <span class="comment">                                                         0x4 = 1.008 V launch amplitude.</span>
<a name="l01546"></a>01546 <span class="comment">                                                         0x5 = 1.156 V launch amplitude.</span>
<a name="l01547"></a>01547 <span class="comment">                                                         All others values are invalid. */</span>
<a name="l01548"></a>01548     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a54f622c0902e09d9fa4d6d5f0c651c48">los_bias</a>                     : 3;  <span class="comment">/**&lt; Loss-of-signal detector threshold-level control. A positive, binary bit setting change</span>
<a name="l01549"></a>01549 <span class="comment">                                                         results in a +15 mVp incremental change in the LOS threshold.</span>
<a name="l01550"></a>01550 <span class="comment">                                                         A negative binary bit setting change results in a -15 mVp incremental change in the LOS</span>
<a name="l01551"></a>01551 <span class="comment">                                                         threshold. The 0x0 setting is reserved and must not be used. The default 0x5 setting</span>
<a name="l01552"></a>01552 <span class="comment">                                                         corresponds to approximately 105 mVp.</span>
<a name="l01553"></a>01553 <span class="comment">                                                         0x0 = invalid.</span>
<a name="l01554"></a>01554 <span class="comment">                                                         0x1 = 45 mV.</span>
<a name="l01555"></a>01555 <span class="comment">                                                         0x2 = 60 mV.</span>
<a name="l01556"></a>01556 <span class="comment">                                                         0x3 = 75 mV.</span>
<a name="l01557"></a>01557 <span class="comment">                                                         0x4 = 90 mV.</span>
<a name="l01558"></a>01558 <span class="comment">                                                         0x5 = 105 mV (default).</span>
<a name="l01559"></a>01559 <span class="comment">                                                         0x6 = 120 mV.</span>
<a name="l01560"></a>01560 <span class="comment">                                                         0x7 = 135 mV. */</span>
<a name="l01561"></a>01561     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a611b73c10bb90aa455a149309658069b">lane0_ext_pclk_req</a>           : 1;  <span class="comment">/**&lt; When asserted, this signal enables the pipe0_pclk output regardless of power state (along</span>
<a name="l01562"></a>01562 <span class="comment">                                                         with the associated increase in power consumption). You can use this input to enable</span>
<a name="l01563"></a>01563 <span class="comment">                                                         pipe0_pclk in the P3 state without going through a complete boot sequence. */</span>
<a name="l01564"></a>01564     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a342ec52f75d3245e092efef8a7cc0781">lane0_tx2rx_loopbk</a>           : 1;  <span class="comment">/**&lt; When asserted, data from TX predriver is looped back to RX slicers. LOS is bypassed and</span>
<a name="l01565"></a>01565 <span class="comment">                                                         based on the tx0_en input so that rx0_los = !tx_data_en. */</span>
<a name="l01566"></a>01566     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#aefbe5b30a4cfd66c1f4ce3897324f3ad">reserved_42_55</a>               : 14;
<a name="l01567"></a>01567     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a7cc69d9171fe27f683922cccf108d6a4">pcs_rx_los_mask_val</a>          : 10; <span class="comment">/**&lt; Configurable loss-of-signal mask width. Sets the number of reference clock cycles to mask</span>
<a name="l01568"></a>01568 <span class="comment">                                                         the incoming LFPS in U3 and U2 states. Masks the incoming LFPS for the number of reference</span>
<a name="l01569"></a>01569 <span class="comment">                                                         clock cycles equal to the value of pcs_rx_los_mask_val&lt;9:0&gt;. This control filters out</span>
<a name="l01570"></a>01570 <span class="comment">                                                         short, non-compliant LFPS glitches sent by a noncompliant host.</span>
<a name="l01571"></a>01571 <span class="comment">                                                         For normal operation, set to a targeted mask interval of 10us (value = 10us / Tref_clk).</span>
<a name="l01572"></a>01572 <span class="comment">                                                         If the UCTL()_CTL[REF_CLK_DIV2] is used, then</span>
<a name="l01573"></a>01573 <span class="comment">                                                         (value = 10us / (2 * Tref_clk)). These equations are based on the SuperSpeed reference</span>
<a name="l01574"></a>01574 <span class="comment">                                                         clock frequency. The value of PCS_RX_LOS_MASK_VAL should be as follows:</span>
<a name="l01575"></a>01575 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l01576"></a>01576 <span class="comment">                                                              Frequency   DIV2  LOS_MASK</span>
<a name="l01577"></a>01577 <span class="comment">                                                              ---------    ---  --------</span>
<a name="l01578"></a>01578 <span class="comment">                                                              200   MHz      1     0x3E8</span>
<a name="l01579"></a>01579 <span class="comment">                                                              125   MHz      0     0x4E2</span>
<a name="l01580"></a>01580 <span class="comment">                                                              104   MHz      0     0x410</span>
<a name="l01581"></a>01581 <span class="comment">                                                              100   MHz      0     0x3E8</span>
<a name="l01582"></a>01582 <span class="comment">                                                               96   MHz      0     0x3C0</span>
<a name="l01583"></a>01583 <span class="comment">                                                               76.8 MHz      1     0x180</span>
<a name="l01584"></a>01584 <span class="comment">                                                               52   MHz      0     0x208</span>
<a name="l01585"></a>01585 <span class="comment">                                                               50   MHz      0     0x1F4</span>
<a name="l01586"></a>01586 <span class="comment">                                                               48   MHz      0     0x1E0</span>
<a name="l01587"></a>01587 <span class="comment">                                                               40   MHz      1     0x0C8</span>
<a name="l01588"></a>01588 <span class="comment">                                                               38.4 MHz      0     0x180</span>
<a name="l01589"></a>01589 <span class="comment">                                                               26   MHz      0     0x104</span>
<a name="l01590"></a>01590 <span class="comment">                                                               25   MHz      0     0x0FA</span>
<a name="l01591"></a>01591 <span class="comment">                                                               24   MHz      0     0x0F0</span>
<a name="l01592"></a>01592 <span class="comment">                                                               20   MHz      0     0x0C8</span>
<a name="l01593"></a>01593 <span class="comment">                                                               19.2 MHz      0     0x0C0</span>
<a name="l01594"></a>01594 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l01595"></a>01595 <span class="comment">                                                         Setting this bus to 0x0 disables masking. The value should be defined when the PHY is in</span>
<a name="l01596"></a>01596 <span class="comment">                                                         reset. Changing this value during operation might disrupt normal operation of the link. */</span>
<a name="l01597"></a>01597     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af11f5cd4367dde9d2d00ea9ebe3b7688">pcs_tx_deemph_3p5db</a>          : 6;  <span class="comment">/**&lt; Fine-tune transmitter driver deemphasis when set to 3.5db.</span>
<a name="l01598"></a>01598 <span class="comment">                                                         This static value sets the TX driver deemphasis value when</span>
<a name="l01599"></a>01599 <span class="comment">                                                         UAHC()_GUSB3PIPECTL()[TXDEEMPHASIS] is set to</span>
<a name="l01600"></a>01600 <span class="comment">                                                         0x1 (according to the PIPE3 specification). The values for transmit deemphasis are derived</span>
<a name="l01601"></a>01601 <span class="comment">                                                         from the following equation:</span>
<a name="l01602"></a>01602 <span class="comment">                                                         _ TX de-emphasis (db) = 20 * log_base_10((128 - 2 * pcs_tx_deemph)/128)</span>
<a name="l01603"></a>01603 <span class="comment">                                                         In general, the parameter controls are static signals to be set prior to taking the PHY</span>
<a name="l01604"></a>01604 <span class="comment">                                                         out of reset. However, you can dynamically change these values on-the-fly for test</span>
<a name="l01605"></a>01605 <span class="comment">                                                         purposes. In this case, changes to the transmitter to reflect the current value occur only</span>
<a name="l01606"></a>01606 <span class="comment">                                                         after the UAHC()_GUSB3PIPECTL()[TXDEEMPHASIS] changes. */</span>
<a name="l01607"></a>01607     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af6ee7e98020e2c6cf5b78b2061c2e2e5">pcs_tx_deemph_6db</a>            : 6;  <span class="comment">/**&lt; Fine-tune transmitter driver deemphasis when set to 6 db.</span>
<a name="l01608"></a>01608 <span class="comment">                                                         This static value sets the TX driver deemphasis value when</span>
<a name="l01609"></a>01609 <span class="comment">                                                         UAHC()_GUSB3PIPECTL()[TXDEEMPHASIS] is set to</span>
<a name="l01610"></a>01610 <span class="comment">                                                         0x2 (according to the PIPE3 specification). This bus is provided for completeness and as a</span>
<a name="l01611"></a>01611 <span class="comment">                                                         second potential launch amplitude. The values for transmit deemphasis are derived from the</span>
<a name="l01612"></a>01612 <span class="comment">                                                         following equation:</span>
<a name="l01613"></a>01613 <span class="comment">                                                         _ TX deemphasis (db) = 20 * log_base_10((128 - 2 * pcs_tx_deemph)/128)</span>
<a name="l01614"></a>01614 <span class="comment">                                                         In general, the parameter controls are static signals to be set prior to taking the PHY</span>
<a name="l01615"></a>01615 <span class="comment">                                                         out of reset. However, you can dynamically change these values on-the-fly for test</span>
<a name="l01616"></a>01616 <span class="comment">                                                         purposes. In this case, changes to the transmitter to reflect the current value occur only</span>
<a name="l01617"></a>01617 <span class="comment">                                                         after the UAHC()_GUSB3PIPECTL()[TXDEEMPHASIS] changes. */</span>
<a name="l01618"></a>01618     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a973c5c92c6786c4f02a5cb6269038dcd">pcs_tx_swing_full</a>            : 7;  <span class="comment">/**&lt; Launch amplitude of the transmitter. Sets the launch amplitude of the transmitter. The</span>
<a name="l01619"></a>01619 <span class="comment">                                                         values for transmit amplitude are derived from the following equation:</span>
<a name="l01620"></a>01620 <span class="comment">                                                         TX amplitude (V) = vptx * ((pcs_tx_swing_full + 1)/128)</span>
<a name="l01621"></a>01621 <span class="comment">                                                         In general, the parameter controls are static signals to be set prior to taking the PHY</span>
<a name="l01622"></a>01622 <span class="comment">                                                         out of reset. However, you can dynamically change these values on-the-fly for test</span>
<a name="l01623"></a>01623 <span class="comment">                                                         purposes. In this case, changes to the transmitter to reflect the current value occur only</span>
<a name="l01624"></a>01624 <span class="comment">                                                         after the UAHC()_GUSB3PIPECTL()[TXDEEMPHASIS] changes. */</span>
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a7ba8193496c47de92eafc8ca2eb27084">lane0_tx_term_offset</a>         : 5;  <span class="comment">/**&lt; Transmitter termination offset. Reserved, set to 0x0. */</span>
<a name="l01626"></a>01626     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a00edf5751a41098bcd3de7dd92191404">reserved_6_7</a>                 : 2;
<a name="l01627"></a>01627     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af7b8d620c3d0472d815eae06e16d3693">res_tune_ack</a>                 : 1;  <span class="comment">/**&lt; Resistor tune acknowledge. While asserted, indicates a resistor tune is in progress. */</span>
<a name="l01628"></a>01628     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#ad7ca6e8ced59cce811e5c166a76e3a39">res_tune_req</a>                 : 1;  <span class="comment">/**&lt; Resistor tune request. The rising edge triggers a resistor tune request (if one is not</span>
<a name="l01629"></a>01629 <span class="comment">                                                         already in progress). When asserted, [RES_TUNE_ACK] is asserted high until calibration of</span>
<a name="l01630"></a>01630 <span class="comment">                                                         the termination impedance is complete.</span>
<a name="l01631"></a>01631 <span class="comment">                                                         Tuning disrupts the normal flow of data; therefore, assert [RES_TUNE_REQ] only when the</span>
<a name="l01632"></a>01632 <span class="comment">                                                         PHY</span>
<a name="l01633"></a>01633 <span class="comment">                                                         is inactive. The PHY automatically performs a tune when coming out of PRST. */</span>
<a name="l01634"></a>01634     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#ae7c3a4a1566a5e2be70d245223f4a5b7">reserved_0_3</a>                 : 4;
<a name="l01635"></a>01635 <span class="preprocessor">#else</span>
<a name="l01636"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#ae7c3a4a1566a5e2be70d245223f4a5b7">01636</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#ae7c3a4a1566a5e2be70d245223f4a5b7">reserved_0_3</a>                 : 4;
<a name="l01637"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#ad7ca6e8ced59cce811e5c166a76e3a39">01637</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#ad7ca6e8ced59cce811e5c166a76e3a39">res_tune_req</a>                 : 1;
<a name="l01638"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af7b8d620c3d0472d815eae06e16d3693">01638</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af7b8d620c3d0472d815eae06e16d3693">res_tune_ack</a>                 : 1;
<a name="l01639"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a00edf5751a41098bcd3de7dd92191404">01639</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a00edf5751a41098bcd3de7dd92191404">reserved_6_7</a>                 : 2;
<a name="l01640"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a7ba8193496c47de92eafc8ca2eb27084">01640</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a7ba8193496c47de92eafc8ca2eb27084">lane0_tx_term_offset</a>         : 5;
<a name="l01641"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a973c5c92c6786c4f02a5cb6269038dcd">01641</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a973c5c92c6786c4f02a5cb6269038dcd">pcs_tx_swing_full</a>            : 7;
<a name="l01642"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af6ee7e98020e2c6cf5b78b2061c2e2e5">01642</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af6ee7e98020e2c6cf5b78b2061c2e2e5">pcs_tx_deemph_6db</a>            : 6;
<a name="l01643"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af11f5cd4367dde9d2d00ea9ebe3b7688">01643</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#af11f5cd4367dde9d2d00ea9ebe3b7688">pcs_tx_deemph_3p5db</a>          : 6;
<a name="l01644"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a7cc69d9171fe27f683922cccf108d6a4">01644</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a7cc69d9171fe27f683922cccf108d6a4">pcs_rx_los_mask_val</a>          : 10;
<a name="l01645"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#aefbe5b30a4cfd66c1f4ce3897324f3ad">01645</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#aefbe5b30a4cfd66c1f4ce3897324f3ad">reserved_42_55</a>               : 14;
<a name="l01646"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a342ec52f75d3245e092efef8a7cc0781">01646</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a342ec52f75d3245e092efef8a7cc0781">lane0_tx2rx_loopbk</a>           : 1;
<a name="l01647"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a611b73c10bb90aa455a149309658069b">01647</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a611b73c10bb90aa455a149309658069b">lane0_ext_pclk_req</a>           : 1;
<a name="l01648"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a54f622c0902e09d9fa4d6d5f0c651c48">01648</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a54f622c0902e09d9fa4d6d5f0c651c48">los_bias</a>                     : 3;
<a name="l01649"></a><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a87e864b549bd566278cf2a18aacaa1be">01649</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html#a87e864b549bd566278cf2a18aacaa1be">tx_vboost_lvl</a>                : 3;
<a name="l01650"></a>01650 <span class="preprocessor">#endif</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html#ab47b3d03065328002bd688d8f1f4fa21">s</a>;
<a name="l01652"></a><a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html#a5a0bfffd11c738260a56636ef61f6f2c">01652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html">cvmx_uctlx_portx_cfg_ss_s</a>      <a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html#a5a0bfffd11c738260a56636ef61f6f2c">cn78xx</a>;
<a name="l01653"></a><a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html#abfcf47b2133d4720dce9d28339184df9">01653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cfg__ss_1_1cvmx__uctlx__portx__cfg__ss__s.html">cvmx_uctlx_portx_cfg_ss_s</a>      <a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html#abfcf47b2133d4720dce9d28339184df9">cn78xxp1</a>;
<a name="l01654"></a>01654 };
<a name="l01655"></a><a class="code" href="cvmx-uctlx-defs_8h.html#ae6103bf42eda6c461303539adcc85f84">01655</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html" title="cvmx_uctl::_port::_cfg_ss">cvmx_uctlx_portx_cfg_ss</a> <a class="code" href="unioncvmx__uctlx__portx__cfg__ss.html" title="cvmx_uctl::_port::_cfg_ss">cvmx_uctlx_portx_cfg_ss_t</a>;
<a name="l01656"></a>01656 <span class="comment"></span>
<a name="l01657"></a>01657 <span class="comment">/**</span>
<a name="l01658"></a>01658 <span class="comment"> * cvmx_uctl#_port#_cr_dbg_cfg</span>
<a name="l01659"></a>01659 <span class="comment"> *</span>
<a name="l01660"></a>01660 <span class="comment"> * This register allows indirect access to the configuration and test controls for the port 0</span>
<a name="l01661"></a>01661 <span class="comment"> * PHY.</span>
<a name="l01662"></a>01662 <span class="comment"> *</span>
<a name="l01663"></a>01663 <span class="comment"> * This register is accessible only when UCTL()_CTL[H_CLK_EN] = 1.</span>
<a name="l01664"></a>01664 <span class="comment"> *</span>
<a name="l01665"></a>01665 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UCTL_RST].</span>
<a name="l01666"></a>01666 <span class="comment"> */</span>
<a name="l01667"></a><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html">01667</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html" title="cvmx_uctl::_port::_cr_dbg_cfg">cvmx_uctlx_portx_cr_dbg_cfg</a> {
<a name="l01668"></a><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html#a61f4f24ff13fbbfc861727a35421ddc8">01668</a>     uint64_t <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html#a61f4f24ff13fbbfc861727a35421ddc8">u64</a>;
<a name="l01669"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html">01669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html">cvmx_uctlx_portx_cr_dbg_cfg_s</a> {
<a name="l01670"></a>01670 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a52cac589fde48abd62507c73a18c5e87">reserved_48_63</a>               : 16;
<a name="l01672"></a>01672     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#ab78f8e7bfd3ea5f6ba9e0f14b23a11ec">data_in</a>                      : 16; <span class="comment">/**&lt; Address or data to be written to the CR interface. */</span>
<a name="l01673"></a>01673     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a941367376523bfc93261a6e37eda3eaa">reserved_4_31</a>                : 28;
<a name="l01674"></a>01674     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#aacbdaa97dcfd674881ddb39238947205">cap_addr</a>                     : 1;  <span class="comment">/**&lt; Rising edge triggers the [DATA_IN] field to be captured as the address. */</span>
<a name="l01675"></a>01675     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#addb3c7a60292181cc1f92abaeb09a0cb">cap_data</a>                     : 1;  <span class="comment">/**&lt; Rising edge triggers the [DATA_IN] field to be captured as the write data. */</span>
<a name="l01676"></a>01676     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a605fce27f9f7797af58ff489fedd2eca">read</a>                         : 1;  <span class="comment">/**&lt; Rising edge triggers a register read operation of the captured address. */</span>
<a name="l01677"></a>01677     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a8a6036f598b0c0882f66ce55b1bba4ac">write</a>                        : 1;  <span class="comment">/**&lt; Rising edge triggers a register write operation of the captured address with the captured data. */</span>
<a name="l01678"></a>01678 <span class="preprocessor">#else</span>
<a name="l01679"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a8a6036f598b0c0882f66ce55b1bba4ac">01679</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a8a6036f598b0c0882f66ce55b1bba4ac">write</a>                        : 1;
<a name="l01680"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a605fce27f9f7797af58ff489fedd2eca">01680</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a605fce27f9f7797af58ff489fedd2eca">read</a>                         : 1;
<a name="l01681"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#addb3c7a60292181cc1f92abaeb09a0cb">01681</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#addb3c7a60292181cc1f92abaeb09a0cb">cap_data</a>                     : 1;
<a name="l01682"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#aacbdaa97dcfd674881ddb39238947205">01682</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#aacbdaa97dcfd674881ddb39238947205">cap_addr</a>                     : 1;
<a name="l01683"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a941367376523bfc93261a6e37eda3eaa">01683</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a941367376523bfc93261a6e37eda3eaa">reserved_4_31</a>                : 28;
<a name="l01684"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#ab78f8e7bfd3ea5f6ba9e0f14b23a11ec">01684</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#ab78f8e7bfd3ea5f6ba9e0f14b23a11ec">data_in</a>                      : 16;
<a name="l01685"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a52cac589fde48abd62507c73a18c5e87">01685</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html#a52cac589fde48abd62507c73a18c5e87">reserved_48_63</a>               : 16;
<a name="l01686"></a>01686 <span class="preprocessor">#endif</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html#ac3bf0918a33ce87771f93c37ef2238fd">s</a>;
<a name="l01688"></a><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html#a48d3c14e74dad65f47f5402dffd19bcc">01688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html">cvmx_uctlx_portx_cr_dbg_cfg_s</a>  <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html#a48d3c14e74dad65f47f5402dffd19bcc">cn78xx</a>;
<a name="l01689"></a><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html#a18e9595c37c9220317a8048d9dc43e7b">01689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cr__dbg__cfg_1_1cvmx__uctlx__portx__cr__dbg__cfg__s.html">cvmx_uctlx_portx_cr_dbg_cfg_s</a>  <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html#a18e9595c37c9220317a8048d9dc43e7b">cn78xxp1</a>;
<a name="l01690"></a>01690 };
<a name="l01691"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aee3c3bdefe4aae812543fcf3bb985415">01691</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html" title="cvmx_uctl::_port::_cr_dbg_cfg">cvmx_uctlx_portx_cr_dbg_cfg</a> <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__cfg.html" title="cvmx_uctl::_port::_cr_dbg_cfg">cvmx_uctlx_portx_cr_dbg_cfg_t</a>;
<a name="l01692"></a>01692 <span class="comment"></span>
<a name="l01693"></a>01693 <span class="comment">/**</span>
<a name="l01694"></a>01694 <span class="comment"> * cvmx_uctl#_port#_cr_dbg_status</span>
<a name="l01695"></a>01695 <span class="comment"> *</span>
<a name="l01696"></a>01696 <span class="comment"> * This register allows indirect access to the configuration and test controls for the port 0</span>
<a name="l01697"></a>01697 <span class="comment"> * PHY.</span>
<a name="l01698"></a>01698 <span class="comment"> *</span>
<a name="l01699"></a>01699 <span class="comment"> * This register is accessible only when UCTL()_CTL[H_CLK_EN] = 1.</span>
<a name="l01700"></a>01700 <span class="comment"> *</span>
<a name="l01701"></a>01701 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UCTL_RST].</span>
<a name="l01702"></a>01702 <span class="comment"> */</span>
<a name="l01703"></a><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html">01703</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html" title="cvmx_uctl::_port::_cr_dbg_status">cvmx_uctlx_portx_cr_dbg_status</a> {
<a name="l01704"></a><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html#a1d6f811bc8544ab0170cb925517a341d">01704</a>     uint64_t <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html#a1d6f811bc8544ab0170cb925517a341d">u64</a>;
<a name="l01705"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html">01705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html">cvmx_uctlx_portx_cr_dbg_status_s</a> {
<a name="l01706"></a>01706 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a6d4f6f7e0692cef0eaaee6676e85858f">reserved_48_63</a>               : 16;
<a name="l01708"></a>01708     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a98ab18d572eabe6076d68d9d0cfe2d9e">data_out</a>                     : 16; <span class="comment">/**&lt; Last data read from the CR interface. */</span>
<a name="l01709"></a>01709     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a11c7ba016da49da17d0ec9f9a627a7db">reserved_1_31</a>                : 31;
<a name="l01710"></a>01710     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a34ee30a29b3e272345d1b98c55d4a36a">ack</a>                          : 1;  <span class="comment">/**&lt; Acknowledge that the CAP_ADDR, CAP_DATA, READ, WRITE commands have completed. */</span>
<a name="l01711"></a>01711 <span class="preprocessor">#else</span>
<a name="l01712"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a34ee30a29b3e272345d1b98c55d4a36a">01712</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a34ee30a29b3e272345d1b98c55d4a36a">ack</a>                          : 1;
<a name="l01713"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a11c7ba016da49da17d0ec9f9a627a7db">01713</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a11c7ba016da49da17d0ec9f9a627a7db">reserved_1_31</a>                : 31;
<a name="l01714"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a98ab18d572eabe6076d68d9d0cfe2d9e">01714</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a98ab18d572eabe6076d68d9d0cfe2d9e">data_out</a>                     : 16;
<a name="l01715"></a><a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a6d4f6f7e0692cef0eaaee6676e85858f">01715</a>     uint64_t <a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html#a6d4f6f7e0692cef0eaaee6676e85858f">reserved_48_63</a>               : 16;
<a name="l01716"></a>01716 <span class="preprocessor">#endif</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html#ab3049e3729961da417e4778751416c66">s</a>;
<a name="l01718"></a><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html#a8b33c4d85243202748e7fdf1b6560abf">01718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html">cvmx_uctlx_portx_cr_dbg_status_s</a> <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html#a8b33c4d85243202748e7fdf1b6560abf">cn78xx</a>;
<a name="l01719"></a><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html#a277335daf3a1b2a6abe6bdd428933539">01719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__portx__cr__dbg__status_1_1cvmx__uctlx__portx__cr__dbg__status__s.html">cvmx_uctlx_portx_cr_dbg_status_s</a> <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html#a277335daf3a1b2a6abe6bdd428933539">cn78xxp1</a>;
<a name="l01720"></a>01720 };
<a name="l01721"></a><a class="code" href="cvmx-uctlx-defs_8h.html#abde2be3d0c9feabc8dbc0bdf5c316a0f">01721</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html" title="cvmx_uctl::_port::_cr_dbg_status">cvmx_uctlx_portx_cr_dbg_status</a> <a class="code" href="unioncvmx__uctlx__portx__cr__dbg__status.html" title="cvmx_uctl::_port::_cr_dbg_status">cvmx_uctlx_portx_cr_dbg_status_t</a>;
<a name="l01722"></a>01722 <span class="comment"></span>
<a name="l01723"></a>01723 <span class="comment">/**</span>
<a name="l01724"></a>01724 <span class="comment"> * cvmx_uctl#_ppaf_wm</span>
<a name="l01725"></a>01725 <span class="comment"> *</span>
<a name="l01726"></a>01726 <span class="comment"> * UCTL_PPAF_WM = UCTL PP Access FIFO WaterMark Register</span>
<a name="l01727"></a>01727 <span class="comment"> *</span>
<a name="l01728"></a>01728 <span class="comment"> * Register to set PP access FIFO full watermark.</span>
<a name="l01729"></a>01729 <span class="comment"> */</span>
<a name="l01730"></a><a class="code" href="unioncvmx__uctlx__ppaf__wm.html">01730</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ppaf__wm.html" title="cvmx_uctl::_ppaf_wm">cvmx_uctlx_ppaf_wm</a> {
<a name="l01731"></a><a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a11ff37764f060a9cf94f0cd45a383e52">01731</a>     uint64_t <a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a11ff37764f060a9cf94f0cd45a383e52">u64</a>;
<a name="l01732"></a><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html">01732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html">cvmx_uctlx_ppaf_wm_s</a> {
<a name="l01733"></a>01733 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01734"></a>01734 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html#a45f33f42f79caaefc7d1a6bcabdbd33e">reserved_5_63</a>                : 59;
<a name="l01735"></a>01735     uint64_t <a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html#a90089544b1ef1a1a2e8de7d8d299bb15">wm</a>                           : 5;  <span class="comment">/**&lt; Number of entries when PP Access FIFO will assert</span>
<a name="l01736"></a>01736 <span class="comment">                                                         full (back pressure) */</span>
<a name="l01737"></a>01737 <span class="preprocessor">#else</span>
<a name="l01738"></a><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html#a90089544b1ef1a1a2e8de7d8d299bb15">01738</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html#a90089544b1ef1a1a2e8de7d8d299bb15">wm</a>                           : 5;
<a name="l01739"></a><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html#a45f33f42f79caaefc7d1a6bcabdbd33e">01739</a>     uint64_t <a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html#a45f33f42f79caaefc7d1a6bcabdbd33e">reserved_5_63</a>                : 59;
<a name="l01740"></a>01740 <span class="preprocessor">#endif</span>
<a name="l01741"></a>01741 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a00ddcdde5f62cbb9963b68fed1c2496e">s</a>;
<a name="l01742"></a><a class="code" href="unioncvmx__uctlx__ppaf__wm.html#aff77c6a42c75d790cbb0009ad185aabe">01742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html">cvmx_uctlx_ppaf_wm_s</a>           <a class="code" href="unioncvmx__uctlx__ppaf__wm.html#aff77c6a42c75d790cbb0009ad185aabe">cn61xx</a>;
<a name="l01743"></a><a class="code" href="unioncvmx__uctlx__ppaf__wm.html#ad126609a08e69c7801efbd044d7da994">01743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html">cvmx_uctlx_ppaf_wm_s</a>           <a class="code" href="unioncvmx__uctlx__ppaf__wm.html#ad126609a08e69c7801efbd044d7da994">cn63xx</a>;
<a name="l01744"></a><a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a3a8cedd13adcbbf87fa52e6a686ced1b">01744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html">cvmx_uctlx_ppaf_wm_s</a>           <a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a3a8cedd13adcbbf87fa52e6a686ced1b">cn63xxp1</a>;
<a name="l01745"></a><a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a8164b985b46f3143c5ce69c802746202">01745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html">cvmx_uctlx_ppaf_wm_s</a>           <a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a8164b985b46f3143c5ce69c802746202">cn66xx</a>;
<a name="l01746"></a><a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a2db343362c91df50b42d01ba05ae215a">01746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__ppaf__wm_1_1cvmx__uctlx__ppaf__wm__s.html">cvmx_uctlx_ppaf_wm_s</a>           <a class="code" href="unioncvmx__uctlx__ppaf__wm.html#a2db343362c91df50b42d01ba05ae215a">cnf71xx</a>;
<a name="l01747"></a>01747 };
<a name="l01748"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a1d075c6063adc48a1934158f8750e47c">01748</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__ppaf__wm.html" title="cvmx_uctl::_ppaf_wm">cvmx_uctlx_ppaf_wm</a> <a class="code" href="unioncvmx__uctlx__ppaf__wm.html" title="cvmx_uctl::_ppaf_wm">cvmx_uctlx_ppaf_wm_t</a>;
<a name="l01749"></a>01749 <span class="comment"></span>
<a name="l01750"></a>01750 <span class="comment">/**</span>
<a name="l01751"></a>01751 <span class="comment"> * cvmx_uctl#_shim_cfg</span>
<a name="l01752"></a>01752 <span class="comment"> *</span>
<a name="l01753"></a>01753 <span class="comment"> * This register allows configuration of various shim (UCTL) features. The fields XS_NCB_OOB_*</span>
<a name="l01754"></a>01754 <span class="comment"> * are captured when there are no outstanding OOB errors indicated in INTSTAT and a new OOB error</span>
<a name="l01755"></a>01755 <span class="comment"> * arrives. The fields XS_BAD_DMA_* are captured when there are no outstanding DMA errors</span>
<a name="l01756"></a>01756 <span class="comment"> * indicated in INTSTAT and a new DMA error arrives.</span>
<a name="l01757"></a>01757 <span class="comment"> *</span>
<a name="l01758"></a>01758 <span class="comment"> * This register is accessible only when UCTL()_CTL[H_CLK_EN] = 1.</span>
<a name="l01759"></a>01759 <span class="comment"> *</span>
<a name="l01760"></a>01760 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UCTL_RST].</span>
<a name="l01761"></a>01761 <span class="comment"> */</span>
<a name="l01762"></a><a class="code" href="unioncvmx__uctlx__shim__cfg.html">01762</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__shim__cfg.html" title="cvmx_uctl::_shim_cfg">cvmx_uctlx_shim_cfg</a> {
<a name="l01763"></a><a class="code" href="unioncvmx__uctlx__shim__cfg.html#a253deb9cae11d3cb22d579a33619f45a">01763</a>     uint64_t <a class="code" href="unioncvmx__uctlx__shim__cfg.html#a253deb9cae11d3cb22d579a33619f45a">u64</a>;
<a name="l01764"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html">01764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html">cvmx_uctlx_shim_cfg_s</a> {
<a name="l01765"></a>01765 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1bf84c767a0e830d62ae8f5770744f5d">xs_ncb_oob_wrn</a>               : 1;  <span class="comment">/**&lt; Read/write error log for out-of-bound UAHC register access.</span>
<a name="l01767"></a>01767 <span class="comment">                                                         0 = read, 1 = write. */</span>
<a name="l01768"></a>01768     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a5db994ff51e4f4715d6d9987bc554da0">reserved_60_62</a>               : 3;
<a name="l01769"></a>01769     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#adae5ba200c95c6c259a1535caa783ef6">xs_ncb_oob_osrc</a>              : 12; <span class="comment">/**&lt; SRCID error log for out-of-bound UAHC register access. The IOI outbound SRCID for the OOB</span>
<a name="l01770"></a>01770 <span class="comment">                                                         error.</span>
<a name="l01771"></a>01771 <span class="comment">                                                         &lt;59:58&gt; = chipID.</span>
<a name="l01772"></a>01772 <span class="comment">                                                         &lt;57&gt; = Request source: 0 = core, 1 = IOI-device.</span>
<a name="l01773"></a>01773 <span class="comment">                                                         &lt;56:51&gt; = Core/IOI-device number. Note that for IOI devices, &lt;56&gt; is always 0.</span>
<a name="l01774"></a>01774 <span class="comment">                                                         &lt;50:48&gt; = SubID. */</span>
<a name="l01775"></a>01775     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a68db3aaaa4f39e74ee7bb067ae895c09">xm_bad_dma_wrn</a>               : 1;  <span class="comment">/**&lt; Read/write error log for bad DMA access from UAHC.</span>
<a name="l01776"></a>01776 <span class="comment">                                                         0 = read error log, 1 = write error log. */</span>
<a name="l01777"></a>01777     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a042d5c66a41c9981c047d38d84eef8fe">reserved_44_46</a>               : 3;
<a name="l01778"></a>01778     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1867184141cb50370458d444d206d9b2">xm_bad_dma_type</a>              : 4;  <span class="comment">/**&lt; ErrType error log for bad DMA access from UAHC. Encodes the type of error encountered</span>
<a name="l01779"></a>01779 <span class="comment">                                                         (error largest encoded value has priority). See UCTL_XM_BAD_DMA_TYPE_E. */</span>
<a name="l01780"></a>01780     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a70ff204ef757df364ce967d868ff4804">reserved_14_39</a>               : 26;
<a name="l01781"></a>01781     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#ab5ebaef34ee84c0e95045096a0021560">dma_read_cmd</a>                 : 2;  <span class="comment">/**&lt; Selects the IOI read command used by DMA accesses. See UCTL_DMA_READ_CMD_E. */</span>
<a name="l01782"></a>01782     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a4b98f8aeed7c64a507021f4e91467753">reserved_11_11</a>               : 1;
<a name="l01783"></a>01783     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a2acd58a1d4f31a20c34df17ad06139e5">dma_write_cmd</a>                : 1;  <span class="comment">/**&lt; Selects the NCB write command used by DMA accesses. See UCTL_DMA_WRITE_CMD_E. */</span>
<a name="l01784"></a>01784     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1bca0087b7d45fe78be1ef20282f1377">dma_endian_mode</a>              : 2;  <span class="comment">/**&lt; Selects the endian format for DMA accesses to the L2C. See UCTL_ENDIAN_MODE_E. */</span>
<a name="l01785"></a>01785     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#accffd97d7328b523765dcf45144f0a9c">reserved_2_7</a>                 : 6;
<a name="l01786"></a>01786     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#af953069b0497f6176f20acb2f080e4bb">csr_endian_mode</a>              : 2;  <span class="comment">/**&lt; Selects the endian format for IOI CSR accesses to the UAHC. Note that when UAHC CSRs are</span>
<a name="l01787"></a>01787 <span class="comment">                                                         accessed via RSL, they are returned as big-endian. See UCTL_ENDIAN_MODE_E. */</span>
<a name="l01788"></a>01788 <span class="preprocessor">#else</span>
<a name="l01789"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#af953069b0497f6176f20acb2f080e4bb">01789</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#af953069b0497f6176f20acb2f080e4bb">csr_endian_mode</a>              : 2;
<a name="l01790"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#accffd97d7328b523765dcf45144f0a9c">01790</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#accffd97d7328b523765dcf45144f0a9c">reserved_2_7</a>                 : 6;
<a name="l01791"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1bca0087b7d45fe78be1ef20282f1377">01791</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1bca0087b7d45fe78be1ef20282f1377">dma_endian_mode</a>              : 2;
<a name="l01792"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a2acd58a1d4f31a20c34df17ad06139e5">01792</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a2acd58a1d4f31a20c34df17ad06139e5">dma_write_cmd</a>                : 1;
<a name="l01793"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a4b98f8aeed7c64a507021f4e91467753">01793</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a4b98f8aeed7c64a507021f4e91467753">reserved_11_11</a>               : 1;
<a name="l01794"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#ab5ebaef34ee84c0e95045096a0021560">01794</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#ab5ebaef34ee84c0e95045096a0021560">dma_read_cmd</a>                 : 2;
<a name="l01795"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a70ff204ef757df364ce967d868ff4804">01795</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a70ff204ef757df364ce967d868ff4804">reserved_14_39</a>               : 26;
<a name="l01796"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1867184141cb50370458d444d206d9b2">01796</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1867184141cb50370458d444d206d9b2">xm_bad_dma_type</a>              : 4;
<a name="l01797"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a042d5c66a41c9981c047d38d84eef8fe">01797</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a042d5c66a41c9981c047d38d84eef8fe">reserved_44_46</a>               : 3;
<a name="l01798"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a68db3aaaa4f39e74ee7bb067ae895c09">01798</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a68db3aaaa4f39e74ee7bb067ae895c09">xm_bad_dma_wrn</a>               : 1;
<a name="l01799"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#adae5ba200c95c6c259a1535caa783ef6">01799</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#adae5ba200c95c6c259a1535caa783ef6">xs_ncb_oob_osrc</a>              : 12;
<a name="l01800"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a5db994ff51e4f4715d6d9987bc554da0">01800</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a5db994ff51e4f4715d6d9987bc554da0">reserved_60_62</a>               : 3;
<a name="l01801"></a><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1bf84c767a0e830d62ae8f5770744f5d">01801</a>     uint64_t <a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html#a1bf84c767a0e830d62ae8f5770744f5d">xs_ncb_oob_wrn</a>               : 1;
<a name="l01802"></a>01802 <span class="preprocessor">#endif</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__shim__cfg.html#a06b87e9a78ee7217162e6f1eae796d2c">s</a>;
<a name="l01804"></a><a class="code" href="unioncvmx__uctlx__shim__cfg.html#a93c26d72d4c7aa655f23e52da2b2f4f1">01804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html">cvmx_uctlx_shim_cfg_s</a>          <a class="code" href="unioncvmx__uctlx__shim__cfg.html#a93c26d72d4c7aa655f23e52da2b2f4f1">cn78xx</a>;
<a name="l01805"></a><a class="code" href="unioncvmx__uctlx__shim__cfg.html#a479bd91332ca719a2a08e6540daadab0">01805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__shim__cfg_1_1cvmx__uctlx__shim__cfg__s.html">cvmx_uctlx_shim_cfg_s</a>          <a class="code" href="unioncvmx__uctlx__shim__cfg.html#a479bd91332ca719a2a08e6540daadab0">cn78xxp1</a>;
<a name="l01806"></a>01806 };
<a name="l01807"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a9f9aa63b8915ab0d111100999745a04a">01807</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__shim__cfg.html" title="cvmx_uctl::_shim_cfg">cvmx_uctlx_shim_cfg</a> <a class="code" href="unioncvmx__uctlx__shim__cfg.html" title="cvmx_uctl::_shim_cfg">cvmx_uctlx_shim_cfg_t</a>;
<a name="l01808"></a>01808 <span class="comment"></span>
<a name="l01809"></a>01809 <span class="comment">/**</span>
<a name="l01810"></a>01810 <span class="comment"> * cvmx_uctl#_spare0</span>
<a name="l01811"></a>01811 <span class="comment"> *</span>
<a name="l01812"></a>01812 <span class="comment"> * This register is a spare register. This register can be reset by IOI reset.</span>
<a name="l01813"></a>01813 <span class="comment"> *</span>
<a name="l01814"></a>01814 <span class="comment"> */</span>
<a name="l01815"></a><a class="code" href="unioncvmx__uctlx__spare0.html">01815</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__spare0.html" title="cvmx_uctl::_spare0">cvmx_uctlx_spare0</a> {
<a name="l01816"></a><a class="code" href="unioncvmx__uctlx__spare0.html#a98eb195632eef248d4f9338507d20610">01816</a>     uint64_t <a class="code" href="unioncvmx__uctlx__spare0.html#a98eb195632eef248d4f9338507d20610">u64</a>;
<a name="l01817"></a><a class="code" href="structcvmx__uctlx__spare0_1_1cvmx__uctlx__spare0__s.html">01817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__spare0_1_1cvmx__uctlx__spare0__s.html">cvmx_uctlx_spare0_s</a> {
<a name="l01818"></a>01818 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__spare0_1_1cvmx__uctlx__spare0__s.html#a52f3de548ee82312896eb41458c15d11">reserved_0_63</a>                : 64;
<a name="l01820"></a>01820 <span class="preprocessor">#else</span>
<a name="l01821"></a><a class="code" href="structcvmx__uctlx__spare0_1_1cvmx__uctlx__spare0__s.html#a52f3de548ee82312896eb41458c15d11">01821</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__spare0_1_1cvmx__uctlx__spare0__s.html#a52f3de548ee82312896eb41458c15d11">reserved_0_63</a>                : 64;
<a name="l01822"></a>01822 <span class="preprocessor">#endif</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__spare0.html#a75f84ee3007f9a422ebe940edbd389da">s</a>;
<a name="l01824"></a><a class="code" href="unioncvmx__uctlx__spare0.html#af1f0c53c49073a9a9dd9e7930cad94c2">01824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__spare0_1_1cvmx__uctlx__spare0__s.html">cvmx_uctlx_spare0_s</a>            <a class="code" href="unioncvmx__uctlx__spare0.html#af1f0c53c49073a9a9dd9e7930cad94c2">cn78xx</a>;
<a name="l01825"></a><a class="code" href="unioncvmx__uctlx__spare0.html#a8962fc1fb7eab6abe42e20120b8185f2">01825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__spare0_1_1cvmx__uctlx__spare0__s.html">cvmx_uctlx_spare0_s</a>            <a class="code" href="unioncvmx__uctlx__spare0.html#a8962fc1fb7eab6abe42e20120b8185f2">cn78xxp1</a>;
<a name="l01826"></a>01826 };
<a name="l01827"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a1d0e2da4b345ffbccdf042ca7cdbef12">01827</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__spare0.html" title="cvmx_uctl::_spare0">cvmx_uctlx_spare0</a> <a class="code" href="unioncvmx__uctlx__spare0.html" title="cvmx_uctl::_spare0">cvmx_uctlx_spare0_t</a>;
<a name="l01828"></a>01828 <span class="comment"></span>
<a name="l01829"></a>01829 <span class="comment">/**</span>
<a name="l01830"></a>01830 <span class="comment"> * cvmx_uctl#_spare1</span>
<a name="l01831"></a>01831 <span class="comment"> *</span>
<a name="l01832"></a>01832 <span class="comment"> * This register is accessible only when UCTL()_CTL[H_CLK_EN] = 1.</span>
<a name="l01833"></a>01833 <span class="comment"> *</span>
<a name="l01834"></a>01834 <span class="comment"> * This register can be reset by IOI reset or with UCTL()_CTL[UCTL_RST].</span>
<a name="l01835"></a>01835 <span class="comment"> */</span>
<a name="l01836"></a><a class="code" href="unioncvmx__uctlx__spare1.html">01836</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__spare1.html" title="cvmx_uctl::_spare1">cvmx_uctlx_spare1</a> {
<a name="l01837"></a><a class="code" href="unioncvmx__uctlx__spare1.html#a7e53922e38925819590fc4bb630bc44b">01837</a>     uint64_t <a class="code" href="unioncvmx__uctlx__spare1.html#a7e53922e38925819590fc4bb630bc44b">u64</a>;
<a name="l01838"></a><a class="code" href="structcvmx__uctlx__spare1_1_1cvmx__uctlx__spare1__s.html">01838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__spare1_1_1cvmx__uctlx__spare1__s.html">cvmx_uctlx_spare1_s</a> {
<a name="l01839"></a>01839 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01840"></a>01840 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__spare1_1_1cvmx__uctlx__spare1__s.html#a8278310ed812cbae884d872b82c163c7">reserved_0_63</a>                : 64;
<a name="l01841"></a>01841 <span class="preprocessor">#else</span>
<a name="l01842"></a><a class="code" href="structcvmx__uctlx__spare1_1_1cvmx__uctlx__spare1__s.html#a8278310ed812cbae884d872b82c163c7">01842</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__spare1_1_1cvmx__uctlx__spare1__s.html#a8278310ed812cbae884d872b82c163c7">reserved_0_63</a>                : 64;
<a name="l01843"></a>01843 <span class="preprocessor">#endif</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__spare1.html#a4551c464cd71d2ab8f50c476d69217c1">s</a>;
<a name="l01845"></a><a class="code" href="unioncvmx__uctlx__spare1.html#a9f1214e5b0d1ffa39304ba9249f57fbd">01845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__spare1_1_1cvmx__uctlx__spare1__s.html">cvmx_uctlx_spare1_s</a>            <a class="code" href="unioncvmx__uctlx__spare1.html#a9f1214e5b0d1ffa39304ba9249f57fbd">cn78xx</a>;
<a name="l01846"></a><a class="code" href="unioncvmx__uctlx__spare1.html#a9e0d4233d5a02c29439be296556a0803">01846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__spare1_1_1cvmx__uctlx__spare1__s.html">cvmx_uctlx_spare1_s</a>            <a class="code" href="unioncvmx__uctlx__spare1.html#a9e0d4233d5a02c29439be296556a0803">cn78xxp1</a>;
<a name="l01847"></a>01847 };
<a name="l01848"></a><a class="code" href="cvmx-uctlx-defs_8h.html#accf52be875af66e6d984443282ed95b4">01848</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__spare1.html" title="cvmx_uctl::_spare1">cvmx_uctlx_spare1</a> <a class="code" href="unioncvmx__uctlx__spare1.html" title="cvmx_uctl::_spare1">cvmx_uctlx_spare1_t</a>;
<a name="l01849"></a>01849 <span class="comment"></span>
<a name="l01850"></a>01850 <span class="comment">/**</span>
<a name="l01851"></a>01851 <span class="comment"> * cvmx_uctl#_uphy_ctl_status</span>
<a name="l01852"></a>01852 <span class="comment"> *</span>
<a name="l01853"></a>01853 <span class="comment"> * UPHY_CTL_STATUS = USB PHY Control and Status Reigster</span>
<a name="l01854"></a>01854 <span class="comment"> * This register controls the USB PHY test and Bist.</span>
<a name="l01855"></a>01855 <span class="comment"> */</span>
<a name="l01856"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html">01856</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html" title="cvmx_uctl::_uphy_ctl_status">cvmx_uctlx_uphy_ctl_status</a> {
<a name="l01857"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a0c77764148797a490c06679cf8e40296">01857</a>     uint64_t <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a0c77764148797a490c06679cf8e40296">u64</a>;
<a name="l01858"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">01858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">cvmx_uctlx_uphy_ctl_status_s</a> {
<a name="l01859"></a>01859 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a7479e6b2508df44d9200faaae4c93f3a">reserved_10_63</a>               : 54;
<a name="l01861"></a>01861     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#aebdb7cd34a73631ecea8a1e78f7070e2">bist_done</a>                    : 1;  <span class="comment">/**&lt; PHY BIST DONE.  Asserted at the end of the PHY BIST</span>
<a name="l01862"></a>01862 <span class="comment">                                                         sequence. */</span>
<a name="l01863"></a>01863     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a15dab1ffceb9b68e9550a976a5dc290c">bist_err</a>                     : 1;  <span class="comment">/**&lt; PHY BIST Error.  Valid when BIST_ENB is high.</span>
<a name="l01864"></a>01864 <span class="comment">                                                         Indicates an internal error was detected during the</span>
<a name="l01865"></a>01865 <span class="comment">                                                         BIST sequence. */</span>
<a name="l01866"></a>01866     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a226f31768d1c9f4d6edf8d021584206d">hsbist</a>                       : 1;  <span class="comment">/**&lt; High-Speed BIST Enable */</span>
<a name="l01867"></a>01867     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a46e34492ca81b74eaac57af3e37c9138">fsbist</a>                       : 1;  <span class="comment">/**&lt; Full-Speed BIST Enable */</span>
<a name="l01868"></a>01868     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a34474690bddea61cc3a98e6fdf628491">lsbist</a>                       : 1;  <span class="comment">/**&lt; Low-Speed BIST Enable */</span>
<a name="l01869"></a>01869     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a09f4cecd7140de8b0461756bf22a404f">siddq</a>                        : 1;  <span class="comment">/**&lt; Drives the PHY SIDDQ input. Normally should be set</span>
<a name="l01870"></a>01870 <span class="comment">                                                         to zero. Customers not using USB PHY interface</span>
<a name="l01871"></a>01871 <span class="comment">                                                         should do the following:</span>
<a name="l01872"></a>01872 <span class="comment">                                                           Provide 3.3V to USB_VDD33 Tie USB_REXT to 3.3V</span>
<a name="l01873"></a>01873 <span class="comment">                                                           supply and Set SIDDQ to 1. */</span>
<a name="l01874"></a>01874     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a3dce06c917924db3188ddd51881233a8">vtest_en</a>                     : 1;  <span class="comment">/**&lt; Analog Test Pin Enable.</span>
<a name="l01875"></a>01875 <span class="comment">                                                         1 = The PHY&apos;s ANALOG_TEST pin is enabled for the</span>
<a name="l01876"></a>01876 <span class="comment">                                                             input and output of applicable analog test</span>
<a name="l01877"></a>01877 <span class="comment">                                                             signals.</span>
<a name="l01878"></a>01878 <span class="comment">                                                         0 = The ANALOG_TEST pin is disabled. */</span>
<a name="l01879"></a>01879     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a45b6a49c1898f4d213b42efb1a0d660c">uphy_bist</a>                    : 1;  <span class="comment">/**&lt; When set to 1,  it makes sure that during PHY BIST,</span>
<a name="l01880"></a>01880 <span class="comment">                                                         utmi_txvld == 0. */</span>
<a name="l01881"></a>01881     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#adb1ac71dcea9d64faf0e5fe2367cde5b">bist_en</a>                      : 1;  <span class="comment">/**&lt; PHY BIST ENABLE */</span>
<a name="l01882"></a>01882     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a7bfdfd80cab723e94f15f975666a41b8">ate_reset</a>                    : 1;  <span class="comment">/**&lt; Reset Input from ATE. This is a test signal. When</span>
<a name="l01883"></a>01883 <span class="comment">                                                         the USB core is powered up (not in suspend mode), an</span>
<a name="l01884"></a>01884 <span class="comment">                                                         automatic tester can use this to disable PHYCLOCK</span>
<a name="l01885"></a>01885 <span class="comment">                                                         and FREECLK, then re-enable them with an aligned</span>
<a name="l01886"></a>01886 <span class="comment">                                                         phase.</span>
<a name="l01887"></a>01887 <span class="comment">                                                         - 1:  PHYCLOCKs and FREECLK outputs are disable.</span>
<a name="l01888"></a>01888 <span class="comment">                                                         - 0: PHYCLOCKs and FREECLK are available within a</span>
<a name="l01889"></a>01889 <span class="comment">                                                             specific period after ATERESET is de-asserted. */</span>
<a name="l01890"></a>01890 <span class="preprocessor">#else</span>
<a name="l01891"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a7bfdfd80cab723e94f15f975666a41b8">01891</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a7bfdfd80cab723e94f15f975666a41b8">ate_reset</a>                    : 1;
<a name="l01892"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#adb1ac71dcea9d64faf0e5fe2367cde5b">01892</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#adb1ac71dcea9d64faf0e5fe2367cde5b">bist_en</a>                      : 1;
<a name="l01893"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a45b6a49c1898f4d213b42efb1a0d660c">01893</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a45b6a49c1898f4d213b42efb1a0d660c">uphy_bist</a>                    : 1;
<a name="l01894"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a3dce06c917924db3188ddd51881233a8">01894</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a3dce06c917924db3188ddd51881233a8">vtest_en</a>                     : 1;
<a name="l01895"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a09f4cecd7140de8b0461756bf22a404f">01895</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a09f4cecd7140de8b0461756bf22a404f">siddq</a>                        : 1;
<a name="l01896"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a34474690bddea61cc3a98e6fdf628491">01896</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a34474690bddea61cc3a98e6fdf628491">lsbist</a>                       : 1;
<a name="l01897"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a46e34492ca81b74eaac57af3e37c9138">01897</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a46e34492ca81b74eaac57af3e37c9138">fsbist</a>                       : 1;
<a name="l01898"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a226f31768d1c9f4d6edf8d021584206d">01898</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a226f31768d1c9f4d6edf8d021584206d">hsbist</a>                       : 1;
<a name="l01899"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a15dab1ffceb9b68e9550a976a5dc290c">01899</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a15dab1ffceb9b68e9550a976a5dc290c">bist_err</a>                     : 1;
<a name="l01900"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#aebdb7cd34a73631ecea8a1e78f7070e2">01900</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#aebdb7cd34a73631ecea8a1e78f7070e2">bist_done</a>                    : 1;
<a name="l01901"></a><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a7479e6b2508df44d9200faaae4c93f3a">01901</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html#a7479e6b2508df44d9200faaae4c93f3a">reserved_10_63</a>               : 54;
<a name="l01902"></a>01902 <span class="preprocessor">#endif</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a409f040036d3377456127f7f0928388d">s</a>;
<a name="l01904"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#aee49d75cd3476bec3a8164114dc0a382">01904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">cvmx_uctlx_uphy_ctl_status_s</a>   <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#aee49d75cd3476bec3a8164114dc0a382">cn61xx</a>;
<a name="l01905"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a7e03b95748b5f4153d1cf128c621db08">01905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">cvmx_uctlx_uphy_ctl_status_s</a>   <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a7e03b95748b5f4153d1cf128c621db08">cn63xx</a>;
<a name="l01906"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a9ad41c6c0e28099d2c28831570e43817">01906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">cvmx_uctlx_uphy_ctl_status_s</a>   <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a9ad41c6c0e28099d2c28831570e43817">cn63xxp1</a>;
<a name="l01907"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a4d5a0a28dfb11ae9af3bff7b37105481">01907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">cvmx_uctlx_uphy_ctl_status_s</a>   <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a4d5a0a28dfb11ae9af3bff7b37105481">cn66xx</a>;
<a name="l01908"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a17f3a0b8ec784ac4ec14c0970c43b9ec">01908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">cvmx_uctlx_uphy_ctl_status_s</a>   <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a17f3a0b8ec784ac4ec14c0970c43b9ec">cn68xx</a>;
<a name="l01909"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#ad5caddfee2a13cb9c5fd9aff500755a9">01909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">cvmx_uctlx_uphy_ctl_status_s</a>   <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#ad5caddfee2a13cb9c5fd9aff500755a9">cn68xxp1</a>;
<a name="l01910"></a><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a618a1763b5859dd6053ec938af6f01e2">01910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__ctl__status_1_1cvmx__uctlx__uphy__ctl__status__s.html">cvmx_uctlx_uphy_ctl_status_s</a>   <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html#a618a1763b5859dd6053ec938af6f01e2">cnf71xx</a>;
<a name="l01911"></a>01911 };
<a name="l01912"></a><a class="code" href="cvmx-uctlx-defs_8h.html#a4d2d0797d3f692d6d257d742bde7a649">01912</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html" title="cvmx_uctl::_uphy_ctl_status">cvmx_uctlx_uphy_ctl_status</a> <a class="code" href="unioncvmx__uctlx__uphy__ctl__status.html" title="cvmx_uctl::_uphy_ctl_status">cvmx_uctlx_uphy_ctl_status_t</a>;
<a name="l01913"></a>01913 <span class="comment"></span>
<a name="l01914"></a>01914 <span class="comment">/**</span>
<a name="l01915"></a>01915 <span class="comment"> * cvmx_uctl#_uphy_port#_ctl_status</span>
<a name="l01916"></a>01916 <span class="comment"> *</span>
<a name="l01917"></a>01917 <span class="comment"> * UPHY_PORTX_CTL_STATUS = USB PHY Port X Control and Status Reigsters</span>
<a name="l01918"></a>01918 <span class="comment"> * This register controls the each port of the USB PHY.</span>
<a name="l01919"></a>01919 <span class="comment"> */</span>
<a name="l01920"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html">01920</a> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html" title="cvmx_uctl::_uphy_port::_ctl_status">cvmx_uctlx_uphy_portx_ctl_status</a> {
<a name="l01921"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#ae2632761b78abbe5946dc6a41cab28a9">01921</a>     uint64_t <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#ae2632761b78abbe5946dc6a41cab28a9">u64</a>;
<a name="l01922"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">01922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">cvmx_uctlx_uphy_portx_ctl_status_s</a> {
<a name="l01923"></a>01923 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a3ddab436819e22f29496e23af3c32e43">reserved_43_63</a>               : 21;
<a name="l01925"></a>01925     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a2ebe05542fed0e8a323a278446d624bb">tdata_out</a>                    : 4;  <span class="comment">/**&lt; PHY test data out. Presents either interlly</span>
<a name="l01926"></a>01926 <span class="comment">                                                         generated signals or test register contenets, based</span>
<a name="l01927"></a>01927 <span class="comment">                                                         upon the value of TDATA_SEL */</span>
<a name="l01928"></a>01928     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#afb634974bbc8943f6abb39f032a48f24">txbiststuffenh</a>               : 1;  <span class="comment">/**&lt; High-Byte Transmit Bit-Stuffing Enable. It must be</span>
<a name="l01929"></a>01929 <span class="comment">                                                         set to 1&apos;b1 in normal operation. */</span>
<a name="l01930"></a>01930     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a32d1d2f00867687f77471c02303d8e6f">txbiststuffen</a>                : 1;  <span class="comment">/**&lt; Low-Byte Transmit Bit-Stuffing Enable. It must be</span>
<a name="l01931"></a>01931 <span class="comment">                                                         set to 1&apos;b1 in normal operation. */</span>
<a name="l01932"></a>01932     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad52f9056b85c2fc6ff439d9353e6dcc8">dmpulldown</a>                   : 1;  <span class="comment">/**&lt; D- Pull-Down Resistor Enable. It must be set to 1&apos;b1</span>
<a name="l01933"></a>01933 <span class="comment">                                                         in normal operation. */</span>
<a name="l01934"></a>01934     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a602c851fb0e9faef455098cc992e358e">dppulldown</a>                   : 1;  <span class="comment">/**&lt; D+ Pull-Down Resistor Enable. It must be set to 1&apos;b1</span>
<a name="l01935"></a>01935 <span class="comment">                                                         in normal operation. */</span>
<a name="l01936"></a>01936     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a21ac8788d7834eecddbd88e0a9a24f68">vbusvldext</a>                   : 1;  <span class="comment">/**&lt; In host mode, this input is not used and can be tied</span>
<a name="l01937"></a>01937 <span class="comment">                                                         to 1&apos;b0. */</span>
<a name="l01938"></a>01938     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a1228c99e3f4cc179d60dcddc7de1be16">portreset</a>                    : 1;  <span class="comment">/**&lt; Per-port reset */</span>
<a name="l01939"></a>01939     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#aa509795f9b3ff04c207021e4d66ed57f">txhsvxtune</a>                   : 2;  <span class="comment">/**&lt; Transmitter High-Speed Crossover Adjustment */</span>
<a name="l01940"></a>01940     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad5d9a3984b7e10a170693217f9a3e282">txvreftune</a>                   : 4;  <span class="comment">/**&lt; HS DC Voltage Level Adjustment</span>
<a name="l01941"></a>01941 <span class="comment">                                                         When the recommended 37.4 Ohm resistor is present</span>
<a name="l01942"></a>01942 <span class="comment">                                                         on USB_REXT, the recommended TXVREFTUNE value is 15 */</span>
<a name="l01943"></a>01943     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a1869bbcd844c5561461f52368b698f2c">txrisetune</a>                   : 1;  <span class="comment">/**&lt; HS Transmitter Rise/Fall Time Adjustment</span>
<a name="l01944"></a>01944 <span class="comment">                                                         When the recommended 37.4 Ohm resistor is present</span>
<a name="l01945"></a>01945 <span class="comment">                                                         on USB_REXT, the recommended TXRISETUNE value is 1 */</span>
<a name="l01946"></a>01946     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad15c126deec05b6139fcac622d6c3b9a">txpreemphasistune</a>            : 1;  <span class="comment">/**&lt; HS transmitter pre-emphasis enable.</span>
<a name="l01947"></a>01947 <span class="comment">                                                         When the recommended 37.4 Ohm resistor is present</span>
<a name="l01948"></a>01948 <span class="comment">                                                         on USB_REXT, the recommended TXPREEMPHASISTUNE</span>
<a name="l01949"></a>01949 <span class="comment">                                                         value is 1 */</span>
<a name="l01950"></a>01950     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a744a10a855174996f6721ef25f67a6e0">txfslstune</a>                   : 4;  <span class="comment">/**&lt; FS/LS Source Impedance Adjustment */</span>
<a name="l01951"></a>01951     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a0fff75a0c5156bc9ada7fe2fcc709647">sqrxtune</a>                     : 3;  <span class="comment">/**&lt; Squelch Threshold Adjustment */</span>
<a name="l01952"></a>01952     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#acb4f617cc323dd2848be41e172e6760a">compdistune</a>                  : 3;  <span class="comment">/**&lt; Disconnect Threshold Adjustment */</span>
<a name="l01953"></a>01953     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a0c99da85f059e0c684d0de1ab66b81a9">loop_en</a>                      : 1;  <span class="comment">/**&lt; Port Loop back Test Enable</span>
<a name="l01954"></a>01954 <span class="comment">                                                         - 1: During data transmission, the receive logic is</span>
<a name="l01955"></a>01955 <span class="comment">                                                             enabled</span>
<a name="l01956"></a>01956 <span class="comment">                                                         - 0: During data transmission, the receive logic is</span>
<a name="l01957"></a>01957 <span class="comment">                                                             disabled */</span>
<a name="l01958"></a>01958     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a9a6ac803db463d6cd28b0f64c9244c88">tclk</a>                         : 1;  <span class="comment">/**&lt; PHY port test clock, used to load TDATA_IN to the</span>
<a name="l01959"></a>01959 <span class="comment">                                                         UPHY. */</span>
<a name="l01960"></a>01960     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a743ce7387cba9672293a21e3ded7ec2f">tdata_sel</a>                    : 1;  <span class="comment">/**&lt; Test Data out select</span>
<a name="l01961"></a>01961 <span class="comment">                                                         - 1: Mode-defined test register contents are output</span>
<a name="l01962"></a>01962 <span class="comment">                                                         - 0: internally generated signals are output */</span>
<a name="l01963"></a>01963     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a8be39eafc93408e60b0a787d632b7c21">taddr_in</a>                     : 4;  <span class="comment">/**&lt; Mode address for test interface. Specifies the</span>
<a name="l01964"></a>01964 <span class="comment">                                                         register address for writing to or reading from the</span>
<a name="l01965"></a>01965 <span class="comment">                                                         PHY test interface register. */</span>
<a name="l01966"></a>01966     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a9ebd818ac7c9b67041c6309094e18be7">tdata_in</a>                     : 8;  <span class="comment">/**&lt; Internal testing Register input data and select.</span>
<a name="l01967"></a>01967 <span class="comment">                                                         This is a test bus. Data presents on [3:0] and the</span>
<a name="l01968"></a>01968 <span class="comment">                                                         corresponding select (enable) presents on bits[7:4]. */</span>
<a name="l01969"></a>01969 <span class="preprocessor">#else</span>
<a name="l01970"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a9ebd818ac7c9b67041c6309094e18be7">01970</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a9ebd818ac7c9b67041c6309094e18be7">tdata_in</a>                     : 8;
<a name="l01971"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a8be39eafc93408e60b0a787d632b7c21">01971</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a8be39eafc93408e60b0a787d632b7c21">taddr_in</a>                     : 4;
<a name="l01972"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a743ce7387cba9672293a21e3ded7ec2f">01972</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a743ce7387cba9672293a21e3ded7ec2f">tdata_sel</a>                    : 1;
<a name="l01973"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a9a6ac803db463d6cd28b0f64c9244c88">01973</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a9a6ac803db463d6cd28b0f64c9244c88">tclk</a>                         : 1;
<a name="l01974"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a0c99da85f059e0c684d0de1ab66b81a9">01974</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a0c99da85f059e0c684d0de1ab66b81a9">loop_en</a>                      : 1;
<a name="l01975"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#acb4f617cc323dd2848be41e172e6760a">01975</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#acb4f617cc323dd2848be41e172e6760a">compdistune</a>                  : 3;
<a name="l01976"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a0fff75a0c5156bc9ada7fe2fcc709647">01976</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a0fff75a0c5156bc9ada7fe2fcc709647">sqrxtune</a>                     : 3;
<a name="l01977"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a744a10a855174996f6721ef25f67a6e0">01977</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a744a10a855174996f6721ef25f67a6e0">txfslstune</a>                   : 4;
<a name="l01978"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad15c126deec05b6139fcac622d6c3b9a">01978</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad15c126deec05b6139fcac622d6c3b9a">txpreemphasistune</a>            : 1;
<a name="l01979"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a1869bbcd844c5561461f52368b698f2c">01979</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a1869bbcd844c5561461f52368b698f2c">txrisetune</a>                   : 1;
<a name="l01980"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad5d9a3984b7e10a170693217f9a3e282">01980</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad5d9a3984b7e10a170693217f9a3e282">txvreftune</a>                   : 4;
<a name="l01981"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#aa509795f9b3ff04c207021e4d66ed57f">01981</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#aa509795f9b3ff04c207021e4d66ed57f">txhsvxtune</a>                   : 2;
<a name="l01982"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a1228c99e3f4cc179d60dcddc7de1be16">01982</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a1228c99e3f4cc179d60dcddc7de1be16">portreset</a>                    : 1;
<a name="l01983"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a21ac8788d7834eecddbd88e0a9a24f68">01983</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a21ac8788d7834eecddbd88e0a9a24f68">vbusvldext</a>                   : 1;
<a name="l01984"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a602c851fb0e9faef455098cc992e358e">01984</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a602c851fb0e9faef455098cc992e358e">dppulldown</a>                   : 1;
<a name="l01985"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad52f9056b85c2fc6ff439d9353e6dcc8">01985</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#ad52f9056b85c2fc6ff439d9353e6dcc8">dmpulldown</a>                   : 1;
<a name="l01986"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a32d1d2f00867687f77471c02303d8e6f">01986</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a32d1d2f00867687f77471c02303d8e6f">txbiststuffen</a>                : 1;
<a name="l01987"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#afb634974bbc8943f6abb39f032a48f24">01987</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#afb634974bbc8943f6abb39f032a48f24">txbiststuffenh</a>               : 1;
<a name="l01988"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a2ebe05542fed0e8a323a278446d624bb">01988</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a2ebe05542fed0e8a323a278446d624bb">tdata_out</a>                    : 4;
<a name="l01989"></a><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a3ddab436819e22f29496e23af3c32e43">01989</a>     uint64_t <a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html#a3ddab436819e22f29496e23af3c32e43">reserved_43_63</a>               : 21;
<a name="l01990"></a>01990 <span class="preprocessor">#endif</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#abafebca3f83b2747a4236723e9082a0a">s</a>;
<a name="l01992"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#ac0078082e363d02bbf090c81e3bd3426">01992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">cvmx_uctlx_uphy_portx_ctl_status_s</a> <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#ac0078082e363d02bbf090c81e3bd3426">cn61xx</a>;
<a name="l01993"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a3e6a780650d92a78de4c1b3233a37bf1">01993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">cvmx_uctlx_uphy_portx_ctl_status_s</a> <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a3e6a780650d92a78de4c1b3233a37bf1">cn63xx</a>;
<a name="l01994"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a6aab35803729faed2e918a96e9cc7313">01994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">cvmx_uctlx_uphy_portx_ctl_status_s</a> <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a6aab35803729faed2e918a96e9cc7313">cn63xxp1</a>;
<a name="l01995"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a6bcee7fe6c1fc4620453e9a7ddf89b81">01995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">cvmx_uctlx_uphy_portx_ctl_status_s</a> <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a6bcee7fe6c1fc4620453e9a7ddf89b81">cn66xx</a>;
<a name="l01996"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#abd3801a0ce65f17ca442e6f26759dd18">01996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">cvmx_uctlx_uphy_portx_ctl_status_s</a> <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#abd3801a0ce65f17ca442e6f26759dd18">cn68xx</a>;
<a name="l01997"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a41871d559b799b217cb173d19421ac74">01997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">cvmx_uctlx_uphy_portx_ctl_status_s</a> <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a41871d559b799b217cb173d19421ac74">cn68xxp1</a>;
<a name="l01998"></a><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a4bf990df482002e6a84d6243c5206549">01998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__uctlx__uphy__portx__ctl__status_1_1cvmx__uctlx__uphy__portx__ctl__status__s.html">cvmx_uctlx_uphy_portx_ctl_status_s</a> <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html#a4bf990df482002e6a84d6243c5206549">cnf71xx</a>;
<a name="l01999"></a>01999 };
<a name="l02000"></a><a class="code" href="cvmx-uctlx-defs_8h.html#aa83543718652ef48274657af5a536bcd">02000</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html" title="cvmx_uctl::_uphy_port::_ctl_status">cvmx_uctlx_uphy_portx_ctl_status</a> <a class="code" href="unioncvmx__uctlx__uphy__portx__ctl__status.html" title="cvmx_uctl::_uphy_port::_ctl_status">cvmx_uctlx_uphy_portx_ctl_status_t</a>;
<a name="l02001"></a>02001 
<a name="l02002"></a>02002 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
