

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Sat Aug 10 20:02:59 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.467|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1502|  1502|  1502|  1502|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP_FLAT_LOOP  |  1500|  1500|         2|          1|          1|  1500|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    172|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       9|      5|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|      60|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|      69|    267|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_9sncg_U28  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_2_bias_V_U     |dense_2_dense_2_blbW  |        0|  9|   5|    0|    30|    9|     1|          270|
    |dense_2_weights_V_U  |dense_2_dense_2_wmb6  |        1|  0|   0|    0|  1500|    9|     1|        13500|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  9|   5|    0|  1530|   18|     2|        13770|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_fu_259_p2     |     +    |      0|  0|   8|          12|          12|
    |add_ln203_fu_337_p2      |     +    |      0|  0|  17|          13|          13|
    |add_ln703_fu_331_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln9_fu_181_p2        |     +    |      0|  0|  13|          11|           1|
    |i_fu_187_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_270_p2              |     +    |      0|  0|  15|           6|           1|
    |sub_ln1117_fu_253_p2     |     -    |      0|  0|   8|          12|          12|
    |icmp_ln13_1_fu_276_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_193_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln9_fu_175_p2       |   icmp   |      0|  0|  13|          11|          11|
    |dense_2_out_V_d0         |  select  |      0|  0|  13|           1|           1|
    |select_ln14_1_fu_207_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln14_2_fu_290_p3  |  select  |      0|  0|  14|           1|           1|
    |select_ln14_fu_199_p3    |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 172|         103|          86|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_145_p4  |   9|          2|    5|         10|
    |ap_phi_mux_j_0_phi_fu_168_p4  |   9|          2|    6|         12|
    |i_0_reg_141                   |   9|          2|    5|         10|
    |indvar_flatten_reg_130        |   9|          2|   11|         22|
    |j_0_reg_164                   |   9|          2|    6|         12|
    |p_Val2_s_reg_152              |   9|          2|   14|         28|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  90|         19|   49|        101|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_141              |   5|   0|    5|          0|
    |icmp_ln13_1_reg_409      |   1|   0|    1|          0|
    |icmp_ln13_reg_379        |   1|   0|    1|          0|
    |icmp_ln9_reg_370         |   1|   0|    1|          0|
    |indvar_flatten_reg_130   |  11|   0|   11|          0|
    |j_0_reg_164              |   6|   0|    6|          0|
    |j_reg_404                |   6|   0|    6|          0|
    |p_Val2_s_reg_152         |  14|   0|   14|          0|
    |select_ln14_1_reg_384    |   5|   0|    5|          0|
    |zext_ln14_reg_389        |   5|   0|   64|         59|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  60|   0|  119|         59|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    dense_2    | return value |
|dense_1_out_V_address0  | out |    6|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_ce0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_q0        |  in |   13|  ap_memory | dense_1_out_V |     array    |
|dense_2_out_V_address0  | out |    5|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_ce0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_we0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_d0        | out |   13|  ap_memory | dense_2_out_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.0>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln9, %ifFalse ]" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %select_ln14_1, %ifFalse ]" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %0 ], [ %sum_V, %ifFalse ]"   --->   Operation 8 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %0 ], [ %j, %ifFalse ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.88ns)   --->   "%icmp_ln9 = icmp eq i11 %indvar_flatten, -548" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 10 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.63ns)   --->   "%add_ln9 = add i11 %indvar_flatten, 1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 11 'add' 'add_ln9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %FLAT_LOOP" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 13 'add' 'i' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0, -14" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.18ns)   --->   "%select_ln14 = select i1 %icmp_ln13, i6 0, i6 %j_0" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 15 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.21ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i5 %i, i5 %i_0" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 16 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %select_ln14_1 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln14_1 to i12" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %select_ln14 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 19 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %tmp to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 21 'zext' 'zext_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i7 %tmp_s to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 23 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 24 'sub' 'sub_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i12 %sub_ln1117, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 25 'add' 'add_ln1117' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 26 'sext' 'sext_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 27 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 28 'getelementptr' 'dense_1_out_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 29 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 30 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 1500> <ROM>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%j = add i6 %select_ln14, 1" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 31 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j, -14" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 32 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 33 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 34 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (!icmp_ln9 & icmp_ln13_1)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 35 'load' 'p_Val2_18' <Predicate = (!icmp_ln9 & icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 1500> <ROM>

State 3 <SV = 2> <Delay = 14.4>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3161) nounwind" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3161)" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 39 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str159) nounwind" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 41 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_1_out_V_load to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 42 'zext' 'zext_ln1192' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 43 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 1500> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %dense_2_weights_V_lo to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 44 'sext' 'sext_ln1192' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, %zext_ln1192" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 45 'mul' 'mul_ln1192' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i14 0, i14 %p_Val2_s" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 46 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln14_2, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 47 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 48 'add' 'ret_V' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 49 'partselect' 'sum_V' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3161, i32 %tmp_9)" [cnn_ap_lp/dense_2.cpp:15]   --->   Operation 50 'specregionend' 'empty_55' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 51 'load' 'p_Val2_18' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 1500> <ROM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_18 to i14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 52 'sext' 'sext_ln1265' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i22.i32.i32(i22 %ret_V, i32 8, i32 20)" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %p_Val2_18 to i13" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 54 'sext' 'sext_ln703' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %sext_ln1265, %sum_V" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 55 'add' 'add_ln703' <Predicate = (icmp_ln13_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %trunc_ln, %sext_ln703" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 56 'add' 'add_ln203' <Predicate = (icmp_ln13_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 57 'getelementptr' 'dense_2_out_V_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_2.cpp:19]   --->   Operation 58 'bitselect' 'tmp_6' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_6, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_2.cpp:19]   --->   Operation 59 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 60 'store' <Predicate = (icmp_ln13_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 61 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 62 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_2.cpp:23]   --->   Operation 63 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9               (br               ) [ 01110]
indvar_flatten       (phi              ) [ 00100]
i_0                  (phi              ) [ 00100]
p_Val2_s             (phi              ) [ 00110]
j_0                  (phi              ) [ 00100]
icmp_ln9             (icmp             ) [ 00110]
add_ln9              (add              ) [ 01110]
br_ln9               (br               ) [ 00000]
i                    (add              ) [ 00000]
icmp_ln13            (icmp             ) [ 00110]
select_ln14          (select           ) [ 00000]
select_ln14_1        (select           ) [ 01110]
zext_ln14            (zext             ) [ 00110]
zext_ln13            (zext             ) [ 00000]
zext_ln14_1          (zext             ) [ 00000]
tmp                  (bitconcatenate   ) [ 00000]
zext_ln1117          (zext             ) [ 00000]
tmp_s                (bitconcatenate   ) [ 00000]
zext_ln1117_1        (zext             ) [ 00000]
sub_ln1117           (sub              ) [ 00000]
add_ln1117           (add              ) [ 00000]
sext_ln1117          (sext             ) [ 00000]
dense_2_weights_V_ad (getelementptr    ) [ 00110]
dense_1_out_V_addr   (getelementptr    ) [ 00110]
j                    (add              ) [ 01110]
icmp_ln13_1          (icmp             ) [ 00110]
br_ln13              (br               ) [ 00000]
dense_2_bias_V_addr  (getelementptr    ) [ 00110]
specloopname_ln0     (specloopname     ) [ 00000]
empty                (speclooptripcount) [ 00000]
specloopname_ln13    (specloopname     ) [ 00000]
tmp_9                (specregionbegin  ) [ 00000]
specpipeline_ln14    (specpipeline     ) [ 00000]
dense_1_out_V_load   (load             ) [ 00000]
zext_ln1192          (zext             ) [ 00000]
dense_2_weights_V_lo (load             ) [ 00000]
sext_ln1192          (sext             ) [ 00000]
mul_ln1192           (mul              ) [ 00000]
select_ln14_2        (select           ) [ 00000]
lhs_V                (bitconcatenate   ) [ 00000]
ret_V                (add              ) [ 00000]
sum_V                (partselect       ) [ 01110]
empty_55             (specregionend    ) [ 00000]
p_Val2_18            (load             ) [ 00000]
sext_ln1265          (sext             ) [ 00000]
trunc_ln             (partselect       ) [ 00000]
sext_ln703           (sext             ) [ 00000]
add_ln703            (add              ) [ 00000]
add_ln203            (add              ) [ 00000]
dense_2_out_V_addr   (getelementptr    ) [ 00000]
tmp_6                (bitselect        ) [ 00000]
select_ln19          (select           ) [ 00000]
store_ln17           (store            ) [ 00000]
br_ln0               (br               ) [ 00000]
br_ln0               (br               ) [ 01110]
ret_ln23             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_1_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_2_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_2_bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_2_weights_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DENSE_LOOP_FLAT_LOOP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3161"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="dense_2_weights_V_ad_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_V_ad/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="dense_1_out_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="13" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_out_V_load/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_V_lo/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="dense_2_bias_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_V_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="dense_2_out_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="13" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="1"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln17_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="13" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="1"/>
<pin id="132" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_Val2_s_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="1"/>
<pin id="154" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Val2_s_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="14" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="j_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="1"/>
<pin id="166" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln9_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="11" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln9_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln13_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln14_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln14_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln14_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln13_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln14_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln1117_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln1117_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sub_ln1117_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln1117_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln1117_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="j_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln13_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln1192_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln1192_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln14_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="14" slack="0"/>
<pin id="293" dir="0" index="2" bw="14" slack="1"/>
<pin id="294" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="lhs_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="22" slack="0"/>
<pin id="299" dir="0" index="1" bw="14" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sum_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="14" slack="0"/>
<pin id="307" dir="0" index="1" bw="22" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln1265_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="0"/>
<pin id="320" dir="0" index="1" bw="22" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln703_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln703_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="14" slack="0"/>
<pin id="334" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln203_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="13" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="14" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln19_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="13" slack="0"/>
<pin id="354" dir="0" index="2" bw="13" slack="0"/>
<pin id="355" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/3 "/>
</bind>
</comp>

<comp id="360" class="1007" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="13" slack="0"/>
<pin id="363" dir="0" index="2" bw="22" slack="0"/>
<pin id="364" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/3 ret_V/3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln9_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln9_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln13_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="384" class="1005" name="select_ln14_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="zext_ln14_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="394" class="1005" name="dense_2_weights_V_ad_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="1"/>
<pin id="396" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_V_ad "/>
</bind>
</comp>

<comp id="399" class="1005" name="dense_1_out_V_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="1"/>
<pin id="401" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_V_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="j_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln13_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="dense_2_bias_V_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="1"/>
<pin id="415" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_V_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="sum_V_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="1"/>
<pin id="420" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="78" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="134" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="134" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="145" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="168" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="168" pin="4"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="193" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="187" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="145" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="223"><net_src comp="207" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="199" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="199" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="199" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="237" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="220" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="274"><net_src comp="199" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="92" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="98" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="152" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="290" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="317"><net_src comp="111" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="330"><net_src comp="111" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="314" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="305" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="318" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="327" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="331" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="74" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="76" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="337" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="359"><net_src comp="351" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="365"><net_src comp="286" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="282" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="297" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="368"><net_src comp="360" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="369"><net_src comp="360" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="373"><net_src comp="175" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="181" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="382"><net_src comp="193" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="387"><net_src comp="207" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="392"><net_src comp="215" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="397"><net_src comp="78" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="402"><net_src comp="85" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="407"><net_src comp="270" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="412"><net_src comp="276" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="104" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="421"><net_src comp="305" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_2_out_V | {3 }
	Port: dense_2_bias_V | {}
	Port: dense_2_weights_V | {}
 - Input state : 
	Port: dense_2 : dense_1_out_V | {2 3 }
	Port: dense_2 : dense_2_bias_V | {2 3 }
	Port: dense_2 : dense_2_weights_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		i : 1
		icmp_ln13 : 1
		select_ln14 : 2
		select_ln14_1 : 2
		zext_ln14 : 3
		zext_ln13 : 3
		zext_ln14_1 : 3
		tmp : 3
		zext_ln1117 : 4
		tmp_s : 3
		zext_ln1117_1 : 4
		sub_ln1117 : 5
		add_ln1117 : 6
		sext_ln1117 : 7
		dense_2_weights_V_ad : 8
		dense_1_out_V_addr : 4
		dense_1_out_V_load : 5
		dense_2_weights_V_lo : 9
		j : 3
		icmp_ln13_1 : 4
		br_ln13 : 5
		dense_2_bias_V_addr : 4
		p_Val2_18 : 5
	State 3
		zext_ln1192 : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		lhs_V : 1
		ret_V : 3
		sum_V : 4
		empty_55 : 1
		sext_ln1265 : 1
		trunc_ln : 4
		sext_ln703 : 1
		add_ln703 : 5
		add_ln203 : 5
		tmp_6 : 6
		select_ln19 : 7
		store_ln17 : 8
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_181    |    0    |    0    |    13   |
|          |       i_fu_187       |    0    |    0    |    15   |
|    add   |   add_ln1117_fu_259  |    0    |    0    |    8    |
|          |       j_fu_270       |    0    |    0    |    15   |
|          |   add_ln703_fu_331   |    0    |    0    |    19   |
|          |   add_ln203_fu_337   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln14_fu_199  |    0    |    0    |    6    |
|  select  | select_ln14_1_fu_207 |    0    |    0    |    5    |
|          | select_ln14_2_fu_290 |    0    |    0    |    14   |
|          |  select_ln19_fu_351  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_175   |    0    |    0    |    13   |
|   icmp   |   icmp_ln13_fu_193   |    0    |    0    |    11   |
|          |  icmp_ln13_1_fu_276  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1117_fu_253  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_360      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln14_fu_215   |    0    |    0    |    0    |
|          |   zext_ln13_fu_220   |    0    |    0    |    0    |
|   zext   |  zext_ln14_1_fu_224  |    0    |    0    |    0    |
|          |  zext_ln1117_fu_237  |    0    |    0    |    0    |
|          | zext_ln1117_1_fu_249 |    0    |    0    |    0    |
|          |  zext_ln1192_fu_282  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_229      |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_241     |    0    |    0    |    0    |
|          |     lhs_V_fu_297     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1117_fu_265  |    0    |    0    |    0    |
|   sext   |  sext_ln1192_fu_286  |    0    |    0    |    0    |
|          |  sext_ln1265_fu_314  |    0    |    0    |    0    |
|          |   sext_ln703_fu_327  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     sum_V_fu_305     |    0    |    0    |    0    |
|          |    trunc_ln_fu_318   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_6_fu_343     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   168   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln9_reg_374      |   11   |
| dense_1_out_V_addr_reg_399 |    6   |
| dense_2_bias_V_addr_reg_413|    5   |
|dense_2_weights_V_ad_reg_394|   11   |
|         i_0_reg_141        |    5   |
|     icmp_ln13_1_reg_409    |    1   |
|      icmp_ln13_reg_379     |    1   |
|      icmp_ln9_reg_370      |    1   |
|   indvar_flatten_reg_130   |   11   |
|         j_0_reg_164        |    6   |
|          j_reg_404         |    6   |
|      p_Val2_s_reg_152      |   14   |
|    select_ln14_1_reg_384   |    5   |
|        sum_V_reg_418       |   14   |
|      zext_ln14_reg_389     |   64   |
+----------------------------+--------+
|            Total           |   161  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_98 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_152 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   168  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   161  |   204  |
+-----------+--------+--------+--------+--------+
