.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* SD_FS_Clock_1 */
.set SD_FS_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SD_FS_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SD_FS_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SD_FS_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set SD_FS_Clock_1__INDEX, 0x00
.set SD_FS_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SD_FS_Clock_1__PM_ACT_MSK, 0x01
.set SD_FS_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SD_FS_Clock_1__PM_STBY_MSK, 0x01

/* SD_FS_miso0 */
.set SD_FS_miso0__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SD_FS_miso0__0__MASK, 0x10
.set SD_FS_miso0__0__PC, CYREG_PRT3_PC4
.set SD_FS_miso0__0__PORT, 3
.set SD_FS_miso0__0__SHIFT, 4
.set SD_FS_miso0__AG, CYREG_PRT3_AG
.set SD_FS_miso0__AMUX, CYREG_PRT3_AMUX
.set SD_FS_miso0__BIE, CYREG_PRT3_BIE
.set SD_FS_miso0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_FS_miso0__BYP, CYREG_PRT3_BYP
.set SD_FS_miso0__CTL, CYREG_PRT3_CTL
.set SD_FS_miso0__DM0, CYREG_PRT3_DM0
.set SD_FS_miso0__DM1, CYREG_PRT3_DM1
.set SD_FS_miso0__DM2, CYREG_PRT3_DM2
.set SD_FS_miso0__DR, CYREG_PRT3_DR
.set SD_FS_miso0__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_FS_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_FS_miso0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_FS_miso0__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_FS_miso0__MASK, 0x10
.set SD_FS_miso0__PORT, 3
.set SD_FS_miso0__PRT, CYREG_PRT3_PRT
.set SD_FS_miso0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_FS_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_FS_miso0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_FS_miso0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_FS_miso0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_FS_miso0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_FS_miso0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_FS_miso0__PS, CYREG_PRT3_PS
.set SD_FS_miso0__SHIFT, 4
.set SD_FS_miso0__SLW, CYREG_PRT3_SLW

/* SD_FS_mosi0 */
.set SD_FS_mosi0__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SD_FS_mosi0__0__MASK, 0x20
.set SD_FS_mosi0__0__PC, CYREG_PRT3_PC5
.set SD_FS_mosi0__0__PORT, 3
.set SD_FS_mosi0__0__SHIFT, 5
.set SD_FS_mosi0__AG, CYREG_PRT3_AG
.set SD_FS_mosi0__AMUX, CYREG_PRT3_AMUX
.set SD_FS_mosi0__BIE, CYREG_PRT3_BIE
.set SD_FS_mosi0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_FS_mosi0__BYP, CYREG_PRT3_BYP
.set SD_FS_mosi0__CTL, CYREG_PRT3_CTL
.set SD_FS_mosi0__DM0, CYREG_PRT3_DM0
.set SD_FS_mosi0__DM1, CYREG_PRT3_DM1
.set SD_FS_mosi0__DM2, CYREG_PRT3_DM2
.set SD_FS_mosi0__DR, CYREG_PRT3_DR
.set SD_FS_mosi0__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_FS_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_FS_mosi0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_FS_mosi0__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_FS_mosi0__MASK, 0x20
.set SD_FS_mosi0__PORT, 3
.set SD_FS_mosi0__PRT, CYREG_PRT3_PRT
.set SD_FS_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_FS_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_FS_mosi0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_FS_mosi0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_FS_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_FS_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_FS_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_FS_mosi0__PS, CYREG_PRT3_PS
.set SD_FS_mosi0__SHIFT, 5
.set SD_FS_mosi0__SLW, CYREG_PRT3_SLW

/* SD_FS_sclk0 */
.set SD_FS_sclk0__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SD_FS_sclk0__0__MASK, 0x08
.set SD_FS_sclk0__0__PC, CYREG_PRT3_PC3
.set SD_FS_sclk0__0__PORT, 3
.set SD_FS_sclk0__0__SHIFT, 3
.set SD_FS_sclk0__AG, CYREG_PRT3_AG
.set SD_FS_sclk0__AMUX, CYREG_PRT3_AMUX
.set SD_FS_sclk0__BIE, CYREG_PRT3_BIE
.set SD_FS_sclk0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_FS_sclk0__BYP, CYREG_PRT3_BYP
.set SD_FS_sclk0__CTL, CYREG_PRT3_CTL
.set SD_FS_sclk0__DM0, CYREG_PRT3_DM0
.set SD_FS_sclk0__DM1, CYREG_PRT3_DM1
.set SD_FS_sclk0__DM2, CYREG_PRT3_DM2
.set SD_FS_sclk0__DR, CYREG_PRT3_DR
.set SD_FS_sclk0__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_FS_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_FS_sclk0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_FS_sclk0__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_FS_sclk0__MASK, 0x08
.set SD_FS_sclk0__PORT, 3
.set SD_FS_sclk0__PRT, CYREG_PRT3_PRT
.set SD_FS_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_FS_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_FS_sclk0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_FS_sclk0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_FS_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_FS_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_FS_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_FS_sclk0__PS, CYREG_PRT3_PS
.set SD_FS_sclk0__SHIFT, 3
.set SD_FS_sclk0__SLW, CYREG_PRT3_SLW

/* SD_FS_SPI0_BSPIM */
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set SD_FS_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set SD_FS_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SD_FS_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set SD_FS_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set SD_FS_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set SD_FS_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set SD_FS_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SD_FS_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SD_FS_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set SD_FS_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SD_FS_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SD_FS_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set SD_FS_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SD_FS_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SD_FS_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SD_FS_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set SD_FS_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set SD_FS_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set SD_FS_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SD_FS_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SD_FS_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set SD_FS_SPI0_BSPIM_RxStsReg__4__POS, 4
.set SD_FS_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set SD_FS_SPI0_BSPIM_RxStsReg__5__POS, 5
.set SD_FS_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set SD_FS_SPI0_BSPIM_RxStsReg__6__POS, 6
.set SD_FS_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set SD_FS_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set SD_FS_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SD_FS_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB05_A0
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB05_A1
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB05_D0
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB05_D1
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB05_F0
.set SD_FS_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB05_F1
.set SD_FS_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set SD_FS_SPI0_BSPIM_TxStsReg__0__POS, 0
.set SD_FS_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set SD_FS_SPI0_BSPIM_TxStsReg__1__POS, 1
.set SD_FS_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SD_FS_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SD_FS_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set SD_FS_SPI0_BSPIM_TxStsReg__2__POS, 2
.set SD_FS_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set SD_FS_SPI0_BSPIM_TxStsReg__3__POS, 3
.set SD_FS_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set SD_FS_SPI0_BSPIM_TxStsReg__4__POS, 4
.set SD_FS_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set SD_FS_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set SD_FS_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SD_FS_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB05_ST

/* SD_FS_SPI0_CS */
.set SD_FS_SPI0_CS__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set SD_FS_SPI0_CS__0__MASK, 0x40
.set SD_FS_SPI0_CS__0__PC, CYREG_PRT3_PC6
.set SD_FS_SPI0_CS__0__PORT, 3
.set SD_FS_SPI0_CS__0__SHIFT, 6
.set SD_FS_SPI0_CS__AG, CYREG_PRT3_AG
.set SD_FS_SPI0_CS__AMUX, CYREG_PRT3_AMUX
.set SD_FS_SPI0_CS__BIE, CYREG_PRT3_BIE
.set SD_FS_SPI0_CS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SD_FS_SPI0_CS__BYP, CYREG_PRT3_BYP
.set SD_FS_SPI0_CS__CTL, CYREG_PRT3_CTL
.set SD_FS_SPI0_CS__DM0, CYREG_PRT3_DM0
.set SD_FS_SPI0_CS__DM1, CYREG_PRT3_DM1
.set SD_FS_SPI0_CS__DM2, CYREG_PRT3_DM2
.set SD_FS_SPI0_CS__DR, CYREG_PRT3_DR
.set SD_FS_SPI0_CS__INP_DIS, CYREG_PRT3_INP_DIS
.set SD_FS_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SD_FS_SPI0_CS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SD_FS_SPI0_CS__LCD_EN, CYREG_PRT3_LCD_EN
.set SD_FS_SPI0_CS__MASK, 0x40
.set SD_FS_SPI0_CS__PORT, 3
.set SD_FS_SPI0_CS__PRT, CYREG_PRT3_PRT
.set SD_FS_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SD_FS_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SD_FS_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SD_FS_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SD_FS_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SD_FS_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SD_FS_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SD_FS_SPI0_CS__PS, CYREG_PRT3_PS
.set SD_FS_SPI0_CS__SHIFT, 6
.set SD_FS_SPI0_CS__SLW, CYREG_PRT3_SLW

/* x_DAC_viDAC8 */
.set x_DAC_viDAC8__CR0, CYREG_DAC2_CR0
.set x_DAC_viDAC8__CR1, CYREG_DAC2_CR1
.set x_DAC_viDAC8__D, CYREG_DAC2_D
.set x_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set x_DAC_viDAC8__PM_ACT_MSK, 0x04
.set x_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set x_DAC_viDAC8__PM_STBY_MSK, 0x04
.set x_DAC_viDAC8__STROBE, CYREG_DAC2_STROBE
.set x_DAC_viDAC8__SW0, CYREG_DAC2_SW0
.set x_DAC_viDAC8__SW2, CYREG_DAC2_SW2
.set x_DAC_viDAC8__SW3, CYREG_DAC2_SW3
.set x_DAC_viDAC8__SW4, CYREG_DAC2_SW4
.set x_DAC_viDAC8__TR, CYREG_DAC2_TR
.set x_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set x_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set x_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set x_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set x_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set x_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set x_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set x_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set x_DAC_viDAC8__TST, CYREG_DAC2_TST

/* x_out */
.set x_out__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set x_out__0__MASK, 0x01
.set x_out__0__PC, CYREG_PRT4_PC0
.set x_out__0__PORT, 4
.set x_out__0__SHIFT, 0
.set x_out__AG, CYREG_PRT4_AG
.set x_out__AMUX, CYREG_PRT4_AMUX
.set x_out__BIE, CYREG_PRT4_BIE
.set x_out__BIT_MASK, CYREG_PRT4_BIT_MASK
.set x_out__BYP, CYREG_PRT4_BYP
.set x_out__CTL, CYREG_PRT4_CTL
.set x_out__DM0, CYREG_PRT4_DM0
.set x_out__DM1, CYREG_PRT4_DM1
.set x_out__DM2, CYREG_PRT4_DM2
.set x_out__DR, CYREG_PRT4_DR
.set x_out__INP_DIS, CYREG_PRT4_INP_DIS
.set x_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set x_out__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set x_out__LCD_EN, CYREG_PRT4_LCD_EN
.set x_out__MASK, 0x01
.set x_out__PORT, 4
.set x_out__PRT, CYREG_PRT4_PRT
.set x_out__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set x_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set x_out__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set x_out__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set x_out__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set x_out__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set x_out__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set x_out__PS, CYREG_PRT4_PS
.set x_out__SHIFT, 0
.set x_out__SLW, CYREG_PRT4_SLW

/* y_DAC_viDAC8 */
.set y_DAC_viDAC8__CR0, CYREG_DAC3_CR0
.set y_DAC_viDAC8__CR1, CYREG_DAC3_CR1
.set y_DAC_viDAC8__D, CYREG_DAC3_D
.set y_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set y_DAC_viDAC8__PM_ACT_MSK, 0x08
.set y_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set y_DAC_viDAC8__PM_STBY_MSK, 0x08
.set y_DAC_viDAC8__STROBE, CYREG_DAC3_STROBE
.set y_DAC_viDAC8__SW0, CYREG_DAC3_SW0
.set y_DAC_viDAC8__SW2, CYREG_DAC3_SW2
.set y_DAC_viDAC8__SW3, CYREG_DAC3_SW3
.set y_DAC_viDAC8__SW4, CYREG_DAC3_SW4
.set y_DAC_viDAC8__TR, CYREG_DAC3_TR
.set y_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set y_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set y_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set y_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set y_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set y_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set y_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set y_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set y_DAC_viDAC8__TST, CYREG_DAC3_TST

/* y_out */
.set y_out__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set y_out__0__MASK, 0x02
.set y_out__0__PC, CYREG_PRT4_PC1
.set y_out__0__PORT, 4
.set y_out__0__SHIFT, 1
.set y_out__AG, CYREG_PRT4_AG
.set y_out__AMUX, CYREG_PRT4_AMUX
.set y_out__BIE, CYREG_PRT4_BIE
.set y_out__BIT_MASK, CYREG_PRT4_BIT_MASK
.set y_out__BYP, CYREG_PRT4_BYP
.set y_out__CTL, CYREG_PRT4_CTL
.set y_out__DM0, CYREG_PRT4_DM0
.set y_out__DM1, CYREG_PRT4_DM1
.set y_out__DM2, CYREG_PRT4_DM2
.set y_out__DR, CYREG_PRT4_DR
.set y_out__INP_DIS, CYREG_PRT4_INP_DIS
.set y_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set y_out__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set y_out__LCD_EN, CYREG_PRT4_LCD_EN
.set y_out__MASK, 0x02
.set y_out__PORT, 4
.set y_out__PRT, CYREG_PRT4_PRT
.set y_out__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set y_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set y_out__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set y_out__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set y_out__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set y_out__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set y_out__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set y_out__PS, CYREG_PRT4_PS
.set y_out__SHIFT, 1
.set y_out__SLW, CYREG_PRT4_SLW

/* BLE_Rx */
.set BLE_Rx__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set BLE_Rx__0__MASK, 0x40
.set BLE_Rx__0__PC, CYREG_PRT6_PC6
.set BLE_Rx__0__PORT, 6
.set BLE_Rx__0__SHIFT, 6
.set BLE_Rx__AG, CYREG_PRT6_AG
.set BLE_Rx__AMUX, CYREG_PRT6_AMUX
.set BLE_Rx__BIE, CYREG_PRT6_BIE
.set BLE_Rx__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BLE_Rx__BYP, CYREG_PRT6_BYP
.set BLE_Rx__CTL, CYREG_PRT6_CTL
.set BLE_Rx__DM0, CYREG_PRT6_DM0
.set BLE_Rx__DM1, CYREG_PRT6_DM1
.set BLE_Rx__DM2, CYREG_PRT6_DM2
.set BLE_Rx__DR, CYREG_PRT6_DR
.set BLE_Rx__INP_DIS, CYREG_PRT6_INP_DIS
.set BLE_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BLE_Rx__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BLE_Rx__LCD_EN, CYREG_PRT6_LCD_EN
.set BLE_Rx__MASK, 0x40
.set BLE_Rx__PORT, 6
.set BLE_Rx__PRT, CYREG_PRT6_PRT
.set BLE_Rx__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BLE_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BLE_Rx__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BLE_Rx__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BLE_Rx__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BLE_Rx__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BLE_Rx__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BLE_Rx__PS, CYREG_PRT6_PS
.set BLE_Rx__SHIFT, 6
.set BLE_Rx__SLW, CYREG_PRT6_SLW

/* BLE_Rx_isr */
.set BLE_Rx_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BLE_Rx_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BLE_Rx_isr__INTC_MASK, 0x02
.set BLE_Rx_isr__INTC_NUMBER, 1
.set BLE_Rx_isr__INTC_PRIOR_NUM, 7
.set BLE_Rx_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set BLE_Rx_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BLE_Rx_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* FPS_isr */
.set FPS_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set FPS_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set FPS_isr__INTC_MASK, 0x04
.set FPS_isr__INTC_NUMBER, 2
.set FPS_isr__INTC_PRIOR_NUM, 7
.set FPS_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set FPS_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set FPS_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BLE_UART_BUART */
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set BLE_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set BLE_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set BLE_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set BLE_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set BLE_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set BLE_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set BLE_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set BLE_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set BLE_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set BLE_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set BLE_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set BLE_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set BLE_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set BLE_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set BLE_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set BLE_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set BLE_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set BLE_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set BLE_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set BLE_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set BLE_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set BLE_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set BLE_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set BLE_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set BLE_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set BLE_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set BLE_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set BLE_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set BLE_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set BLE_UART_BUART_sRX_RxSts__3__POS, 3
.set BLE_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set BLE_UART_BUART_sRX_RxSts__4__POS, 4
.set BLE_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set BLE_UART_BUART_sRX_RxSts__5__POS, 5
.set BLE_UART_BUART_sRX_RxSts__MASK, 0x38
.set BLE_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set BLE_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set BLE_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB15_ST

/* BLE_UART_IntClock */
.set BLE_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set BLE_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set BLE_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set BLE_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set BLE_UART_IntClock__INDEX, 0x01
.set BLE_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BLE_UART_IntClock__PM_ACT_MSK, 0x02
.set BLE_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BLE_UART_IntClock__PM_STBY_MSK, 0x02

/* Audio_DAC_viDAC8 */
.set Audio_DAC_viDAC8__CR0, CYREG_DAC0_CR0
.set Audio_DAC_viDAC8__CR1, CYREG_DAC0_CR1
.set Audio_DAC_viDAC8__D, CYREG_DAC0_D
.set Audio_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Audio_DAC_viDAC8__PM_ACT_MSK, 0x01
.set Audio_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Audio_DAC_viDAC8__PM_STBY_MSK, 0x01
.set Audio_DAC_viDAC8__STROBE, CYREG_DAC0_STROBE
.set Audio_DAC_viDAC8__SW0, CYREG_DAC0_SW0
.set Audio_DAC_viDAC8__SW2, CYREG_DAC0_SW2
.set Audio_DAC_viDAC8__SW3, CYREG_DAC0_SW3
.set Audio_DAC_viDAC8__SW4, CYREG_DAC0_SW4
.set Audio_DAC_viDAC8__TR, CYREG_DAC0_TR
.set Audio_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set Audio_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set Audio_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set Audio_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set Audio_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set Audio_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set Audio_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set Audio_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set Audio_DAC_viDAC8__TST, CYREG_DAC0_TST

/* Audio_isr */
.set Audio_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Audio_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Audio_isr__INTC_MASK, 0x01
.set Audio_isr__INTC_NUMBER, 0
.set Audio_isr__INTC_PRIOR_NUM, 7
.set Audio_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Audio_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Audio_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Audio_out */
.set Audio_out__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Audio_out__0__MASK, 0x80
.set Audio_out__0__PC, CYREG_PRT0_PC7
.set Audio_out__0__PORT, 0
.set Audio_out__0__SHIFT, 7
.set Audio_out__AG, CYREG_PRT0_AG
.set Audio_out__AMUX, CYREG_PRT0_AMUX
.set Audio_out__BIE, CYREG_PRT0_BIE
.set Audio_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Audio_out__BYP, CYREG_PRT0_BYP
.set Audio_out__CTL, CYREG_PRT0_CTL
.set Audio_out__DM0, CYREG_PRT0_DM0
.set Audio_out__DM1, CYREG_PRT0_DM1
.set Audio_out__DM2, CYREG_PRT0_DM2
.set Audio_out__DR, CYREG_PRT0_DR
.set Audio_out__INP_DIS, CYREG_PRT0_INP_DIS
.set Audio_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Audio_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Audio_out__LCD_EN, CYREG_PRT0_LCD_EN
.set Audio_out__MASK, 0x80
.set Audio_out__PORT, 0
.set Audio_out__PRT, CYREG_PRT0_PRT
.set Audio_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Audio_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Audio_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Audio_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Audio_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Audio_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Audio_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Audio_out__PS, CYREG_PRT0_PS
.set Audio_out__SHIFT, 7
.set Audio_out__SLW, CYREG_PRT0_SLW

/* FPS_Clock */
.set FPS_Clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set FPS_Clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set FPS_Clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set FPS_Clock__CFG2_SRC_SEL_MASK, 0x07
.set FPS_Clock__INDEX, 0x03
.set FPS_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set FPS_Clock__PM_ACT_MSK, 0x08
.set FPS_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set FPS_Clock__PM_STBY_MSK, 0x08

/* Audio_Clock */
.set Audio_Clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Audio_Clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Audio_Clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Audio_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Audio_Clock__INDEX, 0x02
.set Audio_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Audio_Clock__PM_ACT_MSK, 0x04
.set Audio_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Audio_Clock__PM_STBY_MSK, 0x04

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
