// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _block_mmul_HH_
#define _block_mmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "block_mmul_mac_mubkb.h"

namespace ap_rtl {

struct block_mmul : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<16> > A_q0;
    sc_out< sc_lv<14> > B_address0;
    sc_out< sc_logic > B_ce0;
    sc_in< sc_lv<16> > B_q0;
    sc_out< sc_lv<14> > B_address1;
    sc_out< sc_logic > B_ce1;
    sc_in< sc_lv<16> > B_q1;
    sc_out< sc_lv<14> > out_r_address0;
    sc_out< sc_logic > out_r_ce0;
    sc_out< sc_logic > out_r_we0;
    sc_out< sc_lv<16> > out_r_d0;
    sc_in< sc_lv<16> > out_r_q0;
    sc_out< sc_lv<14> > out_r_address1;
    sc_out< sc_logic > out_r_ce1;
    sc_out< sc_logic > out_r_we1;
    sc_out< sc_lv<16> > out_r_d1;
    sc_in< sc_lv<16> > out_r_q1;


    // Module declarations
    block_mmul(sc_module_name name);
    SC_HAS_PROCESS(block_mmul);

    ~block_mmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U1;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U2;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U3;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U4;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U5;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U6;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U7;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U8;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U9;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U10;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U11;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U12;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U13;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U14;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U15;
    block_mmul_mac_mubkb<1,1,16,16,16,16>* block_mmul_mac_mubkb_U16;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > indvar_flatten29_reg_273;
    sc_signal< sc_lv<7> > k_0_reg_284;
    sc_signal< sc_lv<10> > indvar_flatten_reg_295;
    sc_signal< sc_lv<7> > ii_0_reg_306;
    sc_signal< sc_lv<7> > jj_0_reg_317;
    sc_signal< sc_lv<16> > reg_328;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln37_reg_922;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state28_pp0_stage10_iter1;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<16> > reg_332;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state26_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<16> > reg_337;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<16> > reg_342;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state27_pp0_stage9_iter1;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<1> > icmp_ln37_fu_365_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln37_reg_922_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_922_pp0_iter2_reg;
    sc_signal< sc_lv<16> > add_ln37_fu_371_p2;
    sc_signal< sc_lv<16> > add_ln37_reg_926;
    sc_signal< sc_lv<7> > select_ln43_2_fu_405_p3;
    sc_signal< sc_lv<7> > select_ln43_2_reg_931;
    sc_signal< sc_lv<14> > mul_ln43_16_fu_417_p2;
    sc_signal< sc_lv<14> > mul_ln43_16_reg_937;
    sc_signal< sc_lv<7> > select_ln43_6_fu_465_p3;
    sc_signal< sc_lv<7> > select_ln43_6_reg_945;
    sc_signal< sc_lv<7> > select_ln43_7_fu_473_p3;
    sc_signal< sc_lv<7> > select_ln43_7_reg_954;
    sc_signal< sc_lv<7> > select_ln43_8_fu_487_p3;
    sc_signal< sc_lv<7> > select_ln43_8_reg_960;
    sc_signal< sc_lv<7> > select_ln43_9_fu_501_p3;
    sc_signal< sc_lv<7> > select_ln43_9_reg_965;
    sc_signal< sc_lv<7> > select_ln43_10_fu_515_p3;
    sc_signal< sc_lv<7> > select_ln43_10_reg_970;
    sc_signal< sc_lv<10> > select_ln38_fu_529_p3;
    sc_signal< sc_lv<10> > select_ln38_reg_975;
    sc_signal< sc_lv<14> > mul_ln43_17_fu_540_p2;
    sc_signal< sc_lv<14> > mul_ln43_17_reg_980;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<14> > zext_ln43_10_fu_546_p1;
    sc_signal< sc_lv<14> > zext_ln43_10_reg_989;
    sc_signal< sc_lv<14> > zext_ln43_16_fu_564_p1;
    sc_signal< sc_lv<14> > zext_ln43_16_reg_1002;
    sc_signal< sc_lv<14> > zext_ln43_fu_578_p1;
    sc_signal< sc_lv<14> > zext_ln43_reg_1015;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<14> > mul_ln43_18_fu_594_p2;
    sc_signal< sc_lv<14> > mul_ln43_18_reg_1027;
    sc_signal< sc_lv<14> > out_addr_reg_1036;
    sc_signal< sc_lv<16> > B_load_reg_1041;
    sc_signal< sc_lv<14> > out_addr_1_reg_1049;
    sc_signal< sc_lv<16> > B_load_1_reg_1054;
    sc_signal< sc_lv<14> > zext_ln43_22_fu_623_p1;
    sc_signal< sc_lv<14> > zext_ln43_22_reg_1062;
    sc_signal< sc_lv<14> > zext_ln43_28_fu_642_p1;
    sc_signal< sc_lv<14> > zext_ln43_28_reg_1075;
    sc_signal< sc_lv<14> > mul_ln43_19_fu_668_p2;
    sc_signal< sc_lv<14> > mul_ln43_19_reg_1093;
    sc_signal< sc_lv<16> > A_load_reg_1102;
    sc_signal< sc_lv<14> > out_addr_2_reg_1110;
    sc_signal< sc_lv<16> > B_load_2_reg_1115;
    sc_signal< sc_lv<14> > out_addr_3_reg_1123;
    sc_signal< sc_lv<16> > B_load_3_reg_1128;
    sc_signal< sc_lv<14> > mul_ln43_20_fu_704_p2;
    sc_signal< sc_lv<14> > mul_ln43_20_reg_1141;
    sc_signal< sc_lv<14> > out_addr_4_reg_1150;
    sc_signal< sc_lv<16> > grp_fu_828_p3;
    sc_signal< sc_lv<16> > add_ln43_reg_1155;
    sc_signal< sc_lv<14> > out_addr_5_reg_1160;
    sc_signal< sc_lv<16> > A_load_1_reg_1165;
    sc_signal< sc_lv<16> > grp_fu_834_p3;
    sc_signal< sc_lv<16> > add_ln43_1_reg_1178;
    sc_signal< sc_lv<14> > out_addr_6_reg_1183;
    sc_signal< sc_lv<14> > out_addr_7_reg_1188;
    sc_signal< sc_lv<16> > A_load_2_reg_1193;
    sc_signal< sc_lv<14> > out_addr_8_reg_1201;
    sc_signal< sc_lv<14> > out_addr_9_reg_1206;
    sc_signal< sc_lv<16> > grp_fu_840_p3;
    sc_signal< sc_lv<16> > add_ln43_2_reg_1211;
    sc_signal< sc_lv<16> > out_load_7_reg_1216;
    sc_signal< sc_lv<16> > A_load_3_reg_1221;
    sc_signal< sc_lv<14> > add_ln43_24_fu_773_p2;
    sc_signal< sc_lv<14> > add_ln43_24_reg_1229;
    sc_signal< sc_lv<14> > add_ln43_29_fu_777_p2;
    sc_signal< sc_lv<14> > add_ln43_29_reg_1234;
    sc_signal< sc_lv<14> > out_addr_10_reg_1239;
    sc_signal< sc_lv<14> > add_ln43_34_fu_790_p2;
    sc_signal< sc_lv<14> > add_ln43_34_reg_1244;
    sc_signal< sc_lv<14> > out_addr_11_reg_1249;
    sc_signal< sc_lv<14> > add_ln43_39_fu_803_p2;
    sc_signal< sc_lv<14> > add_ln43_39_reg_1254;
    sc_signal< sc_lv<16> > grp_fu_846_p3;
    sc_signal< sc_lv<16> > add_ln43_3_reg_1259;
    sc_signal< sc_lv<16> > out_load_9_reg_1264;
    sc_signal< sc_lv<14> > out_addr_12_reg_1269;
    sc_signal< sc_lv<14> > out_addr_13_reg_1274;
    sc_signal< sc_lv<16> > grp_fu_852_p3;
    sc_signal< sc_lv<16> > add_ln43_4_reg_1280;
    sc_signal< sc_lv<16> > out_load_11_reg_1285;
    sc_signal< sc_lv<14> > out_addr_14_reg_1290;
    sc_signal< sc_lv<14> > out_addr_14_reg_1290_pp0_iter1_reg;
    sc_signal< sc_lv<14> > out_addr_15_reg_1296;
    sc_signal< sc_lv<14> > out_addr_15_reg_1296_pp0_iter1_reg;
    sc_signal< sc_lv<16> > grp_fu_858_p3;
    sc_signal< sc_lv<16> > add_ln43_5_reg_1301;
    sc_signal< sc_lv<16> > out_load_13_reg_1306;
    sc_signal< sc_lv<16> > grp_fu_864_p3;
    sc_signal< sc_lv<16> > add_ln43_6_reg_1311;
    sc_signal< sc_lv<16> > out_load_15_reg_1316;
    sc_signal< sc_lv<16> > grp_fu_870_p3;
    sc_signal< sc_lv<16> > add_ln43_7_reg_1321;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state29_pp0_stage11_iter1;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<16> > grp_fu_875_p3;
    sc_signal< sc_lv<16> > add_ln43_8_reg_1326;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_state30_pp0_stage12_iter1;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<16> > grp_fu_881_p3;
    sc_signal< sc_lv<16> > add_ln43_9_reg_1331;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_state31_pp0_stage13_iter1;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<16> > grp_fu_886_p3;
    sc_signal< sc_lv<16> > add_ln43_10_reg_1336;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_state32_pp0_stage14_iter1;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_lv<7> > jj_fu_823_p2;
    sc_signal< sc_lv<7> > jj_reg_1341;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_state33_pp0_stage15_iter1;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<16> > grp_fu_911_p3;
    sc_signal< sc_lv<16> > add_ln43_14_reg_1346;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<16> > grp_fu_917_p3;
    sc_signal< sc_lv<16> > add_ln43_15_reg_1351;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > ap_phi_mux_indvar_flatten29_phi_fu_277_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<7> > ap_phi_mux_k_0_phi_fu_288_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_299_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_ii_0_phi_fu_310_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_jj_0_phi_fu_321_p4;
    sc_signal< sc_lv<64> > zext_ln43_11_fu_554_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln43_17_fu_573_p1;
    sc_signal< sc_lv<64> > zext_ln43_3_fu_586_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln43_12_fu_604_p1;
    sc_signal< sc_lv<64> > zext_ln43_18_fu_613_p1;
    sc_signal< sc_lv<64> > zext_ln43_23_fu_632_p1;
    sc_signal< sc_lv<64> > zext_ln43_29_fu_651_p1;
    sc_signal< sc_lv<64> > zext_ln43_5_fu_660_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln43_24_fu_678_p1;
    sc_signal< sc_lv<64> > zext_ln43_30_fu_687_p1;
    sc_signal< sc_lv<64> > zext_ln43_7_fu_696_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln43_13_fu_714_p1;
    sc_signal< sc_lv<64> > zext_ln43_19_fu_723_p1;
    sc_signal< sc_lv<64> > zext_ln43_9_fu_732_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln43_25_fu_741_p1;
    sc_signal< sc_lv<64> > zext_ln43_31_fu_750_p1;
    sc_signal< sc_lv<64> > zext_ln43_14_fu_759_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > zext_ln43_20_fu_768_p1;
    sc_signal< sc_lv<64> > zext_ln43_26_fu_785_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln43_32_fu_798_p1;
    sc_signal< sc_lv<64> > zext_ln43_15_fu_807_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > zext_ln43_21_fu_811_p1;
    sc_signal< sc_lv<64> > zext_ln43_27_fu_815_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<64> > zext_ln43_33_fu_819_p1;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_lv<16> > grp_fu_892_p3;
    sc_signal< sc_lv<16> > grp_fu_898_p3;
    sc_signal< sc_lv<16> > grp_fu_905_p3;
    sc_signal< sc_lv<1> > icmp_ln38_fu_383_p2;
    sc_signal< sc_lv<7> > k_fu_377_p2;
    sc_signal< sc_lv<7> > mul_ln43_16_fu_417_p0;
    sc_signal< sc_lv<7> > or_ln43_3_fu_347_p2;
    sc_signal< sc_lv<7> > or_ln43_4_fu_353_p2;
    sc_signal< sc_lv<7> > or_ln43_5_fu_359_p2;
    sc_signal< sc_lv<1> > icmp_ln39_fu_447_p2;
    sc_signal< sc_lv<7> > select_ln43_fu_389_p3;
    sc_signal< sc_lv<1> > or_ln43_6_fu_453_p2;
    sc_signal< sc_lv<7> > select_ln43_1_fu_397_p3;
    sc_signal< sc_lv<7> > ii_fu_459_p2;
    sc_signal< sc_lv<7> > select_ln43_3_fu_423_p3;
    sc_signal< sc_lv<7> > or_ln43_7_fu_481_p2;
    sc_signal< sc_lv<7> > select_ln43_4_fu_431_p3;
    sc_signal< sc_lv<7> > or_ln43_8_fu_495_p2;
    sc_signal< sc_lv<7> > select_ln43_5_fu_439_p3;
    sc_signal< sc_lv<7> > or_ln43_9_fu_509_p2;
    sc_signal< sc_lv<10> > add_ln38_1_fu_523_p2;
    sc_signal< sc_lv<7> > mul_ln43_17_fu_540_p0;
    sc_signal< sc_lv<14> > add_ln43_20_fu_549_p2;
    sc_signal< sc_lv<7> > or_ln43_fu_559_p2;
    sc_signal< sc_lv<14> > add_ln43_25_fu_568_p2;
    sc_signal< sc_lv<14> > add_ln43_16_fu_581_p2;
    sc_signal< sc_lv<7> > mul_ln43_18_fu_594_p0;
    sc_signal< sc_lv<14> > add_ln43_21_fu_600_p2;
    sc_signal< sc_lv<14> > add_ln43_26_fu_609_p2;
    sc_signal< sc_lv<7> > or_ln43_1_fu_618_p2;
    sc_signal< sc_lv<14> > add_ln43_30_fu_627_p2;
    sc_signal< sc_lv<7> > or_ln43_2_fu_637_p2;
    sc_signal< sc_lv<14> > add_ln43_35_fu_646_p2;
    sc_signal< sc_lv<14> > add_ln43_17_fu_656_p2;
    sc_signal< sc_lv<7> > mul_ln43_19_fu_668_p0;
    sc_signal< sc_lv<14> > add_ln43_31_fu_674_p2;
    sc_signal< sc_lv<14> > add_ln43_36_fu_683_p2;
    sc_signal< sc_lv<14> > add_ln43_18_fu_692_p2;
    sc_signal< sc_lv<7> > mul_ln43_20_fu_704_p0;
    sc_signal< sc_lv<14> > add_ln43_22_fu_710_p2;
    sc_signal< sc_lv<14> > add_ln43_27_fu_719_p2;
    sc_signal< sc_lv<14> > add_ln43_19_fu_728_p2;
    sc_signal< sc_lv<14> > add_ln43_32_fu_737_p2;
    sc_signal< sc_lv<14> > add_ln43_37_fu_746_p2;
    sc_signal< sc_lv<14> > add_ln43_23_fu_755_p2;
    sc_signal< sc_lv<14> > add_ln43_28_fu_764_p2;
    sc_signal< sc_lv<14> > add_ln43_33_fu_781_p2;
    sc_signal< sc_lv<14> > add_ln43_38_fu_794_p2;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > mul_ln43_16_fu_417_p00;
    sc_signal< sc_lv<14> > mul_ln43_17_fu_540_p00;
    sc_signal< sc_lv<14> > mul_ln43_18_fu_594_p00;
    sc_signal< sc_lv<14> > mul_ln43_19_fu_668_p00;
    sc_signal< sc_lv<14> > mul_ln43_20_fu_704_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage0;
    static const sc_lv<18> ap_ST_fsm_pp0_stage1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage2;
    static const sc_lv<18> ap_ST_fsm_pp0_stage3;
    static const sc_lv<18> ap_ST_fsm_pp0_stage4;
    static const sc_lv<18> ap_ST_fsm_pp0_stage5;
    static const sc_lv<18> ap_ST_fsm_pp0_stage6;
    static const sc_lv<18> ap_ST_fsm_pp0_stage7;
    static const sc_lv<18> ap_ST_fsm_pp0_stage8;
    static const sc_lv<18> ap_ST_fsm_pp0_stage9;
    static const sc_lv<18> ap_ST_fsm_pp0_stage10;
    static const sc_lv<18> ap_ST_fsm_pp0_stage11;
    static const sc_lv<18> ap_ST_fsm_pp0_stage12;
    static const sc_lv<18> ap_ST_fsm_pp0_stage13;
    static const sc_lv<18> ap_ST_fsm_pp0_stage14;
    static const sc_lv<18> ap_ST_fsm_pp0_stage15;
    static const sc_lv<18> ap_ST_fsm_state36;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<16> ap_const_lv16_F424;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<10> ap_const_lv10_271;
    static const sc_lv<14> ap_const_lv14_64;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_B_address0();
    void thread_B_address1();
    void thread_B_ce0();
    void thread_B_ce1();
    void thread_add_ln37_fu_371_p2();
    void thread_add_ln38_1_fu_523_p2();
    void thread_add_ln43_16_fu_581_p2();
    void thread_add_ln43_17_fu_656_p2();
    void thread_add_ln43_18_fu_692_p2();
    void thread_add_ln43_19_fu_728_p2();
    void thread_add_ln43_20_fu_549_p2();
    void thread_add_ln43_21_fu_600_p2();
    void thread_add_ln43_22_fu_710_p2();
    void thread_add_ln43_23_fu_755_p2();
    void thread_add_ln43_24_fu_773_p2();
    void thread_add_ln43_25_fu_568_p2();
    void thread_add_ln43_26_fu_609_p2();
    void thread_add_ln43_27_fu_719_p2();
    void thread_add_ln43_28_fu_764_p2();
    void thread_add_ln43_29_fu_777_p2();
    void thread_add_ln43_30_fu_627_p2();
    void thread_add_ln43_31_fu_674_p2();
    void thread_add_ln43_32_fu_737_p2();
    void thread_add_ln43_33_fu_781_p2();
    void thread_add_ln43_34_fu_790_p2();
    void thread_add_ln43_35_fu_646_p2();
    void thread_add_ln43_36_fu_683_p2();
    void thread_add_ln43_37_fu_746_p2();
    void thread_add_ln43_38_fu_794_p2();
    void thread_add_ln43_39_fu_803_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state36();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state19_pp0_stage1_iter1();
    void thread_ap_block_state20_pp0_stage2_iter1();
    void thread_ap_block_state21_pp0_stage3_iter1();
    void thread_ap_block_state22_pp0_stage4_iter1();
    void thread_ap_block_state23_pp0_stage5_iter1();
    void thread_ap_block_state24_pp0_stage6_iter1();
    void thread_ap_block_state25_pp0_stage7_iter1();
    void thread_ap_block_state26_pp0_stage8_iter1();
    void thread_ap_block_state27_pp0_stage9_iter1();
    void thread_ap_block_state28_pp0_stage10_iter1();
    void thread_ap_block_state29_pp0_stage11_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage12_iter1();
    void thread_ap_block_state31_pp0_stage13_iter1();
    void thread_ap_block_state32_pp0_stage14_iter1();
    void thread_ap_block_state33_pp0_stage15_iter1();
    void thread_ap_block_state34_pp0_stage0_iter2();
    void thread_ap_block_state35_pp0_stage1_iter2();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_ii_0_phi_fu_310_p4();
    void thread_ap_phi_mux_indvar_flatten29_phi_fu_277_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_299_p4();
    void thread_ap_phi_mux_jj_0_phi_fu_321_p4();
    void thread_ap_phi_mux_k_0_phi_fu_288_p4();
    void thread_ap_ready();
    void thread_icmp_ln37_fu_365_p2();
    void thread_icmp_ln38_fu_383_p2();
    void thread_icmp_ln39_fu_447_p2();
    void thread_ii_fu_459_p2();
    void thread_jj_fu_823_p2();
    void thread_k_fu_377_p2();
    void thread_mul_ln43_16_fu_417_p0();
    void thread_mul_ln43_16_fu_417_p00();
    void thread_mul_ln43_16_fu_417_p2();
    void thread_mul_ln43_17_fu_540_p0();
    void thread_mul_ln43_17_fu_540_p00();
    void thread_mul_ln43_17_fu_540_p2();
    void thread_mul_ln43_18_fu_594_p0();
    void thread_mul_ln43_18_fu_594_p00();
    void thread_mul_ln43_18_fu_594_p2();
    void thread_mul_ln43_19_fu_668_p0();
    void thread_mul_ln43_19_fu_668_p00();
    void thread_mul_ln43_19_fu_668_p2();
    void thread_mul_ln43_20_fu_704_p0();
    void thread_mul_ln43_20_fu_704_p00();
    void thread_mul_ln43_20_fu_704_p2();
    void thread_or_ln43_1_fu_618_p2();
    void thread_or_ln43_2_fu_637_p2();
    void thread_or_ln43_3_fu_347_p2();
    void thread_or_ln43_4_fu_353_p2();
    void thread_or_ln43_5_fu_359_p2();
    void thread_or_ln43_6_fu_453_p2();
    void thread_or_ln43_7_fu_481_p2();
    void thread_or_ln43_8_fu_495_p2();
    void thread_or_ln43_9_fu_509_p2();
    void thread_or_ln43_fu_559_p2();
    void thread_out_r_address0();
    void thread_out_r_address1();
    void thread_out_r_ce0();
    void thread_out_r_ce1();
    void thread_out_r_d0();
    void thread_out_r_d1();
    void thread_out_r_we0();
    void thread_out_r_we1();
    void thread_select_ln38_fu_529_p3();
    void thread_select_ln43_10_fu_515_p3();
    void thread_select_ln43_1_fu_397_p3();
    void thread_select_ln43_2_fu_405_p3();
    void thread_select_ln43_3_fu_423_p3();
    void thread_select_ln43_4_fu_431_p3();
    void thread_select_ln43_5_fu_439_p3();
    void thread_select_ln43_6_fu_465_p3();
    void thread_select_ln43_7_fu_473_p3();
    void thread_select_ln43_8_fu_487_p3();
    void thread_select_ln43_9_fu_501_p3();
    void thread_select_ln43_fu_389_p3();
    void thread_zext_ln43_10_fu_546_p1();
    void thread_zext_ln43_11_fu_554_p1();
    void thread_zext_ln43_12_fu_604_p1();
    void thread_zext_ln43_13_fu_714_p1();
    void thread_zext_ln43_14_fu_759_p1();
    void thread_zext_ln43_15_fu_807_p1();
    void thread_zext_ln43_16_fu_564_p1();
    void thread_zext_ln43_17_fu_573_p1();
    void thread_zext_ln43_18_fu_613_p1();
    void thread_zext_ln43_19_fu_723_p1();
    void thread_zext_ln43_20_fu_768_p1();
    void thread_zext_ln43_21_fu_811_p1();
    void thread_zext_ln43_22_fu_623_p1();
    void thread_zext_ln43_23_fu_632_p1();
    void thread_zext_ln43_24_fu_678_p1();
    void thread_zext_ln43_25_fu_741_p1();
    void thread_zext_ln43_26_fu_785_p1();
    void thread_zext_ln43_27_fu_815_p1();
    void thread_zext_ln43_28_fu_642_p1();
    void thread_zext_ln43_29_fu_651_p1();
    void thread_zext_ln43_30_fu_687_p1();
    void thread_zext_ln43_31_fu_750_p1();
    void thread_zext_ln43_32_fu_798_p1();
    void thread_zext_ln43_33_fu_819_p1();
    void thread_zext_ln43_3_fu_586_p1();
    void thread_zext_ln43_5_fu_660_p1();
    void thread_zext_ln43_7_fu_696_p1();
    void thread_zext_ln43_9_fu_732_p1();
    void thread_zext_ln43_fu_578_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
