// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "AudioPin")
  (DATE "07/04/2019 22:39:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1068:1068:1068) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1068:1068:1068) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1602:1602:1602) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (1282:1282:1282) (1250:1250:1250))
        (PORT datac (688:688:688) (687:687:687))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1602:1602:1602) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (759:759:759))
        (PORT datab (1280:1280:1280) (1247:1247:1247))
        (PORT datac (232:232:232) (303:303:303))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (827:827:827))
        (PORT datac (691:691:691) (690:690:690))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (811:811:811) (825:825:825))
        (PORT datac (720:720:720) (719:719:719))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (730:730:730) (751:751:751))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (464:464:464))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datad (716:716:716) (684:684:684))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1302:1302:1302) (1264:1264:1264))
        (PORT datad (708:708:708) (716:716:716))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_BCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5516:5516:5516) (5358:5358:5358))
        (IOPATH i o (2608:2608:2608) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_DACLRCK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6421:6421:6421) (5900:5900:5900))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_XCK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1625:1625:1625) (1625:1625:1625))
        (IOPATH i o (2608:2608:2608) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_DACDAT\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3097:3097:3097) (3034:3034:3034))
        (IOPATH i o (2608:2608:2608) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE I2C_SCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3245:3245:3245) (3076:3076:3076))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE I2C_SDAT\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4142:4142:4142) (3950:3950:3950))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3065:3065:3065) (2941:2941:2941))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3002:3002:3002) (2872:2872:2872))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3028:3028:3028) (2901:2901:2901))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4212:4212:4212) (4249:4249:4249))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3019:3019:3019) (2886:2886:2886))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3372:3372:3372) (3236:3236:3236))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2807:2807:2807) (2698:2698:2698))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2801:2801:2801) (2698:2698:2698))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3317:3317:3317) (3183:3183:3183))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2818:2818:2818) (2719:2719:2719))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3004:3004:3004) (2868:2868:2868))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4188:4188:4188) (4230:4230:4230))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3310:3310:3310) (3154:3154:3154))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3021:3021:3021) (2895:2895:2895))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3408:3408:3408) (3327:3327:3327))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2135:2135:2135) (2095:2095:2095))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3543:3543:3543) (3365:3365:3365))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3283:3283:3283) (3135:3135:3135))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3452:3452:3452) (3324:3324:3324))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3771:3771:3771) (3622:3622:3622))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3365:3365:3365) (3223:3223:3223))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1643:1643:1643) (1647:1647:1647))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3669:3669:3669) (3507:3507:3507))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1821:1821:1821) (1783:1783:1783))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3604:3604:3604) (3434:3434:3434))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2154:2154:2154) (2220:2220:2220))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3732:3732:3732) (3581:3581:3581))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3261:3261:3261) (3106:3106:3106))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3256:3256:3256) (3096:3096:3096))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3592:3592:3592) (3409:3409:3409))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3289:3289:3289) (3141:3141:3141))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE dataParallel\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3394:3394:3394) (3262:3262:3262))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2661:2661:2661) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|bclk_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (4802:4802:4802) (5044:5044:5044))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|bclk_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (359:359:359))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|bclk_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5335:5335:5335) (5622:5622:5622))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (355:355:355))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|bclk_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5335:5335:5335) (5622:5622:5622))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|lrck_counter\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|bclk_last\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4857:4857:4857) (5091:5091:5091))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|bclk_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|lrck_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4857:4857:4857) (5091:5091:5091))
        (PORT datab (308:308:308) (387:387:387))
        (PORT datad (247:247:247) (316:316:316))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|lrck_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5335:5335:5335) (5622:5622:5622))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|lrck_counter\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|lrck_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5335:5335:5335) (5622:5622:5622))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|lrck_counter\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|lrck_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5335:5335:5335) (5622:5622:5622))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|lrck_counter\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|lrck_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5335:5335:5335) (5622:5622:5622))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|lrck_counter\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (501:501:501))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|lrck_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5335:5335:5335) (5622:5622:5622))
        (PORT ena (883:883:883) (882:882:882))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE inst2\|codecInt\|pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (5030:5030:5030) (5030:5030:5030))
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst2\|codecInt\|pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|dataIndex\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (427:427:427))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|state\.BEGIN\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (4895:4895:4895) (5180:5180:5180))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.BEGIN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|state\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4932:4932:4932) (5230:5230:5230))
        (PORT datac (232:232:232) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.CONFIG_RESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (356:356:356))
        (PORT datab (823:823:823) (834:834:834))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.SEND_CONFIG_RESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5430:5430:5430) (5757:5757:5757))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|state\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4929:4929:4929) (5227:5227:5227))
        (PORT datab (816:816:816) (825:825:825))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.CONFIG_LH_OUT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (828:828:828))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.SEND_CONFIG_LH_OUT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5430:5430:5430) (5757:5757:5757))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|state\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4927:4927:4927) (5224:5224:5224))
        (PORT datab (818:818:818) (828:828:828))
        (PORT datad (645:645:645) (630:630:630))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.CONFIG_RH_OUT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (824:824:824) (835:835:835))
        (PORT datad (243:243:243) (310:310:310))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.SEND_CONFIG_RH_OUT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5430:5430:5430) (5757:5757:5757))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|state\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4924:4924:4924) (5221:5221:5221))
        (PORT datab (820:820:820) (831:831:831))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.CONFIG_ANALOG_AUDIO_PATH)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (346:346:346))
        (PORT datad (772:772:772) (791:791:791))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.SEND_CONFIG_ANALOG_AUDIO_PATH)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5430:5430:5430) (5757:5757:5757))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|state\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4919:4919:4919) (5215:5215:5215))
        (PORT datab (825:825:825) (837:837:837))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.CONFIG_DAI)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (822:822:822) (833:833:833))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.SEND_CONFIG_DAI)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5430:5430:5430) (5757:5757:5757))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|state\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4923:4923:4923) (5220:5220:5220))
        (PORT datab (822:822:822) (832:832:832))
        (PORT datac (253:253:253) (325:325:325))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.CONFIG_SAMPL_CONTROL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|i2cReset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4920:4920:4920) (5217:5217:5217))
        (PORT datab (272:272:272) (344:344:344))
        (PORT datac (242:242:242) (318:318:318))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|i2cReset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (242:242:242) (306:306:306))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|dataIndex\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (350:350:350))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datac (236:236:236) (310:310:310))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|dataIndex\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (655:655:655) (620:620:620))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|dataIndex\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1272:1272:1272) (1265:1265:1265))
        (PORT ena (1005:1005:1005) (960:960:960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|dataIndex\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (490:490:490) (527:527:527))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|dataIndex\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1272:1272:1272) (1265:1265:1265))
        (PORT ena (1005:1005:1005) (960:960:960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (495:495:495))
        (PORT datad (292:292:292) (386:386:386))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|dataIndex\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (482:482:482))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|dataIndex\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1272:1272:1272) (1265:1265:1265))
        (PORT ena (1005:1005:1005) (960:960:960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|dataIndex\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|dataIndex\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1546:1546:1546) (1441:1441:1441))
        (PORT sload (1272:1272:1272) (1265:1265:1265))
        (PORT ena (1005:1005:1005) (960:960:960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|dataIndex\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|dataIndex\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1272:1272:1272) (1265:1265:1265))
        (PORT ena (1005:1005:1005) (960:960:960))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (573:573:573))
        (PORT datab (518:518:518) (538:538:538))
        (PORT datac (448:448:448) (474:474:474))
        (PORT datad (455:455:455) (488:488:488))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT asdata (1014:1014:1014) (965:965:965))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datad (656:656:656) (620:620:620))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.START)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (654:654:654) (620:620:620))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.R_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datac (196:196:196) (229:229:229))
        (PORT datad (654:654:654) (619:619:619))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.RW)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (240:240:240) (314:314:314))
        (PORT datad (650:650:650) (616:616:616))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.ACK1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (524:524:524))
        (PORT datad (472:472:472) (501:501:501))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (470:470:470))
        (PORT datab (230:230:230) (261:261:261))
        (PORT datad (656:656:656) (619:619:619))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.DATA1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (518:518:518))
        (PORT datab (488:488:488) (526:526:526))
        (PORT datac (640:640:640) (594:594:594))
        (PORT datad (473:473:473) (502:502:502))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.ACK2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datab (228:228:228) (259:259:259))
        (PORT datad (653:653:653) (618:618:618))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.DATA2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (356:356:356))
        (PORT datab (487:487:487) (526:526:526))
        (PORT datac (640:640:640) (594:594:594))
        (PORT datad (473:473:473) (502:502:502))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.ACK3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datad (649:649:649) (614:614:614))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|contr\|state\.END)
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (815:815:815) (824:824:824))
        (PORT datad (244:244:244) (312:312:312))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.SEND_CONFIG_SAMPL_CONTROL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5430:5430:5430) (5757:5757:5757))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1850:1850:1850) (1846:1846:1846))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (365:365:365))
        (PORT datad (740:740:740) (749:749:749))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2351:2351:2351) (2417:2417:2417))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1880:1880:1880))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (740:740:740) (749:749:749))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (377:377:377))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2351:2351:2351) (2417:2417:2417))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1810:1810:1810) (1834:1834:1834))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (360:360:360))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datac (1809:1809:1809) (1834:1834:1834))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (224:224:224) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1849:1849:1849) (1846:1846:1846))
        (PORT datac (240:240:240) (317:317:317))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2347:2347:2347) (2399:2399:2399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1850:1850:1850) (1846:1846:1846))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (473:473:473))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2347:2347:2347) (2399:2399:2399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1849:1849:1849) (1846:1846:1846))
        (PORT datac (410:410:410) (437:437:437))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1850:1850:1850) (1846:1846:1846))
        (PORT datac (241:241:241) (317:317:317))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (782:782:782))
        (PORT datab (289:289:289) (360:360:360))
        (PORT datad (442:442:442) (466:466:466))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2347:2347:2347) (2399:2399:2399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (782:782:782))
        (PORT datab (1850:1850:1850) (1846:1846:1846))
        (PORT datac (274:274:274) (346:346:346))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1849:1849:1849) (1846:1846:1846))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1788:1788:1788) (1812:1812:1812))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2326:2326:2326) (2337:2337:2337))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (352:352:352))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2326:2326:2326) (2337:2337:2337))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (351:351:351))
        (PORT datab (1849:1849:1849) (1845:1845:1845))
        (PORT datad (626:626:626) (615:615:615))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (3218:3218:3218) (3440:3440:3440))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (622:622:622) (691:691:691))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (610:610:610) (683:683:683))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT asdata (610:610:610) (683:683:683))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (482:482:482))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (PORT datab (446:446:446) (477:477:477))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (249:249:249) (316:316:316))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1333:1333:1333) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (606:606:606))
        (PORT datab (657:657:657) (622:622:622))
        (PORT datac (240:240:240) (314:314:314))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1049:1049:1049) (1008:1008:1008))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (360:360:360))
        (PORT datac (748:748:748) (782:782:782))
        (PORT datad (639:639:639) (634:634:634))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (496:496:496))
        (PORT datab (289:289:289) (360:360:360))
        (PORT datac (751:751:751) (786:786:786))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1026:1026:1026) (1025:1025:1025))
        (PORT datad (1014:1014:1014) (1021:1021:1021))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[11\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1307:1307:1307))
        (PORT datab (1187:1187:1187) (1085:1085:1085))
        (PORT datac (994:994:994) (935:935:935))
        (PORT datad (1498:1498:1498) (1453:1453:1453))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1305:1305:1305))
        (PORT datab (667:667:667) (640:640:640))
        (PORT datac (473:473:473) (523:523:523))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1310:1310:1310))
        (PORT datad (1496:1496:1496) (1450:1450:1450))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (778:778:778) (808:808:808))
        (PORT datac (2692:2692:2692) (2885:2885:2885))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1625:1625:1625) (1576:1576:1576))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (556:556:556))
        (PORT datab (705:705:705) (675:675:675))
        (PORT datac (628:628:628) (629:629:629))
        (PORT datad (202:202:202) (226:226:226))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1350:1350:1350))
        (PORT datab (769:769:769) (775:775:775))
        (PORT datac (633:633:633) (612:612:612))
        (PORT datad (1023:1023:1023) (1011:1011:1011))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1398:1398:1398) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (494:494:494))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (1012:1012:1012) (1017:1017:1017))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (557:557:557))
        (PORT datab (777:777:777) (807:807:807))
        (PORT datad (202:202:202) (226:226:226))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1625:1625:1625) (1576:1576:1576))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (703:703:703))
        (PORT datab (518:518:518) (544:544:544))
        (PORT datac (1220:1220:1220) (1185:1185:1185))
        (PORT datad (697:697:697) (695:695:695))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1033:1033:1033))
        (PORT datab (805:805:805) (841:841:841))
        (PORT datac (1222:1222:1222) (1187:1187:1187))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (253:253:253) (286:286:286))
        (PORT datac (721:721:721) (731:731:731))
        (PORT datad (737:737:737) (746:746:746))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1261:1261:1261) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (753:753:753))
        (PORT datab (812:812:812) (826:826:826))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (560:560:560))
        (PORT datac (668:668:668) (641:641:641))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1311:1311:1311))
        (PORT datab (1543:1543:1543) (1488:1488:1488))
        (PORT datac (627:627:627) (628:628:628))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1602:1602:1602) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (755:755:755))
        (PORT datac (1238:1238:1238) (1207:1207:1207))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1037:1037:1037))
        (PORT datab (802:802:802) (837:837:837))
        (PORT datac (1225:1225:1225) (1191:1191:1191))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1248:1248:1248))
        (PORT datab (254:254:254) (286:286:286))
        (PORT datac (722:722:722) (731:731:731))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1068:1068:1068) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (505:505:505))
        (PORT datad (657:657:657) (643:643:643))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (667:667:667))
        (PORT datac (1809:1809:1809) (1825:1825:1825))
        (PORT datad (987:987:987) (967:967:967))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1851:1851:1851) (1868:1868:1868))
        (PORT datac (798:798:798) (826:826:826))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (555:555:555))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (2692:2692:2692) (2886:2886:2886))
        (PORT datad (688:688:688) (655:655:655))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (819:819:819))
        (PORT datab (608:608:608) (557:557:557))
        (PORT datac (774:774:774) (794:794:794))
        (PORT datad (231:231:231) (258:258:258))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (608:608:608))
        (PORT datab (658:658:658) (624:624:624))
        (PORT datac (240:240:240) (314:314:314))
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1109:1109:1109) (1046:1046:1046))
        (PORT ena (1049:1049:1049) (1008:1008:1008))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1514:1514:1514))
        (PORT datab (997:997:997) (990:990:990))
        (PORT datac (1136:1136:1136) (1060:1060:1060))
        (PORT datad (231:231:231) (257:257:257))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (997:997:997) (990:990:990))
        (PORT datac (1290:1290:1290) (1276:1276:1276))
        (PORT datad (231:231:231) (258:258:258))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1617:1617:1617) (1573:1573:1573))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1023:1023:1023))
        (PORT datab (1564:1564:1564) (1560:1560:1560))
        (PORT datac (1311:1311:1311) (1296:1296:1296))
        (PORT datad (1243:1243:1243) (1205:1205:1205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (1822:1822:1822) (1751:1751:1751))
        (PORT clrn (810:810:810) (793:793:793))
        (PORT ena (1537:1537:1537) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (823:823:823))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (429:429:429) (455:455:455))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1398:1398:1398) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (1011:1011:1011) (1016:1016:1016))
        (PORT datad (431:431:431) (457:457:457))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1261:1261:1261) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (546:546:546))
        (PORT datad (1119:1119:1119) (1128:1128:1128))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1067:1067:1067))
        (PORT datab (845:845:845) (869:869:869))
        (PORT datac (739:739:739) (742:742:742))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (764:764:764))
        (PORT datab (301:301:301) (379:379:379))
        (PORT datac (245:245:245) (325:325:325))
        (PORT datad (1954:1954:1954) (2002:2002:2002))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1587:1587:1587) (1541:1541:1541))
        (PORT ena (1548:1548:1548) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (820:820:820))
        (PORT datac (456:456:456) (491:491:491))
        (PORT datad (720:720:720) (733:733:733))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (690:690:690))
        (PORT datab (505:505:505) (523:523:523))
        (PORT datad (236:236:236) (273:273:273))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (741:741:741))
        (PORT datab (505:505:505) (522:522:522))
        (PORT datac (911:911:911) (893:893:893))
        (PORT datad (411:411:411) (409:409:409))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (500:500:500))
        (PORT datab (735:735:735) (732:732:732))
        (PORT datac (721:721:721) (739:739:739))
        (PORT datad (369:369:369) (347:347:347))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (830:830:830) (862:862:862))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (828:828:828))
        (PORT datac (254:254:254) (325:325:325))
        (PORT datad (687:687:687) (690:690:690))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1602:1602:1602) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datac (1240:1240:1240) (1209:1209:1209))
        (PORT datad (688:688:688) (692:692:692))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1068:1068:1068) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1021:1021:1021))
        (PORT datab (1342:1342:1342) (1319:1319:1319))
        (PORT datac (1278:1278:1278) (1230:1230:1230))
        (PORT datad (1244:1244:1244) (1206:1206:1206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1310:1310:1310) (1296:1296:1296))
        (PORT datad (1242:1242:1242) (1204:1204:1204))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (753:753:753))
        (PORT datab (811:811:811) (826:826:826))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1602:1602:1602) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (755:755:755))
        (PORT datab (267:267:267) (338:338:338))
        (PORT datac (1236:1236:1236) (1206:1206:1206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1068:1068:1068) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (828:828:828))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (734:734:734) (730:730:730))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1602:1602:1602) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datac (1245:1245:1245) (1215:1215:1215))
        (PORT datad (731:731:731) (726:726:726))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1068:1068:1068) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (399:399:399))
        (PORT datab (1023:1023:1023) (1005:1005:1005))
        (PORT datac (1277:1277:1277) (1229:1229:1229))
        (PORT datad (1025:1025:1025) (1014:1014:1014))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (312:312:312))
        (PORT datac (411:411:411) (397:397:397))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (295:295:295))
        (PORT datab (241:241:241) (277:277:277))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1564:1564:1564) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (374:374:374))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (438:438:438))
        (PORT datab (278:278:278) (314:314:314))
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1564:1564:1564) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (315:315:315))
        (PORT datac (414:414:414) (402:402:402))
        (PORT datad (267:267:267) (336:336:336))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (346:346:346))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (286:286:286))
        (PORT datab (240:240:240) (277:277:277))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1564:1564:1564) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datab (240:240:240) (277:277:277))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1564:1564:1564) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (289:289:289))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (210:210:210) (241:241:241))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1564:1564:1564) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (490:490:490))
        (PORT datab (273:273:273) (347:347:347))
        (PORT datac (240:240:240) (316:316:316))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (397:397:397))
        (PORT datab (1026:1026:1026) (1008:1008:1008))
        (PORT datac (1088:1088:1088) (1103:1103:1103))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (467:467:467))
        (PORT datab (1050:1050:1050) (1043:1043:1043))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (465:465:465) (492:492:492))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1073:1073:1073) (1073:1073:1073))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (742:742:742))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (629:629:629) (701:701:701))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (805:805:805) (828:828:828))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (489:489:489))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (508:508:508))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (491:491:491))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (384:384:384))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (504:504:504))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (486:486:486))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (514:514:514))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (371:371:371))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (511:511:511))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (790:790:790) (820:820:820))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (704:704:704))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (813:813:813) (845:845:845))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (705:705:705))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (814:814:814) (849:849:849))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (786:786:786) (821:821:821))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (809:809:809) (839:839:839))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (650:650:650) (723:723:723))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (790:790:790) (829:829:829))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (814:814:814) (846:846:846))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (702:702:702))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (1610:1610:1610) (1578:1578:1578))
        (PORT clrn (810:810:810) (793:793:793))
        (PORT ena (1537:1537:1537) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (377:377:377))
        (PORT datac (750:750:750) (785:785:785))
        (PORT datad (455:455:455) (479:479:479))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1398:1398:1398) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (1009:1009:1009) (1013:1013:1013))
        (PORT datad (454:454:454) (477:477:477))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1261:1261:1261) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (684:684:684))
        (PORT datab (472:472:472) (502:502:502))
        (PORT datac (721:721:721) (739:739:739))
        (PORT datad (238:238:238) (276:276:276))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (1595:1595:1595) (1554:1554:1554))
        (PORT clrn (810:810:810) (793:793:793))
        (PORT ena (1537:1537:1537) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (677:677:677))
        (PORT datab (307:307:307) (377:377:377))
        (PORT datac (750:750:750) (785:785:785))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1398:1398:1398) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (1051:1051:1051) (1045:1045:1045))
        (PORT datac (641:641:641) (641:641:641))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1261:1261:1261) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (323:323:323))
        (PORT datab (749:749:749) (733:733:733))
        (PORT datad (472:472:472) (493:493:493))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1222:1222:1222) (1174:1174:1174))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (810:810:810) (793:793:793))
        (PORT ena (1537:1537:1537) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (378:378:378))
        (PORT datac (750:750:750) (784:784:784))
        (PORT datad (431:431:431) (456:456:456))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1398:1398:1398) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datac (1013:1013:1013) (1019:1019:1019))
        (PORT datad (429:429:429) (454:454:454))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1261:1261:1261) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (713:713:713))
        (PORT datab (478:478:478) (510:510:510))
        (PORT datad (241:241:241) (279:279:279))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (2209:2209:2209) (2138:2138:2138))
        (PORT clrn (810:810:810) (793:793:793))
        (PORT ena (1537:1537:1537) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1346:1346:1346))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (720:720:720) (735:735:735))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1661:1661:1661) (1610:1610:1610))
        (PORT ena (900:900:900) (893:893:893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (774:774:774) (781:781:781))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (719:719:719) (734:734:734))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1661:1661:1661) (1610:1610:1610))
        (PORT ena (1322:1322:1322) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (715:715:715))
        (PORT datab (1012:1012:1012) (988:988:988))
        (PORT datad (242:242:242) (280:280:280))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (483:483:483))
        (PORT datac (750:750:750) (785:785:785))
        (PORT datad (613:613:613) (611:611:611))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1398:1398:1398) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (PORT datac (1014:1014:1014) (1020:1020:1020))
        (PORT datad (617:617:617) (615:615:615))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1261:1261:1261) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (524:524:524))
        (PORT datab (801:801:801) (818:818:818))
        (PORT datac (449:449:449) (477:477:477))
        (PORT datad (719:719:719) (732:732:732))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (1323:1323:1323) (1307:1307:1307))
        (PORT datad (727:727:727) (740:740:740))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1661:1661:1661) (1610:1610:1610))
        (PORT ena (900:900:900) (893:893:893))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (775:775:775) (783:783:783))
        (PORT datad (727:727:727) (740:740:740))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1661:1661:1661) (1610:1610:1610))
        (PORT ena (1322:1322:1322) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1017:1017:1017))
        (PORT datab (806:806:806) (824:824:824))
        (PORT datac (459:459:459) (495:495:495))
        (PORT datad (722:722:722) (734:734:734))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1096:1096:1096) (1109:1109:1109))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (691:691:691))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1009:1009:1009) (1001:1001:1001))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1013:1013:1013) (1008:1008:1008))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datac (721:721:721) (739:739:739))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (811:811:811) (826:826:826))
        (PORT datac (447:447:447) (473:473:473))
        (PORT datad (693:693:693) (689:689:689))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1602:1602:1602) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (339:339:339))
        (PORT datac (1235:1235:1235) (1204:1204:1204))
        (PORT datad (697:697:697) (693:693:693))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1068:1068:1068) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (955:955:955) (929:929:929))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1899:1899:1899) (1838:1838:1838))
        (PORT sload (1657:1657:1657) (1685:1685:1685))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (743:743:743))
        (PORT datab (1243:1243:1243) (1207:1207:1207))
        (PORT datad (240:240:240) (278:278:278))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (864:864:864))
        (PORT datac (743:743:743) (747:747:747))
        (PORT datad (1028:1028:1028) (1027:1027:1027))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (867:867:867))
        (PORT datac (738:738:738) (742:742:742))
        (PORT datad (1024:1024:1024) (1022:1022:1022))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (864:864:864))
        (PORT datac (740:740:740) (744:744:744))
        (PORT datad (1026:1026:1026) (1024:1024:1024))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (897:897:897) (894:894:894))
        (PORT datad (231:231:231) (258:258:258))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (274:274:274))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1587:1587:1587) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (822:822:822))
        (PORT datab (683:683:683) (686:686:686))
        (PORT datac (274:274:274) (346:346:346))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1398:1398:1398) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1045:1045:1045) (1036:1036:1036))
        (PORT datac (648:648:648) (653:653:653))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1261:1261:1261) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1160:1160:1160) (1107:1107:1107))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (810:810:810) (793:793:793))
        (PORT ena (1537:1537:1537) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (542:542:542))
        (PORT datab (746:746:746) (731:731:731))
        (PORT datad (237:237:237) (275:275:275))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1026:1026:1026) (1027:1027:1027))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (864:864:864))
        (PORT datac (742:742:742) (746:746:746))
        (PORT datad (1027:1027:1027) (1026:1026:1026))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1034:1034:1034))
        (PORT datab (806:806:806) (842:842:842))
        (PORT datac (1223:1223:1223) (1188:1188:1188))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (698:698:698))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1353:1353:1353) (1310:1310:1310))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (345:345:345))
        (PORT datad (645:645:645) (640:640:640))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1398:1398:1398) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (345:345:345))
        (PORT datac (1002:1002:1002) (1005:1005:1005))
        (PORT datad (644:644:644) (640:640:640))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1555:1555:1555) (1496:1496:1496))
        (PORT ena (1261:1261:1261) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (1622:1622:1622) (1561:1561:1561))
        (PORT clrn (810:810:810) (793:793:793))
        (PORT ena (1537:1537:1537) (1453:1453:1453))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (506:506:506))
        (PORT datab (666:666:666) (673:673:673))
        (PORT datad (242:242:242) (281:281:281))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (626:626:626) (695:695:695))
        (PORT clrn (1551:1551:1551) (1491:1491:1491))
        (PORT sload (1389:1389:1389) (1411:1411:1411))
        (PORT ena (851:851:851) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1029:1029:1029) (1021:1021:1021))
        (PORT datac (744:744:744) (748:748:748))
        (PORT datad (790:790:790) (824:824:824))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (622:622:622) (585:585:585))
        (PORT datad (229:229:229) (255:255:255))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2764:2764:2764) (2958:2958:2958))
        (PORT datad (1244:1244:1244) (1207:1207:1207))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1899:1899:1899) (1838:1838:1838))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (828:828:828))
        (PORT datac (757:757:757) (757:757:757))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1602:1602:1602) (1505:1505:1505))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (791:791:791))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (1242:1242:1242) (1212:1212:1212))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1275:1275:1275) (1239:1239:1239))
        (PORT ena (1068:1068:1068) (1028:1028:1028))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (1027:1027:1027) (1010:1010:1010))
        (PORT datac (926:926:926) (910:910:910))
        (PORT datad (1015:1015:1015) (1004:1004:1004))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (392:392:392))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (424:424:424))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (387:387:387))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (1088:1088:1088) (1103:1103:1103))
        (PORT datad (979:979:979) (974:974:974))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1474:1474:1474))
        (PORT datab (1003:1003:1003) (981:981:981))
        (PORT datac (906:906:906) (835:835:835))
        (PORT datad (226:226:226) (261:261:261))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (407:407:407))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (431:431:431))
        (PORT datab (463:463:463) (499:499:499))
        (PORT datac (282:282:282) (375:375:375))
        (PORT datad (277:277:277) (356:356:356))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1340:1340:1340))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (989:989:989) (985:985:985))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (387:387:387))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (1035:1035:1035) (984:984:984))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (432:432:432))
        (PORT datab (301:301:301) (392:392:392))
        (PORT datac (283:283:283) (377:377:377))
        (PORT datad (278:278:278) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (426:426:426))
        (PORT datab (461:461:461) (496:496:496))
        (PORT datac (277:277:277) (370:370:370))
        (PORT datad (273:273:273) (352:352:352))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (394:394:394))
        (PORT datab (301:301:301) (392:392:392))
        (PORT datac (284:284:284) (378:378:378))
        (PORT datad (278:278:278) (358:358:358))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1268:1268:1268))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (291:291:291) (397:397:397))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (436:436:436))
        (PORT datab (303:303:303) (394:394:394))
        (PORT datac (286:286:286) (381:381:381))
        (PORT datad (280:280:280) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1473:1473:1473))
        (PORT datad (2687:2687:2687) (2877:2877:2877))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (276:276:276) (360:360:360))
        (PORT datad (1270:1270:1270) (1231:1231:1231))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (401:401:401))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (566:566:566) (529:529:529))
        (PORT datad (227:227:227) (262:262:262))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1469:1469:1469))
        (PORT datab (1005:1005:1005) (984:984:984))
        (PORT datac (905:905:905) (834:834:834))
        (PORT datad (224:224:224) (258:258:258))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (297:297:297))
        (PORT datab (989:989:989) (931:931:931))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (1490:1490:1490) (1427:1427:1427))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1271:1271:1271))
        (PORT datab (298:298:298) (389:389:389))
        (PORT datac (275:275:275) (358:358:358))
        (PORT datad (431:431:431) (449:449:449))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (429:429:429))
        (PORT datac (280:280:280) (373:373:373))
        (PORT datad (275:275:275) (355:355:355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1477:1477:1477))
        (PORT datab (377:377:377) (369:369:369))
        (PORT datac (356:356:356) (341:341:341))
        (PORT datad (228:228:228) (263:263:263))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (432:432:432))
        (PORT datab (463:463:463) (499:499:499))
        (PORT datac (283:283:283) (377:377:377))
        (PORT datad (1270:1270:1270) (1230:1230:1230))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1474:1474:1474))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (560:560:560) (516:516:516))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (400:400:400))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (566:566:566) (530:530:530))
        (PORT datad (228:228:228) (262:262:262))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1368:1368:1368) (1354:1354:1354))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (486:486:486))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3050:3050:3050) (3238:3238:3238))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1218:1218:1218))
        (PORT datab (1027:1027:1027) (1009:1009:1009))
        (PORT datac (1308:1308:1308) (1293:1293:1293))
        (PORT datad (1517:1517:1517) (1521:1521:1521))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1685w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1261:1261:1261))
        (PORT datab (1219:1219:1219) (1249:1249:1249))
        (PORT datac (1145:1145:1145) (1174:1174:1174))
        (PORT datad (1016:1016:1016) (992:992:992))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1058:1058:1058) (1052:1052:1052))
        (PORT datad (932:932:932) (883:883:883))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|state\.SET_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1061:1061:1061) (1056:1056:1056))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (932:932:932) (884:884:884))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|state\.END)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[13\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1070:1070:1070))
        (PORT datac (1025:1025:1025) (1024:1024:1024))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1776w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1249:1249:1249))
        (PORT datab (1207:1207:1207) (1235:1235:1235))
        (PORT datac (1133:1133:1133) (1161:1161:1161))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (5576:5576:5576) (5808:5808:5808))
        (PORT datac (794:794:794) (842:842:842))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.BEGIN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (887:887:887))
        (PORT datab (5577:5577:5577) (5809:5809:5809))
        (PORT datac (267:267:267) (346:346:346))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.GET_INITIAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (506:506:506))
        (PORT datab (1082:1082:1082) (1074:1074:1074))
        (PORT datad (234:234:234) (265:265:265))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.WAIT_INITIAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (874:874:874))
        (PORT datab (5575:5575:5575) (5806:5806:5806))
        (PORT datac (1050:1050:1050) (1045:1045:1045))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.GET_FINAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (914:914:914))
        (PORT datab (1082:1082:1082) (1075:1075:1075))
        (PORT datad (246:246:246) (314:314:314))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.WAIT_FINAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (884:884:884))
        (PORT datab (5576:5576:5576) (5808:5808:5808))
        (PORT datac (1044:1044:1044) (1039:1039:1039))
        (PORT datad (425:425:425) (451:451:451))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.SET_BEGINNING)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|addr_initial\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (5610:5610:5610) (5833:5833:5833))
        (PORT datad (4059:4059:4059) (4263:4263:4263))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|addr_initial\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2435:2435:2435) (2303:2303:2303))
        (PORT datac (5603:5603:5603) (5824:5824:5824))
        (PORT datad (4450:4450:4450) (4656:4656:4656))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|addr_initial\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1140:1140:1140))
        (PORT datac (5608:5608:5608) (5831:5831:5831))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1138:1138:1138))
        (PORT datac (5607:5607:5607) (5829:5829:5829))
        (PORT datad (984:984:984) (951:951:951))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1086:1086:1086) (1041:1041:1041))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1754w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1261:1261:1261))
        (PORT datab (1219:1219:1219) (1250:1250:1250))
        (PORT datac (1146:1146:1146) (1175:1175:1175))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1086:1086:1086) (1041:1041:1041))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1715w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1258:1258:1258))
        (PORT datab (1216:1216:1216) (1246:1246:1246))
        (PORT datac (1143:1143:1143) (1171:1171:1171))
        (PORT datad (1015:1015:1015) (991:991:991))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1665w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (618:618:618))
        (PORT datab (671:671:671) (616:616:616))
        (PORT datad (634:634:634) (587:587:587))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1809w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1257:1257:1257))
        (PORT datab (1215:1215:1215) (1245:1245:1245))
        (PORT datac (1141:1141:1141) (1170:1170:1170))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1695w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1259:1259:1259))
        (PORT datab (1217:1217:1217) (1248:1248:1248))
        (PORT datac (1144:1144:1144) (1173:1173:1173))
        (PORT datad (1016:1016:1016) (992:992:992))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1665w\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (313:313:313))
        (PORT datac (230:230:230) (266:266:266))
        (PORT datad (232:232:232) (259:259:259))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1695w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1262:1262:1262))
        (PORT datab (1221:1221:1221) (1252:1252:1252))
        (PORT datac (1148:1148:1148) (1177:1177:1177))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|addr_initial\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (5638:5638:5638) (5856:5856:5856))
        (PORT datac (4068:4068:4068) (4281:4281:4281))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|addr_initial\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1141:1141:1141))
        (PORT datac (5609:5609:5609) (5832:5832:5832))
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1086:1086:1086) (1041:1041:1041))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1252:1252:1252))
        (PORT datab (1210:1210:1210) (1239:1239:1239))
        (PORT datac (1137:1137:1137) (1165:1165:1165))
        (PORT datad (1013:1013:1013) (989:989:989))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (766:766:766) (752:752:752))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1665w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1010:1010:1010))
        (PORT datab (1055:1055:1055) (1049:1049:1049))
        (PORT datac (996:996:996) (988:988:988))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1648w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (402:402:402))
        (PORT datab (427:427:427) (413:413:413))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1648w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1251:1251:1251))
        (PORT datab (1209:1209:1209) (1238:1238:1238))
        (PORT datac (1136:1136:1136) (1164:1164:1164))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|addr_initial\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (5606:5606:5606) (5828:5828:5828))
        (PORT datad (4066:4066:4066) (4275:4275:4275))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|addr_initial\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1130:1130:1130))
        (PORT datac (5596:5596:5596) (5817:5817:5817))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (787:787:787))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (514:514:514))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (498:498:498))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (527:527:527))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (548:548:548))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (495:495:495))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (515:515:515))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (514:514:514))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (522:522:522))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1725w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1247:1247:1247))
        (PORT datab (1205:1205:1205) (1233:1233:1233))
        (PORT datac (1131:1131:1131) (1159:1159:1159))
        (PORT datad (1012:1012:1012) (987:987:987))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1665w\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (309:309:309))
        (PORT datac (227:227:227) (263:263:263))
        (PORT datad (229:229:229) (256:256:256))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1820w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1250:1250:1250))
        (PORT datab (1208:1208:1208) (1237:1237:1237))
        (PORT datac (1135:1135:1135) (1162:1162:1162))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (518:518:518))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\[12\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5521:5521:5521) (5739:5739:5739))
        (PORT datab (992:992:992) (963:963:963))
        (PORT datac (1031:1031:1031) (1046:1046:1046))
        (PORT datad (1042:1042:1042) (1044:1044:1044))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1145:1145:1145))
        (PORT datab (947:947:947) (1007:1007:1007))
        (PORT datad (311:311:311) (400:400:400))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT asdata (1543:1543:1543) (1586:1586:1586))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3187:3187:3187))
        (PORT d[1] (2906:2906:2906) (2858:2858:2858))
        (PORT d[2] (3391:3391:3391) (3372:3372:3372))
        (PORT d[3] (3527:3527:3527) (3401:3401:3401))
        (PORT d[4] (2939:2939:2939) (2873:2873:2873))
        (PORT d[5] (2857:2857:2857) (2851:2851:2851))
        (PORT d[6] (3726:3726:3726) (3536:3536:3536))
        (PORT d[7] (3650:3650:3650) (3449:3449:3449))
        (PORT d[8] (3603:3603:3603) (3397:3397:3397))
        (PORT d[9] (2227:2227:2227) (2244:2244:2244))
        (PORT d[10] (3653:3653:3653) (3441:3441:3441))
        (PORT d[11] (3772:3772:3772) (3603:3603:3603))
        (PORT d[12] (3572:3572:3572) (3369:3369:3369))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3840:3840:3840))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2215:2215:2215))
        (PORT d[0] (2601:2601:2601) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2608:2608:2608))
        (PORT clk (2143:2143:2143) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3229:3229:3229))
        (PORT d[1] (2784:2784:2784) (2700:2700:2700))
        (PORT d[2] (3144:3144:3144) (3034:3034:3034))
        (PORT d[3] (3274:3274:3274) (3102:3102:3102))
        (PORT d[4] (5077:5077:5077) (5063:5063:5063))
        (PORT d[5] (4314:4314:4314) (4297:4297:4297))
        (PORT d[6] (4507:4507:4507) (4563:4563:4563))
        (PORT d[7] (2714:2714:2714) (2693:2693:2693))
        (PORT d[8] (5138:5138:5138) (5153:5153:5153))
        (PORT d[9] (3551:3551:3551) (3369:3369:3369))
        (PORT d[10] (4034:4034:4034) (4112:4112:4112))
        (PORT d[11] (4679:4679:4679) (4617:4617:4617))
        (PORT d[12] (2773:2773:2773) (2652:2652:2652))
        (PORT clk (2139:2139:2139) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3269:3269:3269))
        (PORT clk (2139:2139:2139) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2134:2134:2134))
        (PORT d[0] (3392:3392:3392) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1705w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1222:1222:1222))
        (PORT datab (1221:1221:1221) (1253:1253:1253))
        (PORT datac (1170:1170:1170) (1215:1215:1215))
        (PORT datad (1017:1017:1017) (993:993:993))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1665w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (310:310:310))
        (PORT datac (228:228:228) (264:264:264))
        (PORT datad (230:230:230) (257:257:257))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1798w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1256:1256:1256))
        (PORT datab (1214:1214:1214) (1243:1243:1243))
        (PORT datac (1140:1140:1140) (1169:1169:1169))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4214:4214:4214))
        (PORT d[1] (1711:1711:1711) (1662:1662:1662))
        (PORT d[2] (1375:1375:1375) (1325:1325:1325))
        (PORT d[3] (1318:1318:1318) (1252:1252:1252))
        (PORT d[4] (1719:1719:1719) (1656:1656:1656))
        (PORT d[5] (1542:1542:1542) (1525:1525:1525))
        (PORT d[6] (4199:4199:4199) (4070:4070:4070))
        (PORT d[7] (1348:1348:1348) (1303:1303:1303))
        (PORT d[8] (2307:2307:2307) (2238:2238:2238))
        (PORT d[9] (3263:3263:3263) (3282:3282:3282))
        (PORT d[10] (1359:1359:1359) (1308:1308:1308))
        (PORT d[11] (2613:2613:2613) (2503:2503:2503))
        (PORT d[12] (1304:1304:1304) (1252:1252:1252))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4076:4076:4076))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (2389:2389:2389) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3750:3750:3750))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5121:5121:5121) (5101:5101:5101))
        (PORT d[1] (1970:1970:1970) (1917:1917:1917))
        (PORT d[2] (3537:3537:3537) (3406:3406:3406))
        (PORT d[3] (3882:3882:3882) (3758:3758:3758))
        (PORT d[4] (1466:1466:1466) (1468:1468:1468))
        (PORT d[5] (3156:3156:3156) (3075:3075:3075))
        (PORT d[6] (1700:1700:1700) (1683:1683:1683))
        (PORT d[7] (2014:2014:2014) (1959:1959:1959))
        (PORT d[8] (4149:4149:4149) (4043:4043:4043))
        (PORT d[9] (2218:2218:2218) (2144:2144:2144))
        (PORT d[10] (3503:3503:3503) (3388:3388:3388))
        (PORT d[11] (1219:1219:1219) (1244:1244:1244))
        (PORT d[12] (2719:2719:2719) (2669:2669:2669))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1455:1455:1455))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (2077:2077:2077) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3486:3486:3486) (3342:3342:3342))
        (PORT datab (1700:1700:1700) (1671:1671:1671))
        (PORT datac (314:314:314) (417:417:417))
        (PORT datad (646:646:646) (607:607:607))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3657:3657:3657))
        (PORT d[1] (3619:3619:3619) (3579:3579:3579))
        (PORT d[2] (2936:2936:2936) (2897:2897:2897))
        (PORT d[3] (2874:2874:2874) (2739:2739:2739))
        (PORT d[4] (3063:3063:3063) (3033:3033:3033))
        (PORT d[5] (2537:2537:2537) (2520:2520:2520))
        (PORT d[6] (2666:2666:2666) (2638:2638:2638))
        (PORT d[7] (3202:3202:3202) (3073:3073:3073))
        (PORT d[8] (2904:2904:2904) (2797:2797:2797))
        (PORT d[9] (2903:2903:2903) (2933:2933:2933))
        (PORT d[10] (3104:3104:3104) (2947:2947:2947))
        (PORT d[11] (3884:3884:3884) (3828:3828:3828))
        (PORT d[12] (3409:3409:3409) (3349:3349:3349))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3176:3176:3176))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT d[0] (3615:3615:3615) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2171:2171:2171))
        (PORT clk (2152:2152:2152) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2627:2627:2627))
        (PORT d[1] (3459:3459:3459) (3361:3361:3361))
        (PORT d[2] (2679:2679:2679) (2591:2591:2591))
        (PORT d[3] (2511:2511:2511) (2393:2393:2393))
        (PORT d[4] (2127:2127:2127) (2102:2102:2102))
        (PORT d[5] (3656:3656:3656) (3624:3624:3624))
        (PORT d[6] (4578:4578:4578) (4678:4678:4678))
        (PORT d[7] (2344:2344:2344) (2287:2287:2287))
        (PORT d[8] (4800:4800:4800) (4826:4826:4826))
        (PORT d[9] (3410:3410:3410) (3284:3284:3284))
        (PORT d[10] (4014:4014:4014) (4079:4079:4079))
        (PORT d[11] (4603:4603:4603) (4526:4526:4526))
        (PORT d[12] (2534:2534:2534) (2448:2448:2448))
        (PORT clk (2148:2148:2148) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2414:2414:2414))
        (PORT clk (2148:2148:2148) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2142:2142:2142))
        (PORT d[0] (2998:2998:2998) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1355:1355:1355))
        (PORT d[1] (1691:1691:1691) (1643:1643:1643))
        (PORT d[2] (1325:1325:1325) (1273:1273:1273))
        (PORT d[3] (3369:3369:3369) (3255:3255:3255))
        (PORT d[4] (1374:1374:1374) (1314:1314:1314))
        (PORT d[5] (1473:1473:1473) (1450:1450:1450))
        (PORT d[6] (1650:1650:1650) (1575:1575:1575))
        (PORT d[7] (2008:2008:2008) (1945:1945:1945))
        (PORT d[8] (2303:2303:2303) (2238:2238:2238))
        (PORT d[9] (2924:2924:2924) (2952:2952:2952))
        (PORT d[10] (2042:2042:2042) (1977:1977:1977))
        (PORT d[11] (2278:2278:2278) (2178:2178:2178))
        (PORT d[12] (1341:1341:1341) (1289:1289:1289))
        (PORT clk (2267:2267:2267) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2405:2405:2405))
        (PORT clk (2267:2267:2267) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (PORT d[0] (2132:2132:2132) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (4038:4038:4038))
        (PORT clk (2224:2224:2224) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5139:5139:5139) (5115:5115:5115))
        (PORT d[1] (3253:3253:3253) (3143:3143:3143))
        (PORT d[2] (1679:1679:1679) (1629:1629:1629))
        (PORT d[3] (4230:4230:4230) (4096:4096:4096))
        (PORT d[4] (1449:1449:1449) (1450:1450:1450))
        (PORT d[5] (3243:3243:3243) (3158:3158:3158))
        (PORT d[6] (1395:1395:1395) (1387:1387:1387))
        (PORT d[7] (1960:1960:1960) (1906:1906:1906))
        (PORT d[8] (4494:4494:4494) (4382:4382:4382))
        (PORT d[9] (1580:1580:1580) (1537:1537:1537))
        (PORT d[10] (1684:1684:1684) (1642:1642:1642))
        (PORT d[11] (1196:1196:1196) (1219:1219:1219))
        (PORT d[12] (1392:1392:1392) (1384:1384:1384))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1210:1210:1210))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2213:2213:2213))
        (PORT d[0] (2139:2139:2139) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1614:1614:1614))
        (PORT datab (762:762:762) (729:729:729))
        (PORT datac (2511:2511:2511) (2385:2385:2385))
        (PORT datad (695:695:695) (650:650:650))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3192:3192:3192))
        (PORT d[1] (3764:3764:3764) (3660:3660:3660))
        (PORT d[2] (3655:3655:3655) (3603:3603:3603))
        (PORT d[3] (3371:3371:3371) (3304:3304:3304))
        (PORT d[4] (2137:2137:2137) (2104:2104:2104))
        (PORT d[5] (2788:2788:2788) (2764:2764:2764))
        (PORT d[6] (3014:3014:3014) (2877:2877:2877))
        (PORT d[7] (3607:3607:3607) (3400:3400:3400))
        (PORT d[8] (2751:2751:2751) (2733:2733:2733))
        (PORT d[9] (3437:3437:3437) (3426:3426:3426))
        (PORT d[10] (2964:2964:2964) (2790:2790:2790))
        (PORT d[11] (3985:3985:3985) (3907:3907:3907))
        (PORT d[12] (4105:4105:4105) (3926:3926:3926))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3531:3531:3531))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (PORT d[0] (3947:3947:3947) (3792:3792:3792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3376:3376:3376))
        (PORT clk (2185:2185:2185) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3401:3401:3401))
        (PORT d[1] (4946:4946:4946) (4699:4699:4699))
        (PORT d[2] (4539:4539:4539) (4307:4307:4307))
        (PORT d[3] (4738:4738:4738) (4591:4591:4591))
        (PORT d[4] (4300:4300:4300) (4281:4281:4281))
        (PORT d[5] (3598:3598:3598) (3522:3522:3522))
        (PORT d[6] (4462:4462:4462) (4464:4464:4464))
        (PORT d[7] (3410:3410:3410) (3362:3362:3362))
        (PORT d[8] (3870:3870:3870) (3806:3806:3806))
        (PORT d[9] (3917:3917:3917) (3825:3825:3825))
        (PORT d[10] (4550:4550:4550) (4307:4307:4307))
        (PORT d[11] (5730:5730:5730) (5688:5688:5688))
        (PORT d[12] (3989:3989:3989) (3822:3822:3822))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2380:2380:2380))
        (PORT clk (2181:2181:2181) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2174:2174:2174))
        (PORT d[0] (2872:2872:2872) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3471:3471:3471))
        (PORT d[1] (4042:4042:4042) (3923:3923:3923))
        (PORT d[2] (3694:3694:3694) (3640:3640:3640))
        (PORT d[3] (3371:3371:3371) (3302:3302:3302))
        (PORT d[4] (3318:3318:3318) (3227:3227:3227))
        (PORT d[5] (2578:2578:2578) (2558:2558:2558))
        (PORT d[6] (3047:3047:3047) (2910:2910:2910))
        (PORT d[7] (3621:3621:3621) (3417:3417:3417))
        (PORT d[8] (3071:3071:3071) (3037:3037:3037))
        (PORT d[9] (3482:3482:3482) (3467:3467:3467))
        (PORT d[10] (2971:2971:2971) (2797:2797:2797))
        (PORT d[11] (3986:3986:3986) (3909:3909:3909))
        (PORT d[12] (4047:4047:4047) (3869:3869:3869))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3569:3569:3569))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (4656:4656:4656) (4625:4625:4625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3308:3308:3308))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3415:3415:3415))
        (PORT d[1] (5458:5458:5458) (5182:5182:5182))
        (PORT d[2] (4565:4565:4565) (4334:4334:4334))
        (PORT d[3] (4738:4738:4738) (4591:4591:4591))
        (PORT d[4] (4285:4285:4285) (4271:4271:4271))
        (PORT d[5] (3909:3909:3909) (3828:3828:3828))
        (PORT d[6] (4108:4108:4108) (4142:4142:4142))
        (PORT d[7] (3984:3984:3984) (3889:3889:3889))
        (PORT d[8] (3871:3871:3871) (3807:3807:3807))
        (PORT d[9] (3916:3916:3916) (3826:3826:3826))
        (PORT d[10] (4608:4608:4608) (4364:4364:4364))
        (PORT d[11] (5438:5438:5438) (5426:5426:5426))
        (PORT d[12] (3997:3997:3997) (3831:3831:3831))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (3906:3906:3906))
        (PORT clk (2184:2184:2184) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2178:2178:2178))
        (PORT d[0] (3146:3146:3146) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (3481:3481:3481))
        (PORT d[1] (4321:4321:4321) (4186:4186:4186))
        (PORT d[2] (3702:3702:3702) (3648:3648:3648))
        (PORT d[3] (3685:3685:3685) (3609:3609:3609))
        (PORT d[4] (2417:2417:2417) (2371:2371:2371))
        (PORT d[5] (3123:3123:3123) (3089:3089:3089))
        (PORT d[6] (3332:3332:3332) (3183:3183:3183))
        (PORT d[7] (3931:3931:3931) (3714:3714:3714))
        (PORT d[8] (3067:3067:3067) (3033:3033:3033))
        (PORT d[9] (1475:1475:1475) (1479:1479:1479))
        (PORT d[10] (2323:2323:2323) (2172:2172:2172))
        (PORT d[11] (3410:3410:3410) (3361:3361:3361))
        (PORT d[12] (4048:4048:4048) (3867:3867:3867))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3555:3555:3555))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (3354:3354:3354) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3884:3884:3884))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3424:3424:3424))
        (PORT d[1] (5447:5447:5447) (5169:5169:5169))
        (PORT d[2] (4889:4889:4889) (4644:4644:4644))
        (PORT d[3] (5082:5082:5082) (4925:4925:4925))
        (PORT d[4] (4300:4300:4300) (4281:4281:4281))
        (PORT d[5] (3951:3951:3951) (3870:3870:3870))
        (PORT d[6] (4438:4438:4438) (4460:4460:4460))
        (PORT d[7] (3438:3438:3438) (3414:3414:3414))
        (PORT d[8] (4182:4182:4182) (4117:4117:4117))
        (PORT d[9] (4221:4221:4221) (4123:4123:4123))
        (PORT d[10] (4887:4887:4887) (4634:4634:4634))
        (PORT d[11] (5762:5762:5762) (5738:5738:5738))
        (PORT d[12] (4499:4499:4499) (4277:4277:4277))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2081:2081:2081))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (PORT d[0] (4231:4231:4231) (4056:4056:4056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1097:1097:1097))
        (PORT datab (1855:1855:1855) (1791:1791:1791))
        (PORT datac (858:858:858) (775:775:775))
        (PORT datad (1238:1238:1238) (1180:1180:1180))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1675w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1247:1247:1247))
        (PORT datab (1204:1204:1204) (1232:1232:1232))
        (PORT datac (1130:1130:1130) (1158:1158:1158))
        (PORT datad (1011:1011:1011) (987:987:987))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1665w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (617:617:617))
        (PORT datab (670:670:670) (615:615:615))
        (PORT datad (633:633:633) (586:586:586))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1765w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1254:1254:1254))
        (PORT datab (1211:1211:1211) (1240:1240:1240))
        (PORT datac (1138:1138:1138) (1166:1166:1166))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2519:2519:2519))
        (PORT d[1] (4347:4347:4347) (4216:4216:4216))
        (PORT d[2] (4027:4027:4027) (3959:3959:3959))
        (PORT d[3] (3719:3719:3719) (3642:3642:3642))
        (PORT d[4] (2368:2368:2368) (2305:2305:2305))
        (PORT d[5] (3458:3458:3458) (3404:3404:3404))
        (PORT d[6] (3369:3369:3369) (3215:3215:3215))
        (PORT d[7] (3953:3953:3953) (3736:3736:3736))
        (PORT d[8] (5889:5889:5889) (5622:5622:5622))
        (PORT d[9] (1456:1456:1456) (1459:1459:1459))
        (PORT d[10] (2053:2053:2053) (1909:1909:1909))
        (PORT d[11] (3696:3696:3696) (3630:3630:3630))
        (PORT d[12] (3769:3769:3769) (3597:3597:3597))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3282:3282:3282))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (PORT d[0] (4069:4069:4069) (3935:3935:3935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3352:3352:3352))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3049:3049:3049) (3028:3028:3028))
        (PORT d[1] (5763:5763:5763) (5473:5473:5473))
        (PORT d[2] (4898:4898:4898) (4656:4656:4656))
        (PORT d[3] (5063:5063:5063) (4908:4908:4908))
        (PORT d[4] (4331:4331:4331) (4306:4306:4306))
        (PORT d[5] (4241:4241:4241) (4157:4157:4157))
        (PORT d[6] (4437:4437:4437) (4456:4456:4456))
        (PORT d[7] (4272:4272:4272) (4167:4167:4167))
        (PORT d[8] (4183:4183:4183) (4109:4109:4109))
        (PORT d[9] (4230:4230:4230) (4123:4123:4123))
        (PORT d[10] (4953:4953:4953) (4700:4700:4700))
        (PORT d[11] (6098:6098:6098) (6054:6054:6054))
        (PORT d[12] (4624:4624:4624) (4430:4430:4430))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2427:2427:2427))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT d[0] (2753:2753:2753) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1145:1145:1145))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1147:1147:1147) (1046:1046:1046))
        (PORT datad (1879:1879:1879) (1807:1807:1807))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (737:737:737))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (913:913:913))
        (PORT datab (1840:1840:1840) (1708:1708:1708))
        (PORT datad (301:301:301) (381:381:381))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4785:4785:4785) (4749:4749:4749))
        (PORT d[1] (4658:4658:4658) (4614:4614:4614))
        (PORT d[2] (4224:4224:4224) (4139:4139:4139))
        (PORT d[3] (4411:4411:4411) (4230:4230:4230))
        (PORT d[4] (3857:3857:3857) (3843:3843:3843))
        (PORT d[5] (4136:4136:4136) (4071:4071:4071))
        (PORT d[6] (1428:1428:1428) (1402:1402:1402))
        (PORT d[7] (5114:5114:5114) (4817:4817:4817))
        (PORT d[8] (4970:4970:4970) (4683:4683:4683))
        (PORT d[9] (2643:2643:2643) (2713:2713:2713))
        (PORT d[10] (1968:1968:1968) (1910:1910:1910))
        (PORT d[11] (4677:4677:4677) (4657:4657:4657))
        (PORT d[12] (4135:4135:4135) (3985:3985:3985))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3601:3601:3601))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (4642:4642:4642) (4462:4462:4462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3507:3507:3507))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3711:3711:3711))
        (PORT d[1] (6021:6021:6021) (5675:5675:5675))
        (PORT d[2] (4572:4572:4572) (4440:4440:4440))
        (PORT d[3] (4951:4951:4951) (4623:4623:4623))
        (PORT d[4] (4408:4408:4408) (4274:4274:4274))
        (PORT d[5] (5061:5061:5061) (5018:5018:5018))
        (PORT d[6] (3370:3370:3370) (3338:3338:3338))
        (PORT d[7] (5377:5377:5377) (5095:5095:5095))
        (PORT d[8] (3535:3535:3535) (3464:3464:3464))
        (PORT d[9] (3680:3680:3680) (3560:3560:3560))
        (PORT d[10] (2769:2769:2769) (2745:2745:2745))
        (PORT d[11] (4880:4880:4880) (4760:4760:4760))
        (PORT d[12] (3457:3457:3457) (3243:3243:3243))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3209:3209:3209))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (5407:5407:5407) (5028:5028:5028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4625:4625:4625))
        (PORT d[1] (3609:3609:3609) (3555:3555:3555))
        (PORT d[2] (2876:2876:2876) (2793:2793:2793))
        (PORT d[3] (3781:3781:3781) (3607:3607:3607))
        (PORT d[4] (3861:3861:3861) (3838:3838:3838))
        (PORT d[5] (3494:3494:3494) (3455:3455:3455))
        (PORT d[6] (4395:4395:4395) (4328:4328:4328))
        (PORT d[7] (4091:4091:4091) (3910:3910:3910))
        (PORT d[8] (3927:3927:3927) (3905:3905:3905))
        (PORT d[9] (2580:2580:2580) (2640:2640:2640))
        (PORT d[10] (4319:4319:4319) (4102:4102:4102))
        (PORT d[11] (3497:3497:3497) (3459:3459:3459))
        (PORT d[12] (1981:1981:1981) (1961:1961:1961))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4735:4735:4735) (4647:4647:4647))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2822:2822:2822) (2744:2744:2744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3460:3460:3460))
        (PORT clk (2220:2220:2220) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1464:1464:1464))
        (PORT d[1] (4837:4837:4837) (4651:4651:4651))
        (PORT d[2] (3372:3372:3372) (3216:3216:3216))
        (PORT d[3] (3359:3359:3359) (3194:3194:3194))
        (PORT d[4] (2687:2687:2687) (2542:2542:2542))
        (PORT d[5] (2252:2252:2252) (2165:2165:2165))
        (PORT d[6] (3243:3243:3243) (3175:3175:3175))
        (PORT d[7] (4429:4429:4429) (4250:4250:4250))
        (PORT d[8] (1474:1474:1474) (1393:1393:1393))
        (PORT d[9] (5135:5135:5135) (4999:4999:4999))
        (PORT d[10] (4042:4042:4042) (3996:3996:3996))
        (PORT d[11] (3889:3889:3889) (3794:3794:3794))
        (PORT d[12] (1564:1564:1564) (1485:1485:1485))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2215:2215:2215))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (PORT d[0] (2934:2934:2934) (2779:2779:2779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3837:3837:3837))
        (PORT d[1] (3965:3965:3965) (3899:3899:3899))
        (PORT d[2] (3212:3212:3212) (3115:3115:3115))
        (PORT d[3] (3782:3782:3782) (3595:3595:3595))
        (PORT d[4] (4229:4229:4229) (4204:4204:4204))
        (PORT d[5] (3780:3780:3780) (3728:3728:3728))
        (PORT d[6] (4718:4718:4718) (4637:4637:4637))
        (PORT d[7] (4440:4440:4440) (4251:4251:4251))
        (PORT d[8] (3631:3631:3631) (3622:3622:3622))
        (PORT d[9] (2593:2593:2593) (2653:2653:2653))
        (PORT d[10] (4592:4592:4592) (4367:4367:4367))
        (PORT d[11] (3834:3834:3834) (3788:3788:3788))
        (PORT d[12] (1471:1471:1471) (1439:1439:1439))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3234:3234:3234))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2006:2006:2006) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3439:3439:3439))
        (PORT clk (2233:2233:2233) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (1998:1998:1998))
        (PORT d[1] (4490:4490:4490) (4312:4312:4312))
        (PORT d[2] (3401:3401:3401) (3245:3245:3245))
        (PORT d[3] (4951:4951:4951) (4723:4723:4723))
        (PORT d[4] (1828:1828:1828) (1738:1738:1738))
        (PORT d[5] (1882:1882:1882) (1798:1798:1798))
        (PORT d[6] (2694:2694:2694) (2676:2676:2676))
        (PORT d[7] (4468:4468:4468) (4288:4288:4288))
        (PORT d[8] (1817:1817:1817) (1738:1738:1738))
        (PORT d[9] (4696:4696:4696) (4509:4509:4509))
        (PORT d[10] (3726:3726:3726) (3694:3694:3694))
        (PORT d[11] (3570:3570:3570) (3479:3479:3479))
        (PORT d[12] (1850:1850:1850) (1764:1764:1764))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3366:3366:3366))
        (PORT clk (2229:2229:2229) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2223:2223:2223))
        (PORT d[0] (2273:2273:2273) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2102:2102:2102))
        (PORT datab (1619:1619:1619) (1496:1496:1496))
        (PORT datac (1802:1802:1802) (1692:1692:1692))
        (PORT datad (1712:1712:1712) (1689:1689:1689))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (3776:3776:3776))
        (PORT d[1] (1626:1626:1626) (1579:1579:1579))
        (PORT d[2] (2900:2900:2900) (2845:2845:2845))
        (PORT d[3] (2983:2983:2983) (2888:2888:2888))
        (PORT d[4] (4180:4180:4180) (4152:4152:4152))
        (PORT d[5] (3153:3153:3153) (3112:3112:3112))
        (PORT d[6] (3402:3402:3402) (3367:3367:3367))
        (PORT d[7] (1692:1692:1692) (1641:1641:1641))
        (PORT d[8] (1638:1638:1638) (1582:1582:1582))
        (PORT d[9] (2558:2558:2558) (2590:2590:2590))
        (PORT d[10] (2256:2256:2256) (2165:2165:2165))
        (PORT d[11] (1764:1764:1764) (1714:1714:1714))
        (PORT d[12] (1661:1661:1661) (1595:1595:1595))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2084:2084:2084))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (2145:2145:2145) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (831:831:831) (846:846:846))
        (PORT clk (2212:2212:2212) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2248:2248:2248))
        (PORT d[1] (1301:1301:1301) (1262:1262:1262))
        (PORT d[2] (1355:1355:1355) (1311:1311:1311))
        (PORT d[3] (1307:1307:1307) (1277:1277:1277))
        (PORT d[4] (1484:1484:1484) (1482:1482:1482))
        (PORT d[5] (3582:3582:3582) (3527:3527:3527))
        (PORT d[6] (2311:2311:2311) (2267:2267:2267))
        (PORT d[7] (836:836:836) (854:854:854))
        (PORT d[8] (4835:4835:4835) (4714:4714:4714))
        (PORT d[9] (1948:1948:1948) (1892:1892:1892))
        (PORT d[10] (811:811:811) (838:838:838))
        (PORT d[11] (826:826:826) (855:855:855))
        (PORT d[12] (2075:2075:2075) (2046:2046:2046))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1234:1234:1234))
        (PORT clk (2208:2208:2208) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (PORT d[0] (1836:1836:1836) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2786:2786:2786) (2559:2559:2559))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (976:976:976) (921:921:921))
        (PORT datad (2063:2063:2063) (2055:2055:2055))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4632:4632:4632))
        (PORT d[1] (4401:4401:4401) (4373:4373:4373))
        (PORT d[2] (3912:3912:3912) (3826:3826:3826))
        (PORT d[3] (3509:3509:3509) (3408:3408:3408))
        (PORT d[4] (3869:3869:3869) (3905:3905:3905))
        (PORT d[5] (4314:4314:4314) (4343:4343:4343))
        (PORT d[6] (1727:1727:1727) (1693:1693:1693))
        (PORT d[7] (3471:3471:3471) (3455:3455:3455))
        (PORT d[8] (2740:2740:2740) (2724:2724:2724))
        (PORT d[9] (2641:2641:2641) (2709:2709:2709))
        (PORT d[10] (2362:2362:2362) (2299:2299:2299))
        (PORT d[11] (5082:5082:5082) (5034:5034:5034))
        (PORT d[12] (5044:5044:5044) (4859:4859:4859))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3236:3236:3236))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (PORT d[0] (3407:3407:3407) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2866:2866:2866))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3324:3324:3324))
        (PORT d[1] (5308:5308:5308) (4979:4979:4979))
        (PORT d[2] (3578:3578:3578) (3477:3477:3477))
        (PORT d[3] (4537:4537:4537) (4340:4340:4340))
        (PORT d[4] (3367:3367:3367) (3260:3260:3260))
        (PORT d[5] (4369:4369:4369) (4347:4347:4347))
        (PORT d[6] (2638:2638:2638) (2608:2608:2608))
        (PORT d[7] (5041:5041:5041) (4758:4758:4758))
        (PORT d[8] (3402:3402:3402) (3298:3298:3298))
        (PORT d[9] (3999:3999:3999) (3863:3863:3863))
        (PORT d[10] (2856:2856:2856) (2856:2856:2856))
        (PORT d[11] (4217:4217:4217) (4128:4128:4128))
        (PORT d[12] (4098:4098:4098) (3865:3865:3865))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4146:4146:4146))
        (PORT clk (2194:2194:2194) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (3475:3475:3475) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4172:4172:4172))
        (PORT d[1] (3960:3960:3960) (3922:3922:3922))
        (PORT d[2] (2911:2911:2911) (2833:2833:2833))
        (PORT d[3] (1329:1329:1329) (1273:1273:1273))
        (PORT d[4] (2051:2051:2051) (1974:1974:1974))
        (PORT d[5] (1858:1858:1858) (1830:1830:1830))
        (PORT d[6] (3847:3847:3847) (3728:3728:3728))
        (PORT d[7] (1379:1379:1379) (1337:1337:1337))
        (PORT d[8] (2687:2687:2687) (2624:2624:2624))
        (PORT d[9] (1587:1587:1587) (1485:1485:1485))
        (PORT d[10] (1348:1348:1348) (1302:1302:1302))
        (PORT d[11] (4478:4478:4478) (4434:4434:4434))
        (PORT d[12] (1325:1325:1325) (1274:1274:1274))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (3752:3752:3752))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT d[0] (2448:2448:2448) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1443:1443:1443))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4826:4826:4826) (4814:4814:4814))
        (PORT d[1] (2011:2011:2011) (1957:1957:1957))
        (PORT d[2] (3231:3231:3231) (3117:3117:3117))
        (PORT d[3] (3894:3894:3894) (3770:3770:3770))
        (PORT d[4] (4905:4905:4905) (4805:4805:4805))
        (PORT d[5] (2877:2877:2877) (2807:2807:2807))
        (PORT d[6] (2002:2002:2002) (1967:1967:1967))
        (PORT d[7] (3783:3783:3783) (3627:3627:3627))
        (PORT d[8] (4436:4436:4436) (4322:4322:4322))
        (PORT d[9] (1909:1909:1909) (1854:1854:1854))
        (PORT d[10] (3229:3229:3229) (3128:3128:3128))
        (PORT d[11] (1563:1563:1563) (1573:1573:1573))
        (PORT d[12] (2710:2710:2710) (2658:2658:2658))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1547:1547:1547))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT d[0] (3551:3551:3551) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1740:1740:1740))
        (PORT datab (1704:1704:1704) (1675:1675:1675))
        (PORT datac (311:311:311) (414:414:414))
        (PORT datad (954:954:954) (896:896:896))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5043:5043:5043))
        (PORT d[1] (4748:4748:4748) (4727:4727:4727))
        (PORT d[2] (4264:4264:4264) (4170:4170:4170))
        (PORT d[3] (5051:5051:5051) (4843:4843:4843))
        (PORT d[4] (3536:3536:3536) (3554:3554:3554))
        (PORT d[5] (4439:4439:4439) (4360:4360:4360))
        (PORT d[6] (1333:1333:1333) (1304:1304:1304))
        (PORT d[7] (5756:5756:5756) (5446:5446:5446))
        (PORT d[8] (3378:3378:3378) (3335:3335:3335))
        (PORT d[9] (2929:2929:2929) (2982:2982:2982))
        (PORT d[10] (1929:1929:1929) (1856:1856:1856))
        (PORT d[11] (5454:5454:5454) (5395:5395:5395))
        (PORT d[12] (4466:4466:4466) (4305:4305:4305))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (2876:2876:2876))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (PORT d[0] (4082:4082:4082) (3766:3766:3766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3205:3205:3205))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3697:3697:3697))
        (PORT d[1] (5659:5659:5659) (5319:5319:5319))
        (PORT d[2] (4204:4204:4204) (4076:4076:4076))
        (PORT d[3] (4860:4860:4860) (4663:4663:4663))
        (PORT d[4] (4059:4059:4059) (3932:3932:3932))
        (PORT d[5] (4697:4697:4697) (4666:4666:4666))
        (PORT d[6] (3264:3264:3264) (3181:3181:3181))
        (PORT d[7] (5043:5043:5043) (4772:4772:4772))
        (PORT d[8] (3484:3484:3484) (3429:3429:3429))
        (PORT d[9] (3693:3693:3693) (3572:3572:3572))
        (PORT d[10] (2167:2167:2167) (2168:2168:2168))
        (PORT d[11] (4524:4524:4524) (4414:4414:4414))
        (PORT d[12] (3435:3435:3435) (3224:3224:3224))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2739:2739:2739))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2201:2201:2201))
        (PORT d[0] (3952:3952:3952) (3713:3713:3713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4195:4195:4195))
        (PORT d[1] (4004:4004:4004) (3964:3964:3964))
        (PORT d[2] (2885:2885:2885) (2807:2807:2807))
        (PORT d[3] (1662:1662:1662) (1594:1594:1594))
        (PORT d[4] (1718:1718:1718) (1660:1660:1660))
        (PORT d[5] (1890:1890:1890) (1861:1861:1861))
        (PORT d[6] (3853:3853:3853) (3734:3734:3734))
        (PORT d[7] (1380:1380:1380) (1338:1338:1338))
        (PORT d[8] (2680:2680:2680) (2616:2616:2616))
        (PORT d[9] (1363:1363:1363) (1317:1317:1317))
        (PORT d[10] (1381:1381:1381) (1334:1334:1334))
        (PORT d[11] (4445:4445:4445) (4403:4403:4403))
        (PORT d[12] (1692:1692:1692) (1633:1633:1633))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (3785:3785:3785))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT d[0] (3754:3754:3754) (3769:3769:3769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1451:1451:1451))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4788:4788:4788))
        (PORT d[1] (2023:2023:2023) (1980:1980:1980))
        (PORT d[2] (3224:3224:3224) (3108:3108:3108))
        (PORT d[3] (3887:3887:3887) (3762:3762:3762))
        (PORT d[4] (4578:4578:4578) (4490:4490:4490))
        (PORT d[5] (2879:2879:2879) (2818:2818:2818))
        (PORT d[6] (2036:2036:2036) (2000:2000:2000))
        (PORT d[7] (2612:2612:2612) (2534:2534:2534))
        (PORT d[8] (3782:3782:3782) (3675:3675:3675))
        (PORT d[9] (1929:1929:1929) (1879:1879:1879))
        (PORT d[10] (3196:3196:3196) (3096:3096:3096))
        (PORT d[11] (2982:2982:2982) (2900:2900:2900))
        (PORT d[12] (2070:2070:2070) (2033:2033:2033))
        (PORT clk (2205:2205:2205) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1754:1754:1754))
        (PORT clk (2205:2205:2205) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (PORT d[0] (2094:2094:2094) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1914:1914:1914) (1820:1820:1820))
        (PORT datac (314:314:314) (418:418:418))
        (PORT datad (1028:1028:1028) (969:969:969))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (396:396:396))
        (PORT datab (972:972:972) (937:937:937))
        (PORT datad (300:300:300) (380:380:380))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4625:4625:4625))
        (PORT d[1] (3612:3612:3612) (3556:3556:3556))
        (PORT d[2] (2915:2915:2915) (2828:2828:2828))
        (PORT d[3] (4070:4070:4070) (3863:3863:3863))
        (PORT d[4] (3490:3490:3490) (3472:3472:3472))
        (PORT d[5] (3407:3407:3407) (3357:3357:3357))
        (PORT d[6] (4062:4062:4062) (4005:4005:4005))
        (PORT d[7] (3770:3770:3770) (3602:3602:3602))
        (PORT d[8] (4220:4220:4220) (3995:3995:3995))
        (PORT d[9] (2600:2600:2600) (2660:2660:2660))
        (PORT d[10] (3948:3948:3948) (3734:3734:3734))
        (PORT d[11] (3209:3209:3209) (3173:3173:3173))
        (PORT d[12] (3042:3042:3042) (2961:2961:2961))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4659:4659:4659))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (2648:2648:2648) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1516:1516:1516))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1747:1747:1747))
        (PORT d[1] (4613:4613:4613) (4440:4440:4440))
        (PORT d[2] (3063:3063:3063) (2906:2906:2906))
        (PORT d[3] (3023:3023:3023) (2871:2871:2871))
        (PORT d[4] (4241:4241:4241) (4203:4203:4203))
        (PORT d[5] (2616:2616:2616) (2518:2518:2518))
        (PORT d[6] (5921:5921:5921) (5972:5972:5972))
        (PORT d[7] (4118:4118:4118) (3952:3952:3952))
        (PORT d[8] (1830:1830:1830) (1753:1753:1753))
        (PORT d[9] (4491:4491:4491) (4384:4384:4384))
        (PORT d[10] (3525:3525:3525) (3541:3541:3541))
        (PORT d[11] (4189:4189:4189) (4078:4078:4078))
        (PORT d[12] (1877:1877:1877) (1797:1797:1797))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2649:2649:2649))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (4390:4390:4390) (4112:4112:4112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4302:4302:4302))
        (PORT d[1] (3276:3276:3276) (3232:3232:3232))
        (PORT d[2] (2924:2924:2924) (2827:2827:2827))
        (PORT d[3] (4060:4060:4060) (3865:3865:3865))
        (PORT d[4] (3514:3514:3514) (3496:3496:3496))
        (PORT d[5] (3101:3101:3101) (3065:3065:3065))
        (PORT d[6] (4061:4061:4061) (4004:4004:4004))
        (PORT d[7] (3763:3763:3763) (3593:3593:3593))
        (PORT d[8] (3947:3947:3947) (3737:3737:3737))
        (PORT d[9] (3912:3912:3912) (3949:3949:3949))
        (PORT d[10] (3960:3960:3960) (3752:3752:3752))
        (PORT d[11] (3183:3183:3183) (3148:3148:3148))
        (PORT d[12] (3028:3028:3028) (2945:2945:2945))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4361:4361:4361))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (4924:4924:4924) (4731:4731:4731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1859:1859:1859))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1748:1748:1748))
        (PORT d[1] (4850:4850:4850) (4659:4659:4659))
        (PORT d[2] (3038:3038:3038) (2893:2893:2893))
        (PORT d[3] (2997:2997:2997) (2844:2844:2844))
        (PORT d[4] (5429:5429:5429) (5341:5341:5341))
        (PORT d[5] (2584:2584:2584) (2488:2488:2488))
        (PORT d[6] (5881:5881:5881) (5934:5934:5934))
        (PORT d[7] (4117:4117:4117) (3952:3952:3952))
        (PORT d[8] (1831:1831:1831) (1754:1754:1754))
        (PORT d[9] (4484:4484:4484) (4361:4361:4361))
        (PORT d[10] (4550:4550:4550) (4563:4563:4563))
        (PORT d[11] (4249:4249:4249) (4166:4166:4166))
        (PORT d[12] (1904:1904:1904) (1822:1822:1822))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4294:4294:4294))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (5294:5294:5294) (4971:4971:4971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3698:3698:3698))
        (PORT d[1] (3238:3238:3238) (3195:3195:3195))
        (PORT d[2] (2550:2550:2550) (2483:2483:2483))
        (PORT d[3] (3252:3252:3252) (3178:3178:3178))
        (PORT d[4] (4315:4315:4315) (4396:4396:4396))
        (PORT d[5] (3998:3998:3998) (4034:4034:4034))
        (PORT d[6] (2775:2775:2775) (2766:2766:2766))
        (PORT d[7] (2754:2754:2754) (2719:2719:2719))
        (PORT d[8] (2210:2210:2210) (2223:2223:2223))
        (PORT d[9] (2231:2231:2231) (2278:2278:2278))
        (PORT d[10] (3029:3029:3029) (2990:2990:2990))
        (PORT d[11] (4164:4164:4164) (4184:4184:4184))
        (PORT d[12] (3084:3084:3084) (3004:3004:3004))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4160:4160:4160))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT d[0] (3411:3411:3411) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1795:1795:1795))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3269:3269:3269))
        (PORT d[1] (3502:3502:3502) (3355:3355:3355))
        (PORT d[2] (3509:3509:3509) (3398:3398:3398))
        (PORT d[3] (3596:3596:3596) (3418:3418:3418))
        (PORT d[4] (3309:3309:3309) (3175:3175:3175))
        (PORT d[5] (3668:3668:3668) (3622:3622:3622))
        (PORT d[6] (2997:2997:2997) (3014:3014:3014))
        (PORT d[7] (3506:3506:3506) (3364:3364:3364))
        (PORT d[8] (3456:3456:3456) (3358:3358:3358))
        (PORT d[9] (3356:3356:3356) (3198:3198:3198))
        (PORT d[10] (3012:3012:3012) (2969:2969:2969))
        (PORT d[11] (5059:5059:5059) (5026:5026:5026))
        (PORT d[12] (2932:2932:2932) (2872:2872:2872))
        (PORT clk (2185:2185:2185) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3039:3039:3039))
        (PORT clk (2185:2185:2185) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT d[0] (3500:3500:3500) (3284:3284:3284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4640:4640:4640))
        (PORT d[1] (3576:3576:3576) (3522:3522:3522))
        (PORT d[2] (2576:2576:2576) (2505:2505:2505))
        (PORT d[3] (3426:3426:3426) (3267:3267:3267))
        (PORT d[4] (3836:3836:3836) (3808:3808:3808))
        (PORT d[5] (3123:3123:3123) (3089:3089:3089))
        (PORT d[6] (4374:4374:4374) (4305:4305:4305))
        (PORT d[7] (3803:3803:3803) (3634:3634:3634))
        (PORT d[8] (3910:3910:3910) (3889:3889:3889))
        (PORT d[9] (2599:2599:2599) (2659:2659:2659))
        (PORT d[10] (3981:3981:3981) (3767:3767:3767))
        (PORT d[11] (2347:2347:2347) (2308:2308:2308))
        (PORT d[12] (3017:3017:3017) (2938:2938:2938))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4744:4744:4744) (4666:4666:4666))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (2498:2498:2498) (2440:2440:2440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1515:1515:1515))
        (PORT clk (2219:2219:2219) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1739:1739:1739))
        (PORT d[1] (4884:4884:4884) (4695:4695:4695))
        (PORT d[2] (3096:3096:3096) (2942:2942:2942))
        (PORT d[3] (3325:3325:3325) (3159:3159:3159))
        (PORT d[4] (4213:4213:4213) (4166:4166:4166))
        (PORT d[5] (2576:2576:2576) (2480:2480:2480))
        (PORT d[6] (5889:5889:5889) (5942:5942:5942))
        (PORT d[7] (4100:4100:4100) (3932:3932:3932))
        (PORT d[8] (1854:1854:1854) (1776:1776:1776))
        (PORT d[9] (4803:4803:4803) (4682:4682:4682))
        (PORT d[10] (4567:4567:4567) (4580:4580:4580))
        (PORT d[11] (4266:4266:4266) (4185:4185:4185))
        (PORT d[12] (1868:1868:1868) (1786:1786:1786))
        (PORT clk (2215:2215:2215) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2235:2235:2235))
        (PORT clk (2215:2215:2215) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (PORT d[0] (3166:3166:3166) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2107:2107:2107))
        (PORT datab (3154:3154:3154) (3030:3030:3030))
        (PORT datac (1831:1831:1831) (1707:1707:1707))
        (PORT datad (1716:1716:1716) (1694:1694:1694))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (2101:2101:2101))
        (PORT datab (1861:1861:1861) (1718:1718:1718))
        (PORT datac (1827:1827:1827) (1692:1692:1692))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (3909:3909:3909))
        (PORT d[1] (3940:3940:3940) (3901:3901:3901))
        (PORT d[2] (2509:2509:2509) (2433:2433:2433))
        (PORT d[3] (1685:1685:1685) (1629:1629:1629))
        (PORT d[4] (2045:2045:2045) (1967:1967:1967))
        (PORT d[5] (3951:3951:3951) (3956:3956:3956))
        (PORT d[6] (3875:3875:3875) (3761:3761:3761))
        (PORT d[7] (1654:1654:1654) (1597:1597:1597))
        (PORT d[8] (2314:2314:2314) (2261:2261:2261))
        (PORT d[9] (2644:2644:2644) (2589:2589:2589))
        (PORT d[10] (1670:1670:1670) (1615:1615:1615))
        (PORT d[11] (4438:4438:4438) (4396:4396:4396))
        (PORT d[12] (1675:1675:1675) (1619:1619:1619))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (3785:3785:3785))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (2402:2402:2402) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2575:2575:2575))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4781:4781:4781))
        (PORT d[1] (2301:2301:2301) (2236:2236:2236))
        (PORT d[2] (3210:3210:3210) (3095:3095:3095))
        (PORT d[3] (3543:3543:3543) (3426:3426:3426))
        (PORT d[4] (4552:4552:4552) (4465:4465:4465))
        (PORT d[5] (2910:2910:2910) (2838:2838:2838))
        (PORT d[6] (2011:2011:2011) (1977:1977:1977))
        (PORT d[7] (3451:3451:3451) (3319:3319:3319))
        (PORT d[8] (3781:3781:3781) (3674:3674:3674))
        (PORT d[9] (2217:2217:2217) (2147:2147:2147))
        (PORT d[10] (3182:3182:3182) (3080:3080:3080))
        (PORT d[11] (1545:1545:1545) (1557:1557:1557))
        (PORT d[12] (2379:2379:2379) (2333:2333:2333))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3684:3684:3684))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT d[0] (2824:2824:2824) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4322:4322:4322) (4239:4239:4239))
        (PORT d[1] (3986:3986:3986) (3947:3947:3947))
        (PORT d[2] (1381:1381:1381) (1331:1331:1331))
        (PORT d[3] (1347:1347:1347) (1289:1289:1289))
        (PORT d[4] (1412:1412:1412) (1359:1359:1359))
        (PORT d[5] (1844:1844:1844) (1814:1814:1814))
        (PORT d[6] (4218:4218:4218) (4086:4086:4086))
        (PORT d[7] (1396:1396:1396) (1352:1352:1352))
        (PORT d[8] (2655:2655:2655) (2594:2594:2594))
        (PORT d[9] (3264:3264:3264) (3283:3283:3283))
        (PORT d[10] (1341:1341:1341) (1293:1293:1293))
        (PORT d[11] (2619:2619:2619) (2509:2509:2509))
        (PORT d[12] (1318:1318:1318) (1267:1267:1267))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4245:4245:4245) (4094:4094:4094))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (2143:2143:2143) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2860:2860:2860))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4822:4822:4822))
        (PORT d[1] (2939:2939:2939) (2845:2845:2845))
        (PORT d[2] (3207:3207:3207) (3094:3094:3094))
        (PORT d[3] (3894:3894:3894) (3771:3771:3771))
        (PORT d[4] (4886:4886:4886) (4787:4787:4787))
        (PORT d[5] (2891:2891:2891) (2821:2821:2821))
        (PORT d[6] (1987:1987:1987) (1951:1951:1951))
        (PORT d[7] (3752:3752:3752) (3602:3602:3602))
        (PORT d[8] (4148:4148:4148) (4042:4042:4042))
        (PORT d[9] (1931:1931:1931) (1871:1871:1871))
        (PORT d[10] (3230:3230:3230) (3129:3129:3129))
        (PORT d[11] (1525:1525:1525) (1535:1535:1535))
        (PORT d[12] (2725:2725:2725) (2676:2676:2676))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1511:1511:1511))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (PORT d[0] (3555:3555:3555) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (968:968:968))
        (PORT datab (347:347:347) (448:448:448))
        (PORT datac (971:971:971) (914:914:914))
        (PORT datad (1656:1656:1656) (1638:1638:1638))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3575:3575:3575))
        (PORT d[1] (3611:3611:3611) (3584:3584:3584))
        (PORT d[2] (2893:2893:2893) (2818:2818:2818))
        (PORT d[3] (2043:2043:2043) (1970:1970:1970))
        (PORT d[4] (4054:4054:4054) (4140:4140:4140))
        (PORT d[5] (3628:3628:3628) (3647:3647:3647))
        (PORT d[6] (3488:3488:3488) (3380:3380:3380))
        (PORT d[7] (3423:3423:3423) (3289:3289:3289))
        (PORT d[8] (2046:2046:2046) (2000:2000:2000))
        (PORT d[9] (2362:2362:2362) (2328:2328:2328))
        (PORT d[10] (1994:1994:1994) (1929:1929:1929))
        (PORT d[11] (3808:3808:3808) (3785:3785:3785))
        (PORT d[12] (2037:2037:2037) (1969:1969:1969))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3445:3445:3445))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (3158:3158:3158) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2277:2277:2277))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4162:4162:4162) (4168:4168:4168))
        (PORT d[1] (2641:2641:2641) (2566:2566:2566))
        (PORT d[2] (2871:2871:2871) (2767:2767:2767))
        (PORT d[3] (3206:3206:3206) (3095:3095:3095))
        (PORT d[4] (4493:4493:4493) (4382:4382:4382))
        (PORT d[5] (3646:3646:3646) (3611:3611:3611))
        (PORT d[6] (3382:3382:3382) (3399:3399:3399))
        (PORT d[7] (3133:3133:3133) (3013:3013:3013))
        (PORT d[8] (3136:3136:3136) (3054:3054:3054))
        (PORT d[9] (2869:2869:2869) (2769:2769:2769))
        (PORT d[10] (3190:3190:3190) (3076:3076:3076))
        (PORT d[11] (1871:1871:1871) (1870:1870:1870))
        (PORT d[12] (2041:2041:2041) (2009:2009:2009))
        (PORT clk (2182:2182:2182) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2346:2346:2346))
        (PORT clk (2182:2182:2182) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (PORT d[0] (2720:2720:2720) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3293:3293:3293))
        (PORT d[1] (3615:3615:3615) (3569:3569:3569))
        (PORT d[2] (2536:2536:2536) (2473:2473:2473))
        (PORT d[3] (2603:2603:2603) (2514:2514:2514))
        (PORT d[4] (4035:4035:4035) (4104:4104:4104))
        (PORT d[5] (3278:3278:3278) (3306:3306:3306))
        (PORT d[6] (3141:3141:3141) (3032:3032:3032))
        (PORT d[7] (3411:3411:3411) (3270:3270:3270))
        (PORT d[8] (1358:1358:1358) (1348:1348:1348))
        (PORT d[9] (1811:1811:1811) (1828:1828:1828))
        (PORT d[10] (2312:2312:2312) (2231:2231:2231))
        (PORT d[11] (3712:3712:3712) (3661:3661:3661))
        (PORT d[12] (2353:2353:2353) (2269:2269:2269))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3122:3122:3122))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT d[0] (2894:2894:2894) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2279:2279:2279))
        (PORT clk (2159:2159:2159) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3809:3809:3809))
        (PORT d[1] (2995:2995:2995) (2911:2911:2911))
        (PORT d[2] (2913:2913:2913) (2804:2804:2804))
        (PORT d[3] (2834:2834:2834) (2720:2720:2720))
        (PORT d[4] (3874:3874:3874) (3798:3798:3798))
        (PORT d[5] (3660:3660:3660) (3625:3625:3625))
        (PORT d[6] (3154:3154:3154) (3178:3178:3178))
        (PORT d[7] (3013:3013:3013) (2927:2927:2927))
        (PORT d[8] (3515:3515:3515) (3418:3418:3418))
        (PORT d[9] (2847:2847:2847) (2748:2748:2748))
        (PORT d[10] (2886:2886:2886) (2782:2782:2782))
        (PORT d[11] (2204:2204:2204) (2189:2189:2189))
        (PORT d[12] (2363:2363:2363) (2318:2318:2318))
        (PORT clk (2155:2155:2155) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2357:2357:2357))
        (PORT clk (2155:2155:2155) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2147:2147:2147))
        (PORT d[0] (3030:3030:3030) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (350:350:350) (451:451:451))
        (PORT datac (1271:1271:1271) (1198:1198:1198))
        (PORT datad (1605:1605:1605) (1522:1522:1522))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (374:374:374))
        (PORT datab (1445:1445:1445) (1397:1397:1397))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3770:3770:3770))
        (PORT d[1] (1958:1958:1958) (1896:1896:1896))
        (PORT d[2] (2876:2876:2876) (2820:2820:2820))
        (PORT d[3] (3023:3023:3023) (2927:2927:2927))
        (PORT d[4] (3863:3863:3863) (3839:3839:3839))
        (PORT d[5] (3188:3188:3188) (3152:3152:3152))
        (PORT d[6] (3369:3369:3369) (3335:3335:3335))
        (PORT d[7] (2839:2839:2839) (2708:2708:2708))
        (PORT d[8] (2536:2536:2536) (2441:2441:2441))
        (PORT d[9] (2194:2194:2194) (2233:2233:2233))
        (PORT d[10] (2006:2006:2006) (1930:1930:1930))
        (PORT d[11] (4578:4578:4578) (4503:4503:4503))
        (PORT d[12] (4070:4070:4070) (3994:3994:3994))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2053:2053:2053))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (PORT d[0] (4291:4291:4291) (4233:4233:4233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1068:1068:1068))
        (PORT clk (2211:2211:2211) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (2999:2999:2999))
        (PORT d[1] (1124:1124:1124) (1120:1120:1120))
        (PORT d[2] (1322:1322:1322) (1280:1280:1280))
        (PORT d[3] (3405:3405:3405) (3274:3274:3274))
        (PORT d[4] (1503:1503:1503) (1504:1504:1504))
        (PORT d[5] (842:842:842) (865:865:865))
        (PORT d[6] (2052:2052:2052) (2026:2026:2026))
        (PORT d[7] (1175:1175:1175) (1175:1175:1175))
        (PORT d[8] (840:840:840) (865:865:865))
        (PORT d[9] (2268:2268:2268) (2202:2202:2202))
        (PORT d[10] (1070:1070:1070) (1064:1064:1064))
        (PORT d[11] (1066:1066:1066) (1051:1051:1051))
        (PORT d[12] (1761:1761:1761) (1737:1737:1737))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1213:1213:1213))
        (PORT clk (2207:2207:2207) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2202:2202:2202))
        (PORT d[0] (1829:1829:1829) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4005:4005:4005) (3941:3941:3941))
        (PORT d[1] (3265:3265:3265) (3225:3225:3225))
        (PORT d[2] (3605:3605:3605) (3543:3543:3543))
        (PORT d[3] (2619:2619:2619) (2516:2516:2516))
        (PORT d[4] (3164:3164:3164) (3143:3143:3143))
        (PORT d[5] (2577:2577:2577) (2566:2566:2566))
        (PORT d[6] (2069:2069:2069) (2082:2082:2082))
        (PORT d[7] (3515:3515:3515) (3348:3348:3348))
        (PORT d[8] (2935:2935:2935) (2826:2826:2826))
        (PORT d[9] (3462:3462:3462) (3467:3467:3467))
        (PORT d[10] (2972:2972:2972) (2862:2862:2862))
        (PORT d[11] (3868:3868:3868) (3816:3816:3816))
        (PORT d[12] (3411:3411:3411) (3355:3355:3355))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2340:2340:2340))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (PORT d[0] (2789:2789:2789) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3232:3232:3232))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2605:2605:2605))
        (PORT d[1] (3479:3479:3479) (3407:3407:3407))
        (PORT d[2] (2323:2323:2323) (2250:2250:2250))
        (PORT d[3] (2785:2785:2785) (2680:2680:2680))
        (PORT d[4] (1783:1783:1783) (1772:1772:1772))
        (PORT d[5] (4256:4256:4256) (4208:4208:4208))
        (PORT d[6] (5251:5251:5251) (5320:5320:5320))
        (PORT d[7] (1796:1796:1796) (1769:1769:1769))
        (PORT d[8] (1499:1499:1499) (1499:1499:1499))
        (PORT d[9] (1952:1952:1952) (1888:1888:1888))
        (PORT d[10] (1478:1478:1478) (1481:1481:1481))
        (PORT d[11] (5193:5193:5193) (5101:5101:5101))
        (PORT d[12] (2377:2377:2377) (2329:2329:2329))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2456:2456:2456))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (2834:2834:2834) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1725:1725:1725))
        (PORT datab (1026:1026:1026) (964:964:964))
        (PORT datac (1613:1613:1613) (1527:1527:1527))
        (PORT datad (2059:2059:2059) (2051:2051:2051))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2769:2769:2769))
        (PORT d[1] (3589:3589:3589) (3525:3525:3525))
        (PORT d[2] (4399:4399:4399) (4353:4353:4353))
        (PORT d[3] (4543:4543:4543) (4403:4403:4403))
        (PORT d[4] (4189:4189:4189) (4074:4074:4074))
        (PORT d[5] (3876:3876:3876) (3841:3841:3841))
        (PORT d[6] (3076:3076:3076) (2913:2913:2913))
        (PORT d[7] (4588:4588:4588) (4364:4364:4364))
        (PORT d[8] (4334:4334:4334) (4129:4129:4129))
        (PORT d[9] (1899:1899:1899) (1921:1921:1921))
        (PORT d[10] (4285:4285:4285) (4070:4070:4070))
        (PORT d[11] (3143:3143:3143) (2999:2999:2999))
        (PORT d[12] (3628:3628:3628) (3435:3435:3435))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4289:4289:4289))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (3275:3275:3275) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (1978:1978:1978))
        (PORT clk (2182:2182:2182) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3657:3657:3657))
        (PORT d[1] (3480:3480:3480) (3374:3374:3374))
        (PORT d[2] (3457:3457:3457) (3337:3337:3337))
        (PORT d[3] (4539:4539:4539) (4323:4323:4323))
        (PORT d[4] (4718:4718:4718) (4727:4727:4727))
        (PORT d[5] (4572:4572:4572) (4533:4533:4533))
        (PORT d[6] (6063:6063:6063) (6041:6041:6041))
        (PORT d[7] (3788:3788:3788) (3728:3728:3728))
        (PORT d[8] (5819:5819:5819) (5807:5807:5807))
        (PORT d[9] (4863:4863:4863) (4645:4645:4645))
        (PORT d[10] (3395:3395:3395) (3472:3472:3472))
        (PORT d[11] (4337:4337:4337) (4286:4286:4286))
        (PORT d[12] (3449:3449:3449) (3307:3307:3307))
        (PORT clk (2178:2178:2178) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2208:2208:2208))
        (PORT clk (2178:2178:2178) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2175:2175:2175))
        (PORT d[0] (2867:2867:2867) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4611:4611:4611))
        (PORT d[1] (1991:1991:1991) (1928:1928:1928))
        (PORT d[2] (3187:3187:3187) (3095:3095:3095))
        (PORT d[3] (2620:2620:2620) (2526:2526:2526))
        (PORT d[4] (3829:3829:3829) (3804:3804:3804))
        (PORT d[5] (2829:2829:2829) (2800:2800:2800))
        (PORT d[6] (3083:3083:3083) (3063:3063:3063))
        (PORT d[7] (2862:2862:2862) (2732:2732:2732))
        (PORT d[8] (1957:1957:1957) (1893:1893:1893))
        (PORT d[9] (2534:2534:2534) (2560:2560:2560))
        (PORT d[10] (2295:2295:2295) (2204:2204:2204))
        (PORT d[11] (4538:4538:4538) (4464:4464:4464))
        (PORT d[12] (4031:4031:4031) (3947:3947:3947))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (2979:2979:2979))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (3403:3403:3403) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (3859:3859:3859))
        (PORT clk (2209:2209:2209) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (2966:2966:2966))
        (PORT d[1] (1419:1419:1419) (1387:1387:1387))
        (PORT d[2] (1951:1951:1951) (1890:1890:1890))
        (PORT d[3] (3453:3453:3453) (3330:3330:3330))
        (PORT d[4] (1118:1118:1118) (1112:1112:1112))
        (PORT d[5] (829:829:829) (855:855:855))
        (PORT d[6] (1919:1919:1919) (1851:1851:1851))
        (PORT d[7] (2437:2437:2437) (2388:2388:2388))
        (PORT d[8] (870:870:870) (899:899:899))
        (PORT d[9] (2236:2236:2236) (2156:2156:2156))
        (PORT d[10] (834:834:834) (862:862:862))
        (PORT d[11] (5543:5543:5543) (5445:5445:5445))
        (PORT d[12] (1731:1731:1731) (1706:1706:1706))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1541:1541:1541))
        (PORT clk (2205:2205:2205) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2199:2199:2199))
        (PORT d[0] (2141:2141:2141) (2040:2040:2040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1726:1726:1726))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1697:1697:1697) (1550:1550:1550))
        (PORT datad (977:977:977) (920:920:920))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3442:3442:3442))
        (PORT d[1] (3266:3266:3266) (3211:3211:3211))
        (PORT d[2] (3715:3715:3715) (3687:3687:3687))
        (PORT d[3] (3603:3603:3603) (3495:3495:3495))
        (PORT d[4] (3236:3236:3236) (3160:3160:3160))
        (PORT d[5] (2861:2861:2861) (2857:2857:2857))
        (PORT d[6] (3693:3693:3693) (3504:3504:3504))
        (PORT d[7] (3965:3965:3965) (3759:3759:3759))
        (PORT d[8] (3922:3922:3922) (3699:3699:3699))
        (PORT d[9] (2258:2258:2258) (2274:2274:2274))
        (PORT d[10] (3608:3608:3608) (3404:3404:3404))
        (PORT d[11] (3772:3772:3772) (3604:3604:3604))
        (PORT d[12] (3595:3595:3595) (3394:3394:3394))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3619:3619:3619))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (PORT d[0] (4281:4281:4281) (3990:3990:3990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2217:2217:2217))
        (PORT clk (2149:2149:2149) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3036:3036:3036))
        (PORT d[1] (3149:3149:3149) (3053:3053:3053))
        (PORT d[2] (3397:3397:3397) (3270:3270:3270))
        (PORT d[3] (3822:3822:3822) (3608:3608:3608))
        (PORT d[4] (5041:5041:5041) (5039:5039:5039))
        (PORT d[5] (4269:4269:4269) (4237:4237:4237))
        (PORT d[6] (5087:5087:5087) (5103:5103:5103))
        (PORT d[7] (3094:3094:3094) (3048:3048:3048))
        (PORT d[8] (5128:5128:5128) (5141:5141:5141))
        (PORT d[9] (4433:4433:4433) (4201:4201:4201))
        (PORT d[10] (3778:3778:3778) (3876:3876:3876))
        (PORT d[11] (4319:4319:4319) (4268:4268:4268))
        (PORT d[12] (3412:3412:3412) (3254:3254:3254))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3316:3316:3316))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2140:2140:2140))
        (PORT d[0] (4028:4028:4028) (3744:3744:3744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4289:4289:4289))
        (PORT d[1] (3266:3266:3266) (3230:3230:3230))
        (PORT d[2] (2573:2573:2573) (2521:2521:2521))
        (PORT d[3] (2286:2286:2286) (2196:2196:2196))
        (PORT d[4] (3122:3122:3122) (3104:3104:3104))
        (PORT d[5] (2526:2526:2526) (2496:2496:2496))
        (PORT d[6] (2764:2764:2764) (2746:2746:2746))
        (PORT d[7] (3503:3503:3503) (3340:3340:3340))
        (PORT d[8] (2279:2279:2279) (2191:2191:2191))
        (PORT d[9] (3437:3437:3437) (3437:3437:3437))
        (PORT d[10] (3313:3313:3313) (3184:3184:3184))
        (PORT d[11] (4218:4218:4218) (4152:4152:4152))
        (PORT d[12] (2993:2993:2993) (2904:2904:2904))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2653:2653:2653))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT d[0] (4302:4302:4302) (4153:4153:4153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3502:3502:3502))
        (PORT clk (2200:2200:2200) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2649:2649:2649))
        (PORT d[1] (3795:3795:3795) (3675:3675:3675))
        (PORT d[2] (2304:2304:2304) (2232:2232:2232))
        (PORT d[3] (3136:3136:3136) (3023:3023:3023))
        (PORT d[4] (1496:1496:1496) (1489:1489:1489))
        (PORT d[5] (4563:4563:4563) (4498:4498:4498))
        (PORT d[6] (2244:2244:2244) (2174:2174:2174))
        (PORT d[7] (2066:2066:2066) (2028:2028:2028))
        (PORT d[8] (1195:1195:1195) (1215:1215:1215))
        (PORT d[9] (2200:2200:2200) (2122:2122:2122))
        (PORT d[10] (4921:4921:4921) (4951:4951:4951))
        (PORT d[11] (5521:5521:5521) (5421:5421:5421))
        (PORT d[12] (2676:2676:2676) (2619:2619:2619))
        (PORT clk (2196:2196:2196) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (1965:1965:1965))
        (PORT clk (2196:2196:2196) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2191:2191:2191))
        (PORT d[0] (3079:3079:3079) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3042:3042:3042))
        (PORT d[1] (3279:3279:3279) (3253:3253:3253))
        (PORT d[2] (3613:3613:3613) (3551:3551:3551))
        (PORT d[3] (3225:3225:3225) (3096:3096:3096))
        (PORT d[4] (2785:2785:2785) (2771:2771:2771))
        (PORT d[5] (2569:2569:2569) (2557:2557:2557))
        (PORT d[6] (2350:2350:2350) (2336:2336:2336))
        (PORT d[7] (2936:2936:2936) (2822:2822:2822))
        (PORT d[8] (2913:2913:2913) (2803:2803:2803))
        (PORT d[9] (3113:3113:3113) (3125:3125:3125))
        (PORT d[10] (2943:2943:2943) (2828:2828:2828))
        (PORT d[11] (3880:3880:3880) (3825:3825:3825))
        (PORT d[12] (3390:3390:3390) (3332:3332:3332))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3177:3177:3177))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (3381:3381:3381) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3199:3199:3199))
        (PORT clk (2184:2184:2184) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2629:2629:2629))
        (PORT d[1] (3462:3462:3462) (3360:3360:3360))
        (PORT d[2] (1969:1969:1969) (1911:1911:1911))
        (PORT d[3] (2775:2775:2775) (2669:2669:2669))
        (PORT d[4] (1831:1831:1831) (1813:1813:1813))
        (PORT d[5] (3936:3936:3936) (3891:3891:3891))
        (PORT d[6] (4898:4898:4898) (4986:4986:4986))
        (PORT d[7] (2056:2056:2056) (2013:2013:2013))
        (PORT d[8] (1510:1510:1510) (1513:1513:1513))
        (PORT d[9] (2522:2522:2522) (2433:2433:2433))
        (PORT d[10] (4601:4601:4601) (4647:4647:4647))
        (PORT d[11] (4885:4885:4885) (4807:4807:4807))
        (PORT d[12] (2347:2347:2347) (2296:2296:2296))
        (PORT clk (2180:2180:2180) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4300:4300:4300))
        (PORT clk (2180:2180:2180) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2175:2175:2175))
        (PORT d[0] (4200:4200:4200) (4043:4043:4043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3324:3324:3324))
        (PORT d[1] (3607:3607:3607) (3556:3556:3556))
        (PORT d[2] (3312:3312:3312) (3266:3266:3266))
        (PORT d[3] (3252:3252:3252) (3122:3122:3122))
        (PORT d[4] (3386:3386:3386) (3343:3343:3343))
        (PORT d[5] (2245:2245:2245) (2245:2245:2245))
        (PORT d[6] (2376:2376:2376) (2377:2377:2377))
        (PORT d[7] (2956:2956:2956) (2845:2845:2845))
        (PORT d[8] (2884:2884:2884) (2776:2776:2776))
        (PORT d[9] (3104:3104:3104) (3115:3115:3115))
        (PORT d[10] (3118:3118:3118) (2957:2957:2957))
        (PORT d[11] (3817:3817:3817) (3754:3754:3754))
        (PORT d[12] (3420:3420:3420) (3358:3358:3358))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3153:3153:3153))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT d[0] (2702:2702:2702) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2855:2855:2855))
        (PORT clk (2173:2173:2173) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2898:2898:2898))
        (PORT d[1] (3144:3144:3144) (3078:3078:3078))
        (PORT d[2] (2348:2348:2348) (2275:2275:2275))
        (PORT d[3] (2454:2454:2454) (2356:2356:2356))
        (PORT d[4] (2112:2112:2112) (2086:2086:2086))
        (PORT d[5] (3628:3628:3628) (3605:3605:3605))
        (PORT d[6] (2837:2837:2837) (2738:2738:2738))
        (PORT d[7] (2020:2020:2020) (1979:1979:1979))
        (PORT d[8] (4843:4843:4843) (4866:4866:4866))
        (PORT d[9] (2305:2305:2305) (2234:2234:2234))
        (PORT d[10] (4321:4321:4321) (4374:4374:4374))
        (PORT d[11] (4901:4901:4901) (4821:4821:4821))
        (PORT d[12] (2037:2037:2037) (2003:2003:2003))
        (PORT clk (2169:2169:2169) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (3996:3996:3996))
        (PORT clk (2169:2169:2169) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (PORT d[0] (3684:3684:3684) (3595:3595:3595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1817:1817:1817))
        (PORT datab (2079:2079:2079) (2063:2063:2063))
        (PORT datac (1165:1165:1165) (1072:1072:1072))
        (PORT datad (1181:1181:1181) (1087:1087:1087))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1805:1805:1805))
        (PORT datab (404:404:404) (389:389:389))
        (PORT datac (360:360:360) (345:345:345))
        (PORT datad (1761:1761:1761) (1761:1761:1761))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (399:399:399))
        (PORT datab (1233:1233:1233) (1167:1167:1167))
        (PORT datad (299:299:299) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3388:3388:3388))
        (PORT d[1] (3612:3612:3612) (3572:3572:3572))
        (PORT d[2] (2916:2916:2916) (2877:2877:2877))
        (PORT d[3] (2888:2888:2888) (2771:2771:2771))
        (PORT d[4] (3405:3405:3405) (3360:3360:3360))
        (PORT d[5] (3116:3116:3116) (3061:3061:3061))
        (PORT d[6] (2711:2711:2711) (2675:2675:2675))
        (PORT d[7] (2957:2957:2957) (2846:2846:2846))
        (PORT d[8] (2930:2930:2930) (2820:2820:2820))
        (PORT d[9] (3112:3112:3112) (3119:3119:3119))
        (PORT d[10] (2894:2894:2894) (2775:2775:2775))
        (PORT d[11] (3876:3876:3876) (3819:3819:3819))
        (PORT d[12] (3401:3401:3401) (3341:3341:3341))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3171:3171:3171))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (PORT d[0] (3314:3314:3314) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1800:1800:1800))
        (PORT clk (2167:2167:2167) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2866:2866:2866))
        (PORT d[1] (3174:3174:3174) (3097:3097:3097))
        (PORT d[2] (2305:2305:2305) (2233:2233:2233))
        (PORT d[3] (2488:2488:2488) (2383:2383:2383))
        (PORT d[4] (2122:2122:2122) (2090:2090:2090))
        (PORT d[5] (4235:4235:4235) (4176:4176:4176))
        (PORT d[6] (4876:4876:4876) (4960:4960:4960))
        (PORT d[7] (2027:2027:2027) (1986:1986:1986))
        (PORT d[8] (4836:4836:4836) (4858:4858:4858))
        (PORT d[9] (2273:2273:2273) (2203:2203:2203))
        (PORT d[10] (4282:4282:4282) (4335:4335:4335))
        (PORT d[11] (4884:4884:4884) (4804:4804:4804))
        (PORT d[12] (2010:2010:2010) (1971:1971:1971))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2672:2672:2672))
        (PORT clk (2163:2163:2163) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (PORT d[0] (3005:3005:3005) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (3982:3982:3982))
        (PORT d[1] (3596:3596:3596) (3579:3579:3579))
        (PORT d[2] (2973:2973:2973) (2940:2940:2940))
        (PORT d[3] (3386:3386:3386) (3208:3208:3208))
        (PORT d[4] (3146:3146:3146) (3132:3132:3132))
        (PORT d[5] (3652:3652:3652) (3528:3528:3528))
        (PORT d[6] (3401:3401:3401) (3362:3362:3362))
        (PORT d[7] (3695:3695:3695) (3522:3522:3522))
        (PORT d[8] (3370:3370:3370) (3206:3206:3206))
        (PORT d[9] (3551:3551:3551) (3595:3595:3595))
        (PORT d[10] (3847:3847:3847) (3614:3614:3614))
        (PORT d[11] (3423:3423:3423) (3370:3370:3370))
        (PORT d[12] (3369:3369:3369) (3278:3278:3278))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4045:4045:4045))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT d[0] (3872:3872:3872) (3809:3809:3809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2545:2545:2545))
        (PORT clk (2198:2198:2198) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3403:3403:3403))
        (PORT d[1] (3960:3960:3960) (3810:3810:3810))
        (PORT d[2] (2718:2718:2718) (2574:2574:2574))
        (PORT d[3] (2675:2675:2675) (2533:2533:2533))
        (PORT d[4] (4906:4906:4906) (4867:4867:4867))
        (PORT d[5] (4246:4246:4246) (4208:4208:4208))
        (PORT d[6] (5231:5231:5231) (5303:5303:5303))
        (PORT d[7] (3460:3460:3460) (3315:3315:3315))
        (PORT d[8] (5183:5183:5183) (5130:5130:5130))
        (PORT d[9] (4154:4154:4154) (4054:4054:4054))
        (PORT d[10] (3942:3942:3942) (3986:3986:3986))
        (PORT d[11] (3903:3903:3903) (3828:3828:3828))
        (PORT d[12] (2560:2560:2560) (2462:2462:2462))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (2808:2808:2808))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (PORT d[0] (3474:3474:3474) (3253:3253:3253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (3978:3978:3978))
        (PORT d[1] (2964:2964:2964) (2924:2924:2924))
        (PORT d[2] (2915:2915:2915) (2873:2873:2873))
        (PORT d[3] (3707:3707:3707) (3520:3520:3520))
        (PORT d[4] (3171:3171:3171) (3160:3160:3160))
        (PORT d[5] (2565:2565:2565) (2576:2576:2576))
        (PORT d[6] (3435:3435:3435) (3395:3395:3395))
        (PORT d[7] (3418:3418:3418) (3259:3259:3259))
        (PORT d[8] (3617:3617:3617) (3413:3413:3413))
        (PORT d[9] (3573:3573:3573) (3618:3618:3618))
        (PORT d[10] (3616:3616:3616) (3399:3399:3399))
        (PORT d[11] (3231:3231:3231) (3193:3193:3193))
        (PORT d[12] (3051:3051:3051) (2974:2974:2974))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4051:4051:4051))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT d[0] (4593:4593:4593) (4292:4292:4292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2161:2161:2161))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2060:2060:2060))
        (PORT d[1] (4520:4520:4520) (4340:4340:4340))
        (PORT d[2] (2697:2697:2697) (2560:2560:2560))
        (PORT d[3] (2677:2677:2677) (2533:2533:2533))
        (PORT d[4] (4845:4845:4845) (4798:4798:4798))
        (PORT d[5] (4360:4360:4360) (4342:4342:4342))
        (PORT d[6] (5522:5522:5522) (5581:5581:5581))
        (PORT d[7] (3746:3746:3746) (3598:3598:3598))
        (PORT d[8] (5216:5216:5216) (5162:5162:5162))
        (PORT d[9] (4150:4150:4150) (4048:4048:4048))
        (PORT d[10] (2439:2439:2439) (2451:2451:2451))
        (PORT d[11] (4231:4231:4231) (4144:4144:4144))
        (PORT d[12] (2248:2248:2248) (2156:2156:2156))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (3798:3798:3798))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (4248:4248:4248) (4098:4098:4098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3394:3394:3394))
        (PORT d[1] (3619:3619:3619) (3580:3580:3580))
        (PORT d[2] (3316:3316:3316) (3266:3266:3266))
        (PORT d[3] (2921:2921:2921) (2801:2801:2801))
        (PORT d[4] (3078:3078:3078) (3043:3043:3043))
        (PORT d[5] (2525:2525:2525) (2507:2507:2507))
        (PORT d[6] (2710:2710:2710) (2686:2686:2686))
        (PORT d[7] (3224:3224:3224) (3091:3091:3091))
        (PORT d[8] (2903:2903:2903) (2796:2796:2796))
        (PORT d[9] (2763:2763:2763) (2781:2781:2781))
        (PORT d[10] (3372:3372:3372) (3196:3196:3196))
        (PORT d[11] (3858:3858:3858) (3803:3803:3803))
        (PORT d[12] (3408:3408:3408) (3348:3348:3348))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3828:3828:3828) (3700:3700:3700))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT d[0] (2658:2658:2658) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1776:1776:1776))
        (PORT clk (2160:2160:2160) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3166:3166:3166))
        (PORT d[1] (3160:3160:3160) (3082:3082:3082))
        (PORT d[2] (2331:2331:2331) (2258:2258:2258))
        (PORT d[3] (2478:2478:2478) (2386:2386:2386))
        (PORT d[4] (2161:2161:2161) (2129:2129:2129))
        (PORT d[5] (3919:3919:3919) (3878:3878:3878))
        (PORT d[6] (4547:4547:4547) (4649:4649:4649))
        (PORT d[7] (2060:2060:2060) (2017:2017:2017))
        (PORT d[8] (4821:4821:4821) (4843:4843:4843))
        (PORT d[9] (3412:3412:3412) (3261:3261:3261))
        (PORT d[10] (4268:4268:4268) (4320:4320:4320))
        (PORT d[11] (4591:4591:4591) (4517:4517:4517))
        (PORT d[12] (2575:2575:2575) (2485:2485:2485))
        (PORT clk (2156:2156:2156) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (3683:3683:3683))
        (PORT clk (2156:2156:2156) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2151:2151:2151))
        (PORT d[0] (3696:3696:3696) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1373:1373:1373))
        (PORT datab (1325:1325:1325) (1264:1264:1264))
        (PORT datac (2002:2002:2002) (1990:1990:1990))
        (PORT datad (1759:1759:1759) (1758:1758:1758))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (1808:1808:1808))
        (PORT datab (1509:1509:1509) (1368:1368:1368))
        (PORT datac (1450:1450:1450) (1336:1336:1336))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4690:4690:4690) (4614:4614:4614))
        (PORT d[1] (1968:1968:1968) (1904:1904:1904))
        (PORT d[2] (2543:2543:2543) (2491:2491:2491))
        (PORT d[3] (3017:3017:3017) (2911:2911:2911))
        (PORT d[4] (3826:3826:3826) (3801:3801:3801))
        (PORT d[5] (3164:3164:3164) (3129:3129:3129))
        (PORT d[6] (3434:3434:3434) (3397:3397:3397))
        (PORT d[7] (3142:3142:3142) (3003:3003:3003))
        (PORT d[8] (1654:1654:1654) (1601:1601:1601))
        (PORT d[9] (2540:2540:2540) (2568:2568:2568))
        (PORT d[10] (2241:2241:2241) (2150:2150:2150))
        (PORT d[11] (1796:1796:1796) (1747:1747:1747))
        (PORT d[12] (4047:4047:4047) (3965:3965:3965))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2075:2075:2075))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (4315:4315:4315) (4258:4258:4258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (851:851:851) (846:846:846))
        (PORT clk (2211:2211:2211) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (830:830:830) (831:831:831))
        (PORT d[1] (812:812:812) (823:823:823))
        (PORT d[2] (1648:1648:1648) (1593:1593:1593))
        (PORT d[3] (809:809:809) (813:813:813))
        (PORT d[4] (1738:1738:1738) (1726:1726:1726))
        (PORT d[5] (851:851:851) (858:858:858))
        (PORT d[6] (769:769:769) (784:784:784))
        (PORT d[7] (2000:2000:2000) (1944:1944:1944))
        (PORT d[8] (5142:5142:5142) (5005:5005:5005))
        (PORT d[9] (2235:2235:2235) (2170:2170:2170))
        (PORT d[10] (846:846:846) (860:860:860))
        (PORT d[11] (1080:1080:1080) (1081:1081:1081))
        (PORT d[12] (1786:1786:1786) (1762:1762:1762))
        (PORT clk (2207:2207:2207) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1188:1188:1188))
        (PORT clk (2207:2207:2207) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2203:2203:2203))
        (PORT d[0] (1856:1856:1856) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (3990:3990:3990))
        (PORT d[1] (3261:3261:3261) (3227:3227:3227))
        (PORT d[2] (3158:3158:3158) (3070:3070:3070))
        (PORT d[3] (2636:2636:2636) (2540:2540:2540))
        (PORT d[4] (3522:3522:3522) (3493:3493:3493))
        (PORT d[5] (2859:2859:2859) (2834:2834:2834))
        (PORT d[6] (3115:3115:3115) (3093:3093:3093))
        (PORT d[7] (2814:2814:2814) (2683:2683:2683))
        (PORT d[8] (2287:2287:2287) (2204:2204:2204))
        (PORT d[9] (2508:2508:2508) (2536:2536:2536))
        (PORT d[10] (2270:2270:2270) (2181:2181:2181))
        (PORT d[11] (4241:4241:4241) (4177:4177:4177))
        (PORT d[12] (3742:3742:3742) (3677:3677:3677))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (2953:2953:2953))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (2211:2211:2211) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (859:859:859))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2673:2673:2673))
        (PORT d[1] (1331:1331:1331) (1300:1300:1300))
        (PORT d[2] (1969:1969:1969) (1906:1906:1906))
        (PORT d[3] (3421:3421:3421) (3298:3298:3298))
        (PORT d[4] (1149:1149:1149) (1158:1158:1158))
        (PORT d[5] (861:861:861) (886:886:886))
        (PORT d[6] (1878:1878:1878) (1815:1815:1815))
        (PORT d[7] (2360:2360:2360) (2315:2315:2315))
        (PORT d[8] (871:871:871) (900:900:900))
        (PORT d[9] (2202:2202:2202) (2125:2125:2125))
        (PORT d[10] (835:835:835) (863:863:863))
        (PORT d[11] (5567:5567:5567) (5468:5468:5468))
        (PORT d[12] (1427:1427:1427) (1422:1422:1422))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1891:1891:1891))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (PORT d[0] (3026:3026:3026) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1482:1482:1482))
        (PORT datab (679:679:679) (647:647:647))
        (PORT datac (1236:1236:1236) (1176:1176:1176))
        (PORT datad (1022:1022:1022) (1022:1022:1022))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4329:4329:4329) (4281:4281:4281))
        (PORT d[1] (3242:3242:3242) (3198:3198:3198))
        (PORT d[2] (2893:2893:2893) (2803:2803:2803))
        (PORT d[3] (3725:3725:3725) (3527:3527:3527))
        (PORT d[4] (3490:3490:3490) (3468:3468:3468))
        (PORT d[5] (2816:2816:2816) (2794:2794:2794))
        (PORT d[6] (4038:4038:4038) (3979:3979:3979))
        (PORT d[7] (3438:3438:3438) (3281:3281:3281))
        (PORT d[8] (3906:3906:3906) (3696:3696:3696))
        (PORT d[9] (3905:3905:3905) (3941:3941:3941))
        (PORT d[10] (3644:3644:3644) (3442:3442:3442))
        (PORT d[11] (3153:3153:3153) (3116:3116:3116))
        (PORT d[12] (2997:2997:2997) (2917:2917:2917))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4359:4359:4359))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (4145:4145:4145) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2265:2265:2265))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2052:2052:2052))
        (PORT d[1] (4566:4566:4566) (4391:4391:4391))
        (PORT d[2] (2756:2756:2756) (2611:2611:2611))
        (PORT d[3] (2721:2721:2721) (2578:2578:2578))
        (PORT d[4] (4864:4864:4864) (4819:4819:4819))
        (PORT d[5] (4651:4651:4651) (4622:4622:4622))
        (PORT d[6] (5570:5570:5570) (5629:5629:5629))
        (PORT d[7] (3785:3785:3785) (3631:3631:3631))
        (PORT d[8] (2209:2209:2209) (2125:2125:2125))
        (PORT d[9] (4179:4179:4179) (4086:4086:4086))
        (PORT d[10] (3480:3480:3480) (3496:3496:3496))
        (PORT d[11] (4275:4275:4275) (4184:4184:4184))
        (PORT d[12] (2214:2214:2214) (2123:2123:2123))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3053:3053:3053))
        (PORT clk (2208:2208:2208) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2202:2202:2202))
        (PORT d[0] (5438:5438:5438) (5113:5113:5113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3795:3795:3795))
        (PORT d[1] (1990:1990:1990) (1928:1928:1928))
        (PORT d[2] (2568:2568:2568) (2521:2521:2521))
        (PORT d[3] (2621:2621:2621) (2527:2527:2527))
        (PORT d[4] (3837:3837:3837) (3813:3813:3813))
        (PORT d[5] (3133:3133:3133) (3097:3097:3097))
        (PORT d[6] (3372:3372:3372) (3342:3342:3342))
        (PORT d[7] (2870:2870:2870) (2740:2740:2740))
        (PORT d[8] (2587:2587:2587) (2484:2484:2484))
        (PORT d[9] (2489:2489:2489) (2516:2516:2516))
        (PORT d[10] (2249:2249:2249) (2157:2157:2157))
        (PORT d[11] (4545:4545:4545) (4471:4471:4471))
        (PORT d[12] (4069:4069:4069) (3993:3993:3993))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1740:1740:1740))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (3397:3397:3397) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (875:875:875))
        (PORT clk (2210:2210:2210) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (2973:2973:2973))
        (PORT d[1] (1297:1297:1297) (1258:1258:1258))
        (PORT d[2] (1977:1977:1977) (1916:1916:1916))
        (PORT d[3] (3454:3454:3454) (3330:3330:3330))
        (PORT d[4] (1479:1479:1479) (1481:1481:1481))
        (PORT d[5] (855:855:855) (878:878:878))
        (PORT d[6] (2078:2078:2078) (2050:2050:2050))
        (PORT d[7] (1190:1190:1190) (1193:1193:1193))
        (PORT d[8] (5127:5127:5127) (4993:4993:4993))
        (PORT d[9] (2269:2269:2269) (2203:2203:2203))
        (PORT d[10] (827:827:827) (854:854:854))
        (PORT d[11] (1078:1078:1078) (1065:1065:1065))
        (PORT d[12] (802:802:802) (821:821:821))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1799:1799:1799))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2200:2200:2200))
        (PORT d[0] (2136:2136:2136) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1483:1483:1483))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1924:1924:1924) (1848:1848:1848))
        (PORT datad (1016:1016:1016) (969:969:969))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1554:1554:1554))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1021:1021:1021))
        (PORT datab (1052:1052:1052) (1046:1046:1046))
        (PORT datac (685:685:685) (645:645:645))
        (PORT datad (465:465:465) (493:493:493))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1021:1021:1021))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (464:464:464))
        (PORT datab (1055:1055:1055) (1050:1050:1050))
        (PORT datac (355:355:355) (339:339:339))
        (PORT datad (467:467:467) (494:494:494))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3007:3007:3007) (3197:3197:3197))
        (PORT sload (1327:1327:1327) (1346:1346:1346))
        (PORT ena (1352:1352:1352) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (643:643:643) (712:712:712))
        (PORT sload (1327:1327:1327) (1346:1346:1346))
        (PORT ena (1352:1352:1352) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (625:625:625) (694:694:694))
        (PORT sload (1327:1327:1327) (1346:1346:1346))
        (PORT ena (1352:1352:1352) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (625:625:625) (694:694:694))
        (PORT sload (1327:1327:1327) (1346:1346:1346))
        (PORT ena (1352:1352:1352) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT sload (1327:1327:1327) (1346:1346:1346))
        (PORT ena (1352:1352:1352) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1792:1792:1792) (1735:1735:1735))
        (PORT datab (1811:1811:1811) (1731:1731:1731))
        (PORT datac (1239:1239:1239) (1143:1143:1143))
        (PORT datad (1568:1568:1568) (1465:1465:1465))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1435:1435:1435))
        (PORT datab (1517:1517:1517) (1434:1434:1434))
        (PORT datac (1767:1767:1767) (1698:1698:1698))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1262:1262:1262))
        (PORT datab (1238:1238:1238) (1204:1204:1204))
        (PORT datac (999:999:999) (996:996:996))
        (PORT datad (2489:2489:2489) (2395:2395:2395))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (984:984:984))
        (PORT datab (1037:1037:1037) (1027:1027:1027))
        (PORT datac (1666:1666:1666) (1618:1618:1618))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1195:1195:1195))
        (PORT datab (1178:1178:1178) (1074:1074:1074))
        (PORT datac (774:774:774) (788:788:788))
        (PORT datad (791:791:791) (820:820:820))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (820:820:820) (829:829:829))
        (PORT datac (703:703:703) (722:722:722))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|state\.READ)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (773:773:773) (786:786:786))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (479:479:479))
        (PORT datac (5314:5314:5314) (5566:5566:5566))
        (PORT datad (390:390:390) (413:413:413))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|initialPosition\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (872:872:872))
        (PORT datab (5575:5575:5575) (5806:5806:5806))
        (PORT datac (1049:1049:1049) (1045:1045:1045))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1487:1487:1487) (1405:1405:1405))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (330:330:330))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (330:330:330))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (331:331:331))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (505:505:505))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (476:476:476))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1022:1022:1022))
        (PORT datab (412:412:412) (415:415:415))
        (PORT datac (667:667:667) (628:628:628))
        (PORT datad (381:381:381) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (763:763:763))
        (PORT datab (260:260:260) (296:296:296))
        (PORT datac (266:266:266) (344:344:344))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1546:1546:1546) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[11\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (439:439:439))
        (PORT datac (496:496:496) (539:539:539))
        (PORT datad (1091:1091:1091) (1099:1099:1099))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3879:3879:3879))
        (PORT d[1] (3989:3989:3989) (3966:3966:3966))
        (PORT d[2] (3926:3926:3926) (3864:3864:3864))
        (PORT d[3] (4072:4072:4072) (3896:3896:3896))
        (PORT d[4] (3514:3514:3514) (3510:3510:3510))
        (PORT d[5] (3409:3409:3409) (3351:3351:3351))
        (PORT d[6] (2034:2034:2034) (2012:2012:2012))
        (PORT d[7] (4788:4788:4788) (4510:4510:4510))
        (PORT d[8] (4608:4608:4608) (4325:4325:4325))
        (PORT d[9] (2602:2602:2602) (2664:2664:2664))
        (PORT d[10] (4690:4690:4690) (4398:4398:4398))
        (PORT d[11] (4031:4031:4031) (4034:4034:4034))
        (PORT d[12] (3789:3789:3789) (3643:3643:3643))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3623:3623:3623))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT d[0] (3295:3295:3295) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3599:3599:3599))
        (PORT clk (2200:2200:2200) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4691:4691:4691))
        (PORT d[1] (6712:6712:6712) (6355:6355:6355))
        (PORT d[2] (3908:3908:3908) (3629:3629:3629))
        (PORT d[3] (4256:4256:4256) (3958:3958:3958))
        (PORT d[4] (4722:4722:4722) (4572:4572:4572))
        (PORT d[5] (4952:4952:4952) (4900:4900:4900))
        (PORT d[6] (3065:3065:3065) (3047:3047:3047))
        (PORT d[7] (6106:6106:6106) (5842:5842:5842))
        (PORT d[8] (4123:4123:4123) (4062:4062:4062))
        (PORT d[9] (3668:3668:3668) (3524:3524:3524))
        (PORT d[10] (2546:2546:2546) (2566:2566:2566))
        (PORT d[11] (4635:4635:4635) (4568:4568:4568))
        (PORT d[12] (2851:2851:2851) (2659:2659:2659))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4524:4524:4524))
        (PORT clk (2196:2196:2196) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (PORT d[0] (6054:6054:6054) (5778:5778:5778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4739:4739:4739))
        (PORT d[1] (4315:4315:4315) (4281:4281:4281))
        (PORT d[2] (4268:4268:4268) (4199:4199:4199))
        (PORT d[3] (4423:4423:4423) (4239:4239:4239))
        (PORT d[4] (3846:3846:3846) (3831:3831:3831))
        (PORT d[5] (4122:4122:4122) (4057:4057:4057))
        (PORT d[6] (1712:1712:1712) (1704:1704:1704))
        (PORT d[7] (5100:5100:5100) (4814:4814:4814))
        (PORT d[8] (5224:5224:5224) (4920:4920:4920))
        (PORT d[9] (2629:2629:2629) (2698:2698:2698))
        (PORT d[10] (5017:5017:5017) (4716:4716:4716))
        (PORT d[11] (4322:4322:4322) (4315:4315:4315))
        (PORT d[12] (4096:4096:4096) (3947:3947:3947))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3566:3566:3566))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT d[0] (4407:4407:4407) (4067:4067:4067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (3910:3910:3910))
        (PORT clk (2203:2203:2203) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (3724:3724:3724))
        (PORT d[1] (6381:6381:6381) (6035:6035:6035))
        (PORT d[2] (4583:4583:4583) (4453:4453:4453))
        (PORT d[3] (5451:5451:5451) (5226:5226:5226))
        (PORT d[4] (4400:4400:4400) (4267:4267:4267))
        (PORT d[5] (5390:5390:5390) (5344:5344:5344))
        (PORT d[6] (3316:3316:3316) (3291:3291:3291))
        (PORT d[7] (6386:6386:6386) (6107:6107:6107))
        (PORT d[8] (3506:3506:3506) (3445:3445:3445))
        (PORT d[9] (3738:3738:3738) (3619:3619:3619))
        (PORT d[10] (2520:2520:2520) (2511:2511:2511))
        (PORT d[11] (4891:4891:4891) (4771:4771:4771))
        (PORT d[12] (3468:3468:3468) (3253:3253:3253))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3114:3114:3114))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (PORT d[0] (4287:4287:4287) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4419:4419:4419))
        (PORT d[1] (4334:4334:4334) (4303:4303:4303))
        (PORT d[2] (3894:3894:3894) (3822:3822:3822))
        (PORT d[3] (4054:4054:4054) (3880:3880:3880))
        (PORT d[4] (3521:3521:3521) (3519:3519:3519))
        (PORT d[5] (3741:3741:3741) (3680:3680:3680))
        (PORT d[6] (2084:2084:2084) (2068:2068:2068))
        (PORT d[7] (4783:4783:4783) (4499:4499:4499))
        (PORT d[8] (4622:4622:4622) (4344:4344:4344))
        (PORT d[9] (2557:2557:2557) (2613:2613:2613))
        (PORT d[10] (4665:4665:4665) (4367:4367:4367))
        (PORT d[11] (4346:4346:4346) (4337:4337:4337))
        (PORT d[12] (3797:3797:3797) (3653:3653:3653))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3988:3988:3988) (3882:3882:3882))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (3842:3842:3842) (3721:3721:3721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3592:3592:3592))
        (PORT clk (2203:2203:2203) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4023:4023:4023))
        (PORT d[1] (6415:6415:6415) (6069:6069:6069))
        (PORT d[2] (4888:4888:4888) (4739:4739:4739))
        (PORT d[3] (4558:4558:4558) (4247:4247:4247))
        (PORT d[4] (4715:4715:4715) (4564:4564:4564))
        (PORT d[5] (5222:5222:5222) (5155:5155:5155))
        (PORT d[6] (3015:3015:3015) (3005:3005:3005))
        (PORT d[7] (6027:6027:6027) (5716:5716:5716))
        (PORT d[8] (3546:3546:3546) (3487:3487:3487))
        (PORT d[9] (3647:3647:3647) (3497:3497:3497))
        (PORT d[10] (2502:2502:2502) (2524:2524:2524))
        (PORT d[11] (4641:4641:4641) (4575:4575:4575))
        (PORT d[12] (3835:3835:3835) (3612:3612:3612))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (3953:3953:3953))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (PORT d[0] (4505:4505:4505) (4367:4367:4367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (4006:4006:4006))
        (PORT d[1] (3543:3543:3543) (3489:3489:3489))
        (PORT d[2] (2917:2917:2917) (2856:2856:2856))
        (PORT d[3] (2277:2277:2277) (2193:2193:2193))
        (PORT d[4] (3502:3502:3502) (3481:3481:3481))
        (PORT d[5] (2800:2800:2800) (2768:2768:2768))
        (PORT d[6] (2733:2733:2733) (2715:2715:2715))
        (PORT d[7] (3503:3503:3503) (3341:3341:3341))
        (PORT d[8] (2314:2314:2314) (2234:2234:2234))
        (PORT d[9] (3770:3770:3770) (3757:3757:3757))
        (PORT d[10] (3294:3294:3294) (3166:3166:3166))
        (PORT d[11] (4201:4201:4201) (4136:4136:4136))
        (PORT d[12] (3733:3733:3733) (3666:3666:3666))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2687:2687:2687))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (2487:2487:2487) (2383:2383:2383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1151:1151:1151))
        (PORT clk (2203:2203:2203) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2638:2638:2638))
        (PORT d[1] (3783:3783:3783) (3694:3694:3694))
        (PORT d[2] (1617:1617:1617) (1572:1572:1572))
        (PORT d[3] (3136:3136:3136) (3024:3024:3024))
        (PORT d[4] (1427:1427:1427) (1421:1421:1421))
        (PORT d[5] (4614:4614:4614) (4540:4540:4540))
        (PORT d[6] (2243:2243:2243) (2173:2173:2173))
        (PORT d[7] (2106:2106:2106) (2068:2068:2068))
        (PORT d[8] (5478:5478:5478) (5477:5477:5477))
        (PORT d[9] (2281:2281:2281) (2214:2214:2214))
        (PORT d[10] (3379:3379:3379) (3448:3448:3448))
        (PORT d[11] (5560:5560:5560) (5459:5459:5459))
        (PORT d[12] (2715:2715:2715) (2657:2657:2657))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2420:2420:2420))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (PORT d[0] (2841:2841:2841) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1481:1481:1481))
        (PORT datab (1713:1713:1713) (1676:1676:1676))
        (PORT datac (1521:1521:1521) (1408:1408:1408))
        (PORT datad (1017:1017:1017) (1016:1016:1016))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1482:1482:1482))
        (PORT datab (2549:2549:2549) (2397:2397:2397))
        (PORT datac (2124:2124:2124) (2031:2031:2031))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4286:4286:4286))
        (PORT d[1] (2955:2955:2955) (2943:2943:2943))
        (PORT d[2] (2958:2958:2958) (2924:2924:2924))
        (PORT d[3] (2803:2803:2803) (2648:2648:2648))
        (PORT d[4] (3162:3162:3162) (3149:3149:3149))
        (PORT d[5] (2565:2565:2565) (2577:2577:2577))
        (PORT d[6] (3466:3466:3466) (3426:3426:3426))
        (PORT d[7] (3140:3140:3140) (2993:2993:2993))
        (PORT d[8] (3023:3023:3023) (2869:2869:2869))
        (PORT d[9] (3869:3869:3869) (3891:3891:3891))
        (PORT d[10] (3072:3072:3072) (2907:2907:2907))
        (PORT d[11] (3307:3307:3307) (3282:3282:3282))
        (PORT d[12] (3052:3052:3052) (2975:2975:2975))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4126:4126:4126) (4071:4071:4071))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT d[0] (3904:3904:3904) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2395:2395:2395))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3404:3404:3404))
        (PORT d[1] (4275:4275:4275) (4111:4111:4111))
        (PORT d[2] (2398:2398:2398) (2265:2265:2265))
        (PORT d[3] (2396:2396:2396) (2272:2272:2272))
        (PORT d[4] (4563:4563:4563) (4535:4535:4535))
        (PORT d[5] (4006:4006:4006) (3997:3997:3997))
        (PORT d[6] (5207:5207:5207) (5281:5281:5281))
        (PORT d[7] (3454:3454:3454) (3315:3315:3315))
        (PORT d[8] (5190:5190:5190) (5137:5137:5137))
        (PORT d[9] (3855:3855:3855) (3770:3770:3770))
        (PORT d[10] (3943:3943:3943) (3986:3986:3986))
        (PORT d[11] (4892:4892:4892) (4776:4776:4776))
        (PORT d[12] (2579:2579:2579) (2479:2479:2479))
        (PORT clk (2198:2198:2198) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (3297:3297:3297))
        (PORT clk (2198:2198:2198) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2192:2192:2192))
        (PORT d[0] (4099:4099:4099) (3834:3834:3834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3531:3531:3531))
        (PORT d[1] (3672:3672:3672) (3654:3654:3654))
        (PORT d[2] (3587:3587:3587) (3525:3525:3525))
        (PORT d[3] (3739:3739:3739) (3574:3574:3574))
        (PORT d[4] (3193:3193:3193) (3201:3201:3201))
        (PORT d[5] (2880:2880:2880) (2870:2870:2870))
        (PORT d[6] (1749:1749:1749) (1737:1737:1737))
        (PORT d[7] (4424:4424:4424) (4153:4153:4153))
        (PORT d[8] (4564:4564:4564) (4280:4280:4280))
        (PORT d[9] (2920:2920:2920) (2990:2990:2990))
        (PORT d[10] (4312:4312:4312) (4028:4028:4028))
        (PORT d[11] (3669:3669:3669) (3683:3683:3683))
        (PORT d[12] (3804:3804:3804) (3650:3650:3650))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3284:3284:3284))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT d[0] (3627:3627:3627) (3465:3465:3465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (2988:2988:2988))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4390:4390:4390))
        (PORT d[1] (7032:7032:7032) (6660:6660:6660))
        (PORT d[2] (3619:3619:3619) (3363:3363:3363))
        (PORT d[3] (3923:3923:3923) (3633:3633:3633))
        (PORT d[4] (4505:4505:4505) (4414:4414:4414))
        (PORT d[5] (4596:4596:4596) (4558:4558:4558))
        (PORT d[6] (3011:3011:3011) (2999:2999:2999))
        (PORT d[7] (5751:5751:5751) (5496:5496:5496))
        (PORT d[8] (3908:3908:3908) (3866:3866:3866))
        (PORT d[9] (3327:3327:3327) (3193:3193:3193))
        (PORT d[10] (2836:2836:2836) (2846:2846:2846))
        (PORT d[11] (4634:4634:4634) (4568:4568:4568))
        (PORT d[12] (3769:3769:3769) (3536:3536:3536))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3233:3233:3233))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (4460:4460:4460) (4127:4127:4127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4132:4132:4132))
        (PORT d[1] (3963:3963:3963) (3939:3939:3939))
        (PORT d[2] (3918:3918:3918) (3855:3855:3855))
        (PORT d[3] (4033:4033:4033) (3857:3857:3857))
        (PORT d[4] (3475:3475:3475) (3472:3472:3472))
        (PORT d[5] (3383:3383:3383) (3326:3326:3326))
        (PORT d[6] (1708:1708:1708) (1703:1703:1703))
        (PORT d[7] (4756:4756:4756) (4478:4478:4478))
        (PORT d[8] (4603:4603:4603) (4325:4325:4325))
        (PORT d[9] (2641:2641:2641) (2701:2701:2701))
        (PORT d[10] (4690:4690:4690) (4398:4398:4398))
        (PORT d[11] (3990:3990:3990) (3994:3994:3994))
        (PORT d[12] (3748:3748:3748) (3603:3603:3603))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3596:3596:3596))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (PORT d[0] (2824:2824:2824) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3285:3285:3285))
        (PORT clk (2199:2199:2199) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4692:4692:4692))
        (PORT d[1] (6693:6693:6693) (6338:6338:6338))
        (PORT d[2] (4239:4239:4239) (3935:3935:3935))
        (PORT d[3] (4255:4255:4255) (3957:3957:3957))
        (PORT d[4] (4149:4149:4149) (4069:4069:4069))
        (PORT d[5] (4918:4918:4918) (4868:4868:4868))
        (PORT d[6] (3044:3044:3044) (3023:3023:3023))
        (PORT d[7] (6073:6073:6073) (5810:5810:5810))
        (PORT d[8] (3898:3898:3898) (3856:3856:3856))
        (PORT d[9] (3662:3662:3662) (3518:3518:3518))
        (PORT d[10] (2494:2494:2494) (2511:2511:2511))
        (PORT d[11] (4623:4623:4623) (4555:4555:4555))
        (PORT d[12] (4104:4104:4104) (3854:3854:3854))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2223:2223:2223))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (PORT d[0] (3557:3557:3557) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4304:4304:4304))
        (PORT d[1] (3277:3277:3277) (3230:3230:3230))
        (PORT d[2] (2623:2623:2623) (2550:2550:2550))
        (PORT d[3] (3715:3715:3715) (3529:3529:3529))
        (PORT d[4] (3146:3146:3146) (3135:3135:3135))
        (PORT d[5] (2910:2910:2910) (2900:2900:2900))
        (PORT d[6] (3720:3720:3720) (3672:3672:3672))
        (PORT d[7] (3431:3431:3431) (3273:3273:3273))
        (PORT d[8] (3573:3573:3573) (3373:3373:3373))
        (PORT d[9] (3573:3573:3573) (3619:3619:3619))
        (PORT d[10] (3569:3569:3569) (3358:3358:3358))
        (PORT d[11] (2844:2844:2844) (2820:2820:2820))
        (PORT d[12] (3011:3011:3011) (2934:2934:2934))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4420:4420:4420) (4352:4352:4352))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT d[0] (4603:4603:4603) (4291:4291:4291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2126:2126:2126))
        (PORT clk (2209:2209:2209) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2059:2059:2059))
        (PORT d[1] (4283:4283:4283) (4121:4121:4121))
        (PORT d[2] (2722:2722:2722) (2576:2576:2576))
        (PORT d[3] (2665:2665:2665) (2523:2523:2523))
        (PORT d[4] (5127:5127:5127) (5061:5061:5061))
        (PORT d[5] (4342:4342:4342) (4312:4312:4312))
        (PORT d[6] (5594:5594:5594) (5652:5652:5652))
        (PORT d[7] (3752:3752:3752) (3604:3604:3604))
        (PORT d[8] (5159:5159:5159) (5099:5099:5099))
        (PORT d[9] (4184:4184:4184) (4083:4083:4083))
        (PORT d[10] (3233:3233:3233) (3261:3261:3261))
        (PORT d[11] (4210:4210:4210) (4112:4112:4112))
        (PORT d[12] (2222:2222:2222) (2132:2132:2132))
        (PORT clk (2205:2205:2205) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (4022:4022:4022))
        (PORT clk (2205:2205:2205) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2200:2200:2200))
        (PORT d[0] (4259:4259:4259) (4110:4110:4110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1823:1823:1823) (1815:1815:1815))
        (PORT datab (2450:2450:2450) (2320:2320:2320))
        (PORT datac (1436:1436:1436) (1307:1307:1307))
        (PORT datad (2033:2033:2033) (2025:2025:2025))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1824:1824:1824) (1816:1816:1816))
        (PORT datab (1512:1512:1512) (1390:1390:1390))
        (PORT datac (1540:1540:1540) (1478:1478:1478))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (327:327:327) (413:413:413))
        (PORT datad (1286:1286:1286) (1231:1231:1231))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (625:625:625) (695:695:695))
        (PORT sload (1327:1327:1327) (1346:1346:1346))
        (PORT ena (1352:1352:1352) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1158:1158:1158))
        (PORT datab (1712:1712:1712) (1671:1671:1671))
        (PORT datac (1500:1500:1500) (1461:1461:1461))
        (PORT datad (1907:1907:1907) (1721:1721:1721))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1497:1497:1497))
        (PORT datab (1602:1602:1602) (1428:1428:1428))
        (PORT datac (1935:1935:1935) (1747:1747:1747))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1168:1168:1168))
        (PORT datab (2113:2113:2113) (2101:2101:2101))
        (PORT datac (1249:1249:1249) (1154:1154:1154))
        (PORT datad (1506:1506:1506) (1455:1455:1455))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1159:1159:1159))
        (PORT datab (1583:1583:1583) (1465:1465:1465))
        (PORT datac (2456:2456:2456) (2332:2332:2332))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (974:974:974))
        (PORT datab (820:820:820) (829:829:829))
        (PORT datac (968:968:968) (910:910:910))
        (PORT datad (790:790:790) (818:818:818))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (478:478:478))
        (PORT datac (5314:5314:5314) (5566:5566:5566))
        (PORT datad (394:394:394) (416:416:416))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1059:1059:1059) (1026:1026:1026))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1086:1086:1086))
        (PORT datab (639:639:639) (606:606:606))
        (PORT datac (258:258:258) (298:298:298))
        (PORT datad (377:377:377) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1318:1318:1318) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (442:442:442))
        (PORT datac (1189:1189:1189) (1141:1141:1141))
        (PORT datad (1091:1091:1091) (1100:1100:1100))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3749:3749:3749))
        (PORT d[1] (3533:3533:3533) (3491:3491:3491))
        (PORT d[2] (3381:3381:3381) (3341:3341:3341))
        (PORT d[3] (3449:3449:3449) (3282:3282:3282))
        (PORT d[4] (3147:3147:3147) (3117:3117:3117))
        (PORT d[5] (3354:3354:3354) (3229:3229:3229))
        (PORT d[6] (3030:3030:3030) (2997:2997:2997))
        (PORT d[7] (3776:3776:3776) (3598:3598:3598))
        (PORT d[8] (3956:3956:3956) (3741:3741:3741))
        (PORT d[9] (3217:3217:3217) (3274:3274:3274))
        (PORT d[10] (3394:3394:3394) (3222:3222:3222))
        (PORT d[11] (3483:3483:3483) (3439:3439:3439))
        (PORT d[12] (3705:3705:3705) (3601:3601:3601))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3705:3705:3705))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (PORT d[0] (4264:4264:4264) (4103:4103:4103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3819:3819:3819))
        (PORT clk (2176:2176:2176) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3091:3091:3091))
        (PORT d[1] (3644:3644:3644) (3502:3502:3502))
        (PORT d[2] (3072:3072:3072) (2917:2917:2917))
        (PORT d[3] (2996:2996:2996) (2838:2838:2838))
        (PORT d[4] (4577:4577:4577) (4554:4554:4554))
        (PORT d[5] (4236:4236:4236) (4187:4187:4187))
        (PORT d[6] (4961:4961:4961) (5045:5045:5045))
        (PORT d[7] (3147:3147:3147) (3012:3012:3012))
        (PORT d[8] (4849:4849:4849) (4799:4799:4799))
        (PORT d[9] (3541:3541:3541) (3470:3470:3470))
        (PORT d[10] (3270:3270:3270) (3335:3335:3335))
        (PORT d[11] (4231:4231:4231) (4139:4139:4139))
        (PORT d[12] (3157:3157:3157) (3006:3006:3006))
        (PORT clk (2172:2172:2172) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4352:4352:4352) (4302:4302:4302))
        (PORT clk (2172:2172:2172) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2165:2165:2165))
        (PORT d[0] (4638:4638:4638) (4348:4348:4348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4155:4155:4155))
        (PORT d[1] (3940:3940:3940) (3874:3874:3874))
        (PORT d[2] (3191:3191:3191) (3095:3095:3095))
        (PORT d[3] (4104:4104:4104) (3919:3919:3919))
        (PORT d[4] (4204:4204:4204) (4179:4179:4179))
        (PORT d[5] (3827:3827:3827) (3775:3775:3775))
        (PORT d[6] (3080:3080:3080) (3030:3030:3030))
        (PORT d[7] (4472:4472:4472) (4287:4287:4287))
        (PORT d[8] (3623:3623:3623) (3612:3612:3612))
        (PORT d[9] (2581:2581:2581) (2639:2639:2639))
        (PORT d[10] (4656:4656:4656) (4432:4432:4432))
        (PORT d[11] (3836:3836:3836) (3787:3787:3787))
        (PORT d[12] (1811:1811:1811) (1772:1772:1772))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3202:3202:3202))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (PORT d[0] (1788:1788:1788) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2375:2375:2375))
        (PORT clk (2233:2233:2233) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1752:1752:1752))
        (PORT d[1] (4490:4490:4490) (4311:4311:4311))
        (PORT d[2] (4531:4531:4531) (4398:4398:4398))
        (PORT d[3] (4910:4910:4910) (4683:4683:4683))
        (PORT d[4] (2103:2103:2103) (2003:2003:2003))
        (PORT d[5] (3598:3598:3598) (3565:3565:3565))
        (PORT d[6] (2947:2947:2947) (2885:2885:2885))
        (PORT d[7] (4499:4499:4499) (4326:4326:4326))
        (PORT d[8] (4162:4162:4162) (4051:4051:4051))
        (PORT d[9] (4695:4695:4695) (4508:4508:4508))
        (PORT d[10] (2414:2414:2414) (2399:2399:2399))
        (PORT d[11] (3877:3877:3877) (3766:3766:3766))
        (PORT d[12] (1850:1850:1850) (1765:1765:1765))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2587:2587:2587))
        (PORT clk (2229:2229:2229) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (PORT d[0] (2482:2482:2482) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3497:3497:3497))
        (PORT d[1] (3245:3245:3245) (3208:3208:3208))
        (PORT d[2] (3017:3017:3017) (2973:2973:2973))
        (PORT d[3] (3109:3109:3109) (2950:2950:2950))
        (PORT d[4] (2804:2804:2804) (2801:2801:2801))
        (PORT d[5] (3626:3626:3626) (3503:3503:3503))
        (PORT d[6] (3079:3079:3079) (3046:3046:3046))
        (PORT d[7] (3435:3435:3435) (3281:3281:3281))
        (PORT d[8] (3411:3411:3411) (3249:3249:3249))
        (PORT d[9] (3240:3240:3240) (3299:3299:3299))
        (PORT d[10] (3632:3632:3632) (3420:3420:3420))
        (PORT d[11] (3586:3586:3586) (3547:3547:3547))
        (PORT d[12] (3375:3375:3375) (3285:3285:3285))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4038:4038:4038))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (4305:4305:4305) (4016:4016:4016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3549:3549:3549))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3421:3421:3421))
        (PORT d[1] (4250:4250:4250) (4087:4087:4087))
        (PORT d[2] (2706:2706:2706) (2563:2563:2563))
        (PORT d[3] (2713:2713:2713) (2572:2572:2572))
        (PORT d[4] (4941:4941:4941) (4890:4890:4890))
        (PORT d[5] (4029:4029:4029) (4019:4019:4019))
        (PORT d[6] (5233:5233:5233) (5305:5305:5305))
        (PORT d[7] (3139:3139:3139) (3005:3005:3005))
        (PORT d[8] (4874:4874:4874) (4827:4827:4827))
        (PORT d[9] (3867:3867:3867) (3787:3787:3787))
        (PORT d[10] (3621:3621:3621) (3674:3674:3674))
        (PORT d[11] (4606:4606:4606) (4500:4500:4500))
        (PORT d[12] (3437:3437:3437) (3276:3276:3276))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (3743:3743:3743))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (PORT d[0] (3939:3939:3939) (3806:3806:3806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (4750:4750:4750))
        (PORT d[1] (4642:4642:4642) (4599:4599:4599))
        (PORT d[2] (4579:4579:4579) (4468:4468:4468))
        (PORT d[3] (4734:4734:4734) (4530:4530:4530))
        (PORT d[4] (3233:3233:3233) (3269:3269:3269))
        (PORT d[5] (4114:4114:4114) (4048:4048:4048))
        (PORT d[6] (1427:1427:1427) (1401:1401:1401))
        (PORT d[7] (5421:5421:5421) (5126:5126:5126))
        (PORT d[8] (5258:5258:5258) (4955:4955:4955))
        (PORT d[9] (2967:2967:2967) (3031:3031:3031))
        (PORT d[10] (1967:1967:1967) (1909:1909:1909))
        (PORT d[11] (4684:4684:4684) (4665:4665:4665))
        (PORT d[12] (4421:4421:4421) (4262:4262:4262))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3602:3602:3602))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (2903:2903:2903) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3073:3073:3073))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3718:3718:3718))
        (PORT d[1] (6014:6014:6014) (5668:5668:5668))
        (PORT d[2] (4225:4225:4225) (4098:4098:4098))
        (PORT d[3] (5185:5185:5185) (4971:4971:4971))
        (PORT d[4] (4411:4411:4411) (4266:4266:4266))
        (PORT d[5] (5003:5003:5003) (4962:4962:4962))
        (PORT d[6] (3362:3362:3362) (3329:3329:3329))
        (PORT d[7] (5409:5409:5409) (5126:5126:5126))
        (PORT d[8] (3506:3506:3506) (3445:3445:3445))
        (PORT d[9] (3726:3726:3726) (3604:3604:3604))
        (PORT d[10] (2185:2185:2185) (2188:2188:2188))
        (PORT d[11] (4831:4831:4831) (4710:4710:4710))
        (PORT d[12] (3450:3450:3450) (3234:3234:3234))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (2788:2788:2788))
        (PORT clk (2212:2212:2212) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (PORT d[0] (2894:2894:2894) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1065:1065:1065))
        (PORT datab (2495:2495:2495) (2338:2338:2338))
        (PORT datac (1765:1765:1765) (1729:1729:1729))
        (PORT datad (1436:1436:1436) (1439:1439:1439))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1059:1059:1059))
        (PORT datab (2345:2345:2345) (2277:2277:2277))
        (PORT datac (1816:1816:1816) (1699:1699:1699))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3907:3907:3907))
        (PORT d[1] (4668:4668:4668) (4626:4626:4626))
        (PORT d[2] (4592:4592:4592) (4483:4483:4483))
        (PORT d[3] (4739:4739:4739) (4547:4547:4547))
        (PORT d[4] (3245:3245:3245) (3282:3282:3282))
        (PORT d[5] (4393:4393:4393) (4315:4315:4315))
        (PORT d[6] (1388:1388:1388) (1363:1363:1363))
        (PORT d[7] (5429:5429:5429) (5135:5135:5135))
        (PORT d[8] (3385:3385:3385) (3343:3343:3343))
        (PORT d[9] (2938:2938:2938) (2990:2990:2990))
        (PORT d[10] (1961:1961:1961) (1902:1902:1902))
        (PORT d[11] (4652:4652:4652) (4634:4634:4634))
        (PORT d[12] (4422:4422:4422) (4259:4259:4259))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (2890:2890:2890))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (4095:4095:4095) (3783:3783:3783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2766:2766:2766))
        (PORT clk (2215:2215:2215) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3427:3427:3427))
        (PORT d[1] (5693:5693:5693) (5354:5354:5354))
        (PORT d[2] (4250:4250:4250) (4123:4123:4123))
        (PORT d[3] (5133:5133:5133) (4921:4921:4921))
        (PORT d[4] (4069:4069:4069) (3945:3945:3945))
        (PORT d[5] (5051:5051:5051) (5008:5008:5008))
        (PORT d[6] (2670:2670:2670) (2671:2671:2671))
        (PORT d[7] (5369:5369:5369) (5086:5086:5086))
        (PORT d[8] (3474:3474:3474) (3412:3412:3412))
        (PORT d[9] (3725:3725:3725) (3604:3604:3604))
        (PORT d[10] (2463:2463:2463) (2457:2457:2457))
        (PORT d[11] (4544:4544:4544) (4435:4435:4435))
        (PORT d[12] (3435:3435:3435) (3219:3219:3219))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2775:2775:2775))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (PORT d[0] (4260:4260:4260) (3995:3995:3995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (3914:3914:3914))
        (PORT d[1] (4619:4619:4619) (4576:4576:4576))
        (PORT d[2] (4306:4306:4306) (4230:4230:4230))
        (PORT d[3] (4410:4410:4410) (4229:4229:4229))
        (PORT d[4] (3857:3857:3857) (3842:3842:3842))
        (PORT d[5] (4110:4110:4110) (4047:4047:4047))
        (PORT d[6] (2377:2377:2377) (2348:2348:2348))
        (PORT d[7] (5137:5137:5137) (4852:4852:4852))
        (PORT d[8] (4969:4969:4969) (4683:4683:4683))
        (PORT d[9] (2642:2642:2642) (2712:2712:2712))
        (PORT d[10] (5011:5011:5011) (4703:4703:4703))
        (PORT d[11] (4320:4320:4320) (4314:4314:4314))
        (PORT d[12] (4140:4140:4140) (3991:3991:3991))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3566:3566:3566))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT d[0] (3026:3026:3026) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3340:3340:3340))
        (PORT clk (2216:2216:2216) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3745:3745:3745))
        (PORT d[1] (5997:5997:5997) (5652:5652:5652))
        (PORT d[2] (4604:4604:4604) (4474:4474:4474))
        (PORT d[3] (5441:5441:5441) (5216:5216:5216))
        (PORT d[4] (4409:4409:4409) (4276:4276:4276))
        (PORT d[5] (5378:5378:5378) (5331:5331:5331))
        (PORT d[6] (3378:3378:3378) (3346:3346:3346))
        (PORT d[7] (5692:5692:5692) (5399:5399:5399))
        (PORT d[8] (3791:3791:3791) (3720:3720:3720))
        (PORT d[9] (3728:3728:3728) (3608:3608:3608))
        (PORT d[10] (2803:2803:2803) (2776:2776:2776))
        (PORT d[11] (4887:4887:4887) (4767:4767:4767))
        (PORT d[12] (3490:3490:3490) (3275:3275:3275))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4444:4444:4444))
        (PORT clk (2212:2212:2212) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2206:2206:2206))
        (PORT d[0] (5438:5438:5438) (5182:5182:5182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1609:1609:1609))
        (PORT d[1] (1363:1363:1363) (1323:1323:1323))
        (PORT d[2] (3193:3193:3193) (3121:3121:3121))
        (PORT d[3] (3374:3374:3374) (3271:3271:3271))
        (PORT d[4] (4219:4219:4219) (4193:4193:4193))
        (PORT d[5] (3502:3502:3502) (3455:3455:3455))
        (PORT d[6] (1323:1323:1323) (1268:1268:1268))
        (PORT d[7] (1677:1677:1677) (1616:1616:1616))
        (PORT d[8] (2026:2026:2026) (1973:1973:1973))
        (PORT d[9] (2572:2572:2572) (2605:2605:2605))
        (PORT d[10] (1994:1994:1994) (1927:1927:1927))
        (PORT d[11] (1767:1767:1767) (1717:1717:1717))
        (PORT d[12] (2155:2155:2155) (2038:2038:2038))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2410:2410:2410))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (1875:1875:1875) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1381:1381:1381))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2254:2254:2254))
        (PORT d[1] (1334:1334:1334) (1299:1299:1299))
        (PORT d[2] (1972:1972:1972) (1910:1910:1910))
        (PORT d[3] (1600:1600:1600) (1564:1564:1564))
        (PORT d[4] (1153:1153:1153) (1159:1159:1159))
        (PORT d[5] (3292:3292:3292) (3248:3248:3248))
        (PORT d[6] (2020:2020:2020) (1984:1984:1984))
        (PORT d[7] (2001:2001:2001) (1944:1944:1944))
        (PORT d[8] (4798:4798:4798) (4676:4676:4676))
        (PORT d[9] (1923:1923:1923) (1868:1868:1868))
        (PORT d[10] (835:835:835) (862:862:862))
        (PORT d[11] (884:884:884) (913:913:913))
        (PORT d[12] (2144:2144:2144) (2114:2114:2114))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1233:1233:1233))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (PORT d[0] (1485:1485:1485) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4403:4403:4403))
        (PORT d[1] (4309:4309:4309) (4279:4279:4279))
        (PORT d[2] (4292:4292:4292) (4222:4222:4222))
        (PORT d[3] (4380:4380:4380) (4197:4197:4197))
        (PORT d[4] (3855:3855:3855) (3840:3840:3840))
        (PORT d[5] (3767:3767:3767) (3705:3705:3705))
        (PORT d[6] (2092:2092:2092) (2077:2077:2077))
        (PORT d[7] (5093:5093:5093) (4806:4806:4806))
        (PORT d[8] (4940:4940:4940) (4651:4651:4651))
        (PORT d[9] (2611:2611:2611) (2678:2678:2678))
        (PORT d[10] (5016:5016:5016) (4716:4716:4716))
        (PORT d[11] (4353:4353:4353) (4345:4345:4345))
        (PORT d[12] (4096:4096:4096) (3946:3946:3946))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3241:3241:3241))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (3513:3513:3513) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3364:3364:3364))
        (PORT clk (2203:2203:2203) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4038:4038:4038))
        (PORT d[1] (6389:6389:6389) (6042:6042:6042))
        (PORT d[2] (4877:4877:4877) (4730:4730:4730))
        (PORT d[3] (4590:4590:4590) (4279:4279:4279))
        (PORT d[4] (4678:4678:4678) (4527:4527:4527))
        (PORT d[5] (5422:5422:5422) (5377:5377:5377))
        (PORT d[6] (3021:3021:3021) (3011:3011:3011))
        (PORT d[7] (5991:5991:5991) (5681:5681:5681))
        (PORT d[8] (3539:3539:3539) (3480:3480:3480))
        (PORT d[9] (3706:3706:3706) (3589:3589:3589))
        (PORT d[10] (2505:2505:2505) (2534:2534:2534))
        (PORT d[11] (4328:4328:4328) (4265:4265:4265))
        (PORT d[12] (3802:3802:3802) (3580:3580:3580))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (3950:3950:3950))
        (PORT clk (2199:2199:2199) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2194:2194:2194))
        (PORT d[0] (4495:4495:4495) (4369:4369:4369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1482:1482:1482))
        (PORT datab (1236:1236:1236) (1147:1147:1147))
        (PORT datac (1673:1673:1673) (1639:1639:1639))
        (PORT datad (1020:1020:1020) (1019:1019:1019))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1483:1483:1483))
        (PORT datab (2834:2834:2834) (2614:2614:2614))
        (PORT datac (1662:1662:1662) (1615:1615:1615))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (302:302:302) (382:382:382))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (626:626:626) (695:695:695))
        (PORT sload (1327:1327:1327) (1346:1346:1346))
        (PORT ena (1352:1352:1352) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2400:2400:2400) (2237:2237:2237))
        (PORT datab (1063:1063:1063) (1072:1072:1072))
        (PORT datac (2079:2079:2079) (1950:1950:1950))
        (PORT datad (1048:1048:1048) (1059:1059:1059))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2177:2177:2177))
        (PORT datab (1095:1095:1095) (1096:1096:1096))
        (PORT datac (1142:1142:1142) (1051:1051:1051))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1448:1448:1448))
        (PORT datab (2667:2667:2667) (2498:2498:2498))
        (PORT datac (1652:1652:1652) (1645:1645:1645))
        (PORT datad (1068:1068:1068) (1089:1089:1089))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2228:2228:2228) (2013:2013:2013))
        (PORT datac (1653:1653:1653) (1646:1646:1646))
        (PORT datad (2418:2418:2418) (2198:2198:2198))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (879:879:879))
        (PORT datab (826:826:826) (863:863:863))
        (PORT datac (773:773:773) (786:786:786))
        (PORT datad (675:675:675) (634:634:634))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (703:703:703) (694:694:694))
        (PORT datac (780:780:780) (822:822:822))
        (PORT datad (5532:5532:5532) (5753:5753:5753))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1276:1276:1276) (1274:1274:1274))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1085:1085:1085))
        (PORT datab (379:379:379) (371:371:371))
        (PORT datac (255:255:255) (296:296:296))
        (PORT datad (607:607:607) (566:566:566))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1318:1318:1318) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (446:446:446))
        (PORT datac (708:708:708) (711:711:711))
        (PORT datad (1092:1092:1092) (1101:1101:1101))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (3424:3424:3424))
        (PORT d[1] (2611:2611:2611) (2548:2548:2548))
        (PORT d[2] (5051:5051:5051) (4991:4991:4991))
        (PORT d[3] (4981:4981:4981) (4835:4835:4835))
        (PORT d[4] (4288:4288:4288) (4173:4173:4173))
        (PORT d[5] (4526:4526:4526) (4470:4470:4470))
        (PORT d[6] (2692:2692:2692) (2540:2540:2540))
        (PORT d[7] (5335:5335:5335) (5107:5107:5107))
        (PORT d[8] (5231:5231:5231) (4985:4985:4985))
        (PORT d[9] (1875:1875:1875) (1899:1899:1899))
        (PORT d[10] (4965:4965:4965) (4730:4730:4730))
        (PORT d[11] (2775:2775:2775) (2630:2630:2630))
        (PORT d[12] (3023:3023:3023) (2860:2860:2860))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2823:2823:2823))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT d[0] (4631:4631:4631) (4611:4611:4611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1712:1712:1712))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3678:3678:3678))
        (PORT d[1] (2433:2433:2433) (2318:2318:2318))
        (PORT d[2] (4133:4133:4133) (3988:3988:3988))
        (PORT d[3] (5168:5168:5168) (4931:4931:4931))
        (PORT d[4] (4694:4694:4694) (4696:4696:4696))
        (PORT d[5] (4877:4877:4877) (4761:4761:4761))
        (PORT d[6] (5087:5087:5087) (5089:5089:5089))
        (PORT d[7] (3823:3823:3823) (3796:3796:3796))
        (PORT d[8] (5135:5135:5135) (5031:5031:5031))
        (PORT d[9] (5495:5495:5495) (5248:5248:5248))
        (PORT d[10] (3720:3720:3720) (3790:3790:3790))
        (PORT d[11] (4697:4697:4697) (4636:4636:4636))
        (PORT d[12] (4108:4108:4108) (3946:3946:3946))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (3834:3834:3834))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT d[0] (3230:3230:3230) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3093:3093:3093))
        (PORT d[1] (3952:3952:3952) (3869:3869:3869))
        (PORT d[2] (4357:4357:4357) (4313:4313:4313))
        (PORT d[3] (4852:4852:4852) (4680:4680:4680))
        (PORT d[4] (3993:3993:3993) (3905:3905:3905))
        (PORT d[5] (3853:3853:3853) (3819:3819:3819))
        (PORT d[6] (3035:3035:3035) (2872:2872:2872))
        (PORT d[7] (4684:4684:4684) (4470:4470:4470))
        (PORT d[8] (4634:4634:4634) (4411:4411:4411))
        (PORT d[9] (1881:1881:1881) (1901:1901:1901))
        (PORT d[10] (4586:4586:4586) (4351:4351:4351))
        (PORT d[11] (3088:3088:3088) (2951:2951:2951))
        (PORT d[12] (2972:2972:2972) (2802:2802:2802))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4702:4702:4702) (4617:4617:4617))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT d[0] (4187:4187:4187) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (1963:1963:1963))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (3950:3950:3950))
        (PORT d[1] (2427:2427:2427) (2321:2321:2321))
        (PORT d[2] (3477:3477:3477) (3357:3357:3357))
        (PORT d[3] (4494:4494:4494) (4280:4280:4280))
        (PORT d[4] (4697:4697:4697) (4685:4685:4685))
        (PORT d[5] (4854:4854:4854) (4801:4801:4801))
        (PORT d[6] (4436:4436:4436) (4467:4467:4467))
        (PORT d[7] (4076:4076:4076) (4003:4003:4003))
        (PORT d[8] (5522:5522:5522) (5525:5525:5525))
        (PORT d[9] (4794:4794:4794) (4568:4568:4568))
        (PORT d[10] (3403:3403:3403) (3485:3485:3485))
        (PORT d[11] (4763:4763:4763) (4709:4709:4709))
        (PORT d[12] (3775:3775:3775) (3621:3621:3621))
        (PORT clk (2184:2184:2184) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (1937:1937:1937))
        (PORT clk (2184:2184:2184) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (PORT d[0] (2493:2493:2493) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2323:2323:2323) (2302:2302:2302))
        (PORT datab (902:902:902) (813:813:813))
        (PORT datac (1650:1650:1650) (1501:1501:1501))
        (PORT datad (2962:2962:2962) (2905:2905:2905))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2782:2782:2782))
        (PORT d[1] (3915:3915:3915) (3832:3832:3832))
        (PORT d[2] (4357:4357:4357) (4312:4312:4312))
        (PORT d[3] (4292:4292:4292) (4166:4166:4166))
        (PORT d[4] (4190:4190:4190) (4075:4075:4075))
        (PORT d[5] (3853:3853:3853) (3818:3818:3818))
        (PORT d[6] (3043:3043:3043) (2881:2881:2881))
        (PORT d[7] (4622:4622:4622) (4395:4395:4395))
        (PORT d[8] (4661:4661:4661) (4447:4447:4447))
        (PORT d[9] (1861:1861:1861) (1885:1885:1885))
        (PORT d[10] (4286:4286:4286) (4071:4071:4071))
        (PORT d[11] (3139:3139:3139) (2995:2995:2995))
        (PORT d[12] (3686:3686:3686) (3492:3492:3492))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4591:4591:4591))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (PORT d[0] (3294:3294:3294) (3123:3123:3123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1922:1922:1922))
        (PORT clk (2186:2186:2186) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3632:3632:3632))
        (PORT d[1] (2424:2424:2424) (2311:2311:2311))
        (PORT d[2] (3471:3471:3471) (3352:3352:3352))
        (PORT d[3] (4533:4533:4533) (4325:4325:4325))
        (PORT d[4] (5038:5038:5038) (5023:5023:5023))
        (PORT d[5] (4624:4624:4624) (4595:4595:4595))
        (PORT d[6] (5753:5753:5753) (5748:5748:5748))
        (PORT d[7] (4061:4061:4061) (3988:3988:3988))
        (PORT d[8] (5522:5522:5522) (5524:5524:5524))
        (PORT d[9] (4832:4832:4832) (4614:4614:4614))
        (PORT d[10] (4687:4687:4687) (4742:4742:4742))
        (PORT d[11] (4730:4730:4730) (4676:4676:4676))
        (PORT d[12] (3800:3800:3800) (3644:3644:3644))
        (PORT clk (2182:2182:2182) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2223:2223:2223))
        (PORT clk (2182:2182:2182) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (PORT d[0] (3178:3178:3178) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2520:2520:2520))
        (PORT d[1] (2611:2611:2611) (2549:2549:2549))
        (PORT d[2] (4743:4743:4743) (4687:4687:4687))
        (PORT d[3] (4928:4928:4928) (4773:4773:4773))
        (PORT d[4] (4325:4325:4325) (4238:4238:4238))
        (PORT d[5] (4170:4170:4170) (4122:4122:4122))
        (PORT d[6] (2747:2747:2747) (2595:2595:2595))
        (PORT d[7] (4932:4932:4932) (4688:4688:4688))
        (PORT d[8] (4939:4939:4939) (4714:4714:4714))
        (PORT d[9] (1867:1867:1867) (1884:1884:1884))
        (PORT d[10] (4608:4608:4608) (4376:4376:4376))
        (PORT d[11] (2815:2815:2815) (2681:2681:2681))
        (PORT d[12] (3568:3568:3568) (3361:3361:3361))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (2897:2897:2897))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT d[0] (3408:3408:3408) (3414:3414:3414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1610:1610:1610))
        (PORT clk (2191:2191:2191) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (3971:3971:3971))
        (PORT d[1] (2101:2101:2101) (1988:1988:1988))
        (PORT d[2] (3801:3801:3801) (3670:3670:3670))
        (PORT d[3] (4859:4859:4859) (4643:4643:4643))
        (PORT d[4] (4703:4703:4703) (4706:4706:4706))
        (PORT d[5] (4894:4894:4894) (4840:4840:4840))
        (PORT d[6] (6067:6067:6067) (6054:6054:6054))
        (PORT d[7] (4117:4117:4117) (4043:4043:4043))
        (PORT d[8] (5190:5190:5190) (5086:5086:5086))
        (PORT d[9] (5166:5166:5166) (4941:4941:4941))
        (PORT d[10] (3399:3399:3399) (3484:3484:3484))
        (PORT d[11] (5047:5047:5047) (4987:4987:4987))
        (PORT d[12] (4087:4087:4087) (3923:3923:3923))
        (PORT clk (2187:2187:2187) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2500:2500:2500))
        (PORT clk (2187:2187:2187) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2182:2182:2182))
        (PORT d[0] (2816:2816:2816) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1728:1728:1728) (1592:1592:1592))
        (PORT datac (1399:1399:1399) (1265:1265:1265))
        (PORT datad (2962:2962:2962) (2905:2905:2905))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3696:3696:3696))
        (PORT d[1] (2572:2572:2572) (2512:2512:2512))
        (PORT d[2] (5094:5094:5094) (5034:5034:5034))
        (PORT d[3] (5281:5281:5281) (5118:5118:5118))
        (PORT d[4] (4591:4591:4591) (4489:4489:4489))
        (PORT d[5] (4500:4500:4500) (4445:4445:4445))
        (PORT d[6] (2708:2708:2708) (2542:2542:2542))
        (PORT d[7] (5369:5369:5369) (5139:5139:5139))
        (PORT d[8] (5264:5264:5264) (5017:5017:5017))
        (PORT d[9] (1861:1861:1861) (1885:1885:1885))
        (PORT d[10] (4965:4965:4965) (4731:4731:4731))
        (PORT d[11] (2504:2504:2504) (2382:2382:2382))
        (PORT d[12] (3087:3087:3087) (2927:2927:2927))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2928:2928:2928))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT d[0] (4887:4887:4887) (4808:4808:4808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2001:2001:2001))
        (PORT clk (2194:2194:2194) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3334:3334:3334))
        (PORT d[1] (2459:2459:2459) (2344:2344:2344))
        (PORT d[2] (4108:4108:4108) (3965:3965:3965))
        (PORT d[3] (5169:5169:5169) (4933:4933:4933))
        (PORT d[4] (4649:4649:4649) (4651:4651:4651))
        (PORT d[5] (4583:4583:4583) (4471:4471:4471))
        (PORT d[6] (5081:5081:5081) (5083:5083:5083))
        (PORT d[7] (3815:3815:3815) (3787:3787:3787))
        (PORT d[8] (4855:4855:4855) (4762:4762:4762))
        (PORT d[9] (4903:4903:4903) (4777:4777:4777))
        (PORT d[10] (3753:3753:3753) (3822:3822:3822))
        (PORT d[11] (3966:3966:3966) (3907:3907:3907))
        (PORT d[12] (4430:4430:4430) (4253:4253:4253))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2944:2944:2944))
        (PORT clk (2190:2190:2190) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (PORT d[0] (3191:3191:3191) (2981:2981:2981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2518:2518:2518))
        (PORT d[1] (3598:3598:3598) (3536:3536:3536))
        (PORT d[2] (4024:4024:4024) (3990:3990:3990))
        (PORT d[3] (4295:4295:4295) (4165:4165:4165))
        (PORT d[4] (3655:3655:3655) (3570:3570:3570))
        (PORT d[5] (3860:3860:3860) (3824:3824:3824))
        (PORT d[6] (3350:3350:3350) (3175:3175:3175))
        (PORT d[7] (4301:4301:4301) (4093:4093:4093))
        (PORT d[8] (4301:4301:4301) (4093:4093:4093))
        (PORT d[9] (1904:1904:1904) (1932:1932:1932))
        (PORT d[10] (4311:4311:4311) (4094:4094:4094))
        (PORT d[11] (3428:3428:3428) (3267:3267:3267))
        (PORT d[12] (3620:3620:3620) (3427:3427:3427))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4280:4280:4280))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (3352:3352:3352) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2240:2240:2240))
        (PORT clk (2179:2179:2179) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3649:3649:3649))
        (PORT d[1] (3454:3454:3454) (3348:3348:3348))
        (PORT d[2] (3146:3146:3146) (3039:3039:3039))
        (PORT d[3] (4126:4126:4126) (3919:3919:3919))
        (PORT d[4] (4724:4724:4724) (4733:4733:4733))
        (PORT d[5] (4334:4334:4334) (4314:4314:4314))
        (PORT d[6] (5745:5745:5745) (5738:5738:5738))
        (PORT d[7] (3787:3787:3787) (3727:3727:3727))
        (PORT d[8] (5500:5500:5500) (5500:5500:5500))
        (PORT d[9] (4823:4823:4823) (4604:4604:4604))
        (PORT d[10] (3374:3374:3374) (3454:3454:3454))
        (PORT d[11] (4317:4317:4317) (4268:4268:4268))
        (PORT d[12] (3449:3449:3449) (3306:3306:3306))
        (PORT clk (2175:2175:2175) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2703:2703:2703))
        (PORT clk (2175:2175:2175) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2171:2171:2171))
        (PORT d[0] (3192:3192:3192) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2502:2502:2502))
        (PORT d[1] (3581:3581:3581) (3517:3517:3517))
        (PORT d[2] (4023:4023:4023) (3989:3989:3989))
        (PORT d[3] (3931:3931:3931) (3814:3814:3814))
        (PORT d[4] (3644:3644:3644) (3569:3569:3569))
        (PORT d[5] (3507:3507:3507) (3480:3480:3480))
        (PORT d[6] (3364:3364:3364) (3190:3190:3190))
        (PORT d[7] (4306:4306:4306) (4091:4091:4091))
        (PORT d[8] (4611:4611:4611) (4392:4392:4392))
        (PORT d[9] (1919:1919:1919) (1950:1950:1950))
        (PORT d[10] (3945:3945:3945) (3737:3737:3737))
        (PORT d[11] (3407:3407:3407) (3262:3262:3262))
        (PORT d[12] (3605:3605:3605) (3412:3412:3412))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4315:4315:4315))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (PORT d[0] (2827:2827:2827) (2748:2748:2748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1976:1976:1976))
        (PORT clk (2175:2175:2175) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3633:3633:3633))
        (PORT d[1] (3472:3472:3472) (3365:3365:3365))
        (PORT d[2] (3114:3114:3114) (3008:3008:3008))
        (PORT d[3] (4180:4180:4180) (3982:3982:3982))
        (PORT d[4] (4718:4718:4718) (4729:4729:4729))
        (PORT d[5] (4531:4531:4531) (4492:4492:4492))
        (PORT d[6] (5730:5730:5730) (5722:5722:5722))
        (PORT d[7] (3746:3746:3746) (3687:3687:3687))
        (PORT d[8] (5197:5197:5197) (5213:5213:5213))
        (PORT d[9] (4477:4477:4477) (4263:4263:4263))
        (PORT d[10] (4352:4352:4352) (4426:4426:4426))
        (PORT d[11] (4430:4430:4430) (4389:4389:4389))
        (PORT d[12] (3473:3473:3473) (3330:3330:3330))
        (PORT clk (2171:2171:2171) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3283:3283:3283))
        (PORT clk (2171:2171:2171) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2167:2167:2167))
        (PORT d[0] (3042:3042:3042) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3411:3411:3411))
        (PORT d[1] (2911:2911:2911) (2839:2839:2839))
        (PORT d[2] (4703:4703:4703) (4647:4647:4647))
        (PORT d[3] (4636:4636:4636) (4498:4498:4498))
        (PORT d[4] (3975:3975:3975) (3879:3879:3879))
        (PORT d[5] (4196:4196:4196) (4145:4145:4145))
        (PORT d[6] (3021:3021:3021) (2858:2858:2858))
        (PORT d[7] (4898:4898:4898) (4658:4658:4658))
        (PORT d[8] (4676:4676:4676) (4464:4464:4464))
        (PORT d[9] (1873:1873:1873) (1890:1890:1890))
        (PORT d[10] (4633:4633:4633) (4399:4399:4399))
        (PORT d[11] (3097:3097:3097) (2943:2943:2943))
        (PORT d[12] (3549:3549:3549) (3341:3341:3341))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (2898:2898:2898))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (PORT d[0] (4410:4410:4410) (4150:4150:4150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1949:1949:1949))
        (PORT clk (2190:2190:2190) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3964:3964:3964))
        (PORT d[1] (2361:2361:2361) (2246:2246:2246))
        (PORT d[2] (3769:3769:3769) (3638:3638:3638))
        (PORT d[3] (4431:4431:4431) (4207:4207:4207))
        (PORT d[4] (4702:4702:4702) (4705:4705:4705))
        (PORT d[5] (4934:4934:4934) (4887:4887:4887))
        (PORT d[6] (6124:6124:6124) (6108:6108:6108))
        (PORT d[7] (4116:4116:4116) (4043:4043:4043))
        (PORT d[8] (5440:5440:5440) (5318:5318:5318))
        (PORT d[9] (5454:5454:5454) (5211:5211:5211))
        (PORT d[10] (3392:3392:3392) (3476:3476:3476))
        (PORT d[11] (4316:4316:4316) (4269:4269:4269))
        (PORT d[12] (3775:3775:3775) (3622:3622:3622))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5352:5352:5352) (5259:5259:5259))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (PORT d[0] (5005:5005:5005) (4886:4886:4886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2317:2317:2317) (2295:2295:2295))
        (PORT datab (1746:1746:1746) (1625:1625:1625))
        (PORT datac (1389:1389:1389) (1259:1259:1259))
        (PORT datad (2966:2966:2966) (2910:2910:2910))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2318:2318:2318) (2296:2296:2296))
        (PORT datab (1165:1165:1165) (1066:1066:1066))
        (PORT datac (1656:1656:1656) (1522:1522:1522))
        (PORT datad (352:352:352) (332:332:332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (927:927:927))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1262:1262:1262) (1213:1213:1213))
        (PORT sload (1520:1520:1520) (1498:1498:1498))
        (PORT ena (1772:1772:1772) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1741:1741:1741))
        (PORT datab (1812:1812:1812) (1733:1733:1733))
        (PORT datac (2107:2107:2107) (1987:1987:1987))
        (PORT datad (1644:1644:1644) (1559:1559:1559))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1742:1742:1742))
        (PORT datab (2107:2107:2107) (2000:2000:2000))
        (PORT datac (1241:1241:1241) (1157:1157:1157))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1387:1387:1387))
        (PORT datab (1847:1847:1847) (1803:1803:1803))
        (PORT datac (1986:1986:1986) (1881:1881:1881))
        (PORT datad (1467:1467:1467) (1343:1343:1343))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1332:1332:1332))
        (PORT datab (1627:1627:1627) (1559:1559:1559))
        (PORT datac (1579:1579:1579) (1542:1542:1542))
        (PORT datad (901:901:901) (825:825:825))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1284:1284:1284))
        (PORT datab (1454:1454:1454) (1370:1370:1370))
        (PORT datac (780:780:780) (796:796:796))
        (PORT datad (789:789:789) (817:817:817))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (5563:5563:5563) (5789:5789:5789))
        (PORT datac (773:773:773) (812:812:812))
        (PORT datad (832:832:832) (792:792:792))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1013:1013:1013) (959:959:959))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (377:377:377))
        (PORT datab (744:744:744) (708:708:708))
        (PORT datac (1033:1033:1033) (1048:1048:1048))
        (PORT datad (399:399:399) (383:383:383))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1318:1318:1318) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1142:1142:1142))
        (PORT datab (1001:1001:1001) (996:996:996))
        (PORT datad (302:302:302) (391:391:391))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2580:2580:2580))
        (PORT d[1] (3471:3471:3471) (3385:3385:3385))
        (PORT d[2] (3029:3029:3029) (2995:2995:2995))
        (PORT d[3] (2986:2986:2986) (2924:2924:2924))
        (PORT d[4] (2715:2715:2715) (2652:2652:2652))
        (PORT d[5] (3146:3146:3146) (3110:3110:3110))
        (PORT d[6] (3009:3009:3009) (2865:2865:2865))
        (PORT d[7] (3278:3278:3278) (3090:3090:3090))
        (PORT d[8] (2412:2412:2412) (2402:2402:2402))
        (PORT d[9] (2811:2811:2811) (2827:2827:2827))
        (PORT d[10] (3275:3275:3275) (3079:3079:3079))
        (PORT d[11] (3692:3692:3692) (3613:3613:3613))
        (PORT d[12] (4705:4705:4705) (4502:4502:4502))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3294:3294:3294))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT d[0] (3770:3770:3770) (3559:3559:3559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2711:2711:2711))
        (PORT clk (2156:2156:2156) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3660:3660:3660))
        (PORT d[1] (4580:4580:4580) (4346:4346:4346))
        (PORT d[2] (4224:4224:4224) (4001:4001:4001))
        (PORT d[3] (4374:4374:4374) (4241:4241:4241))
        (PORT d[4] (4617:4617:4617) (4574:4574:4574))
        (PORT d[5] (3517:3517:3517) (3438:3438:3438))
        (PORT d[6] (4099:4099:4099) (4118:4118:4118))
        (PORT d[7] (3108:3108:3108) (3073:3073:3073))
        (PORT d[8] (3830:3830:3830) (3753:3753:3753))
        (PORT d[9] (3546:3546:3546) (3466:3466:3466))
        (PORT d[10] (4204:4204:4204) (3968:3968:3968))
        (PORT d[11] (5434:5434:5434) (5408:5408:5408))
        (PORT d[12] (3340:3340:3340) (3197:3197:3197))
        (PORT clk (2152:2152:2152) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3256:3256:3256))
        (PORT clk (2152:2152:2152) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2145:2145:2145))
        (PORT d[0] (5411:5411:5411) (5305:5305:5305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3672:3672:3672))
        (PORT d[1] (2904:2904:2904) (2886:2886:2886))
        (PORT d[2] (2600:2600:2600) (2548:2548:2548))
        (PORT d[3] (2633:2633:2633) (2528:2528:2528))
        (PORT d[4] (3122:3122:3122) (3103:3103:3103))
        (PORT d[5] (2854:2854:2854) (2830:2830:2830))
        (PORT d[6] (2699:2699:2699) (2681:2681:2681))
        (PORT d[7] (3496:3496:3496) (3333:3333:3333))
        (PORT d[8] (2904:2904:2904) (2795:2795:2795))
        (PORT d[9] (3462:3462:3462) (3460:3460:3460))
        (PORT d[10] (2973:2973:2973) (2863:2863:2863))
        (PORT d[11] (3214:3214:3214) (3180:3180:3180))
        (PORT d[12] (3412:3412:3412) (3356:3356:3356))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2638:2638:2638))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT d[0] (3329:3329:3329) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1586:1586:1586))
        (PORT clk (2197:2197:2197) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2575:2575:2575))
        (PORT d[1] (3769:3769:3769) (3649:3649:3649))
        (PORT d[2] (1927:1927:1927) (1854:1854:1854))
        (PORT d[3] (3153:3153:3153) (3041:3041:3041))
        (PORT d[4] (1465:1465:1465) (1467:1467:1467))
        (PORT d[5] (1170:1170:1170) (1176:1176:1176))
        (PORT d[6] (5219:5219:5219) (5291:5291:5291))
        (PORT d[7] (2026:2026:2026) (1989:1989:1989))
        (PORT d[8] (5461:5461:5461) (5459:5459:5459))
        (PORT d[9] (2275:2275:2275) (2207:2207:2207))
        (PORT d[10] (1477:1477:1477) (1481:1481:1481))
        (PORT d[11] (5244:5244:5244) (5159:5159:5159))
        (PORT d[12] (2403:2403:2403) (2353:2353:2353))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1782:1782:1782))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2187:2187:2187))
        (PORT d[0] (2744:2744:2744) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1735:1735:1735))
        (PORT datab (2275:2275:2275) (2201:2201:2201))
        (PORT datac (1528:1528:1528) (1416:1416:1416))
        (PORT datad (2068:2068:2068) (2061:2061:2061))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3523:3523:3523))
        (PORT d[1] (3335:3335:3335) (3338:3338:3338))
        (PORT d[2] (3238:3238:3238) (3191:3191:3191))
        (PORT d[3] (3407:3407:3407) (3265:3265:3265))
        (PORT d[4] (2892:2892:2892) (2913:2913:2913))
        (PORT d[5] (2844:2844:2844) (2834:2834:2834))
        (PORT d[6] (2064:2064:2064) (2046:2046:2046))
        (PORT d[7] (4085:4085:4085) (3823:3823:3823))
        (PORT d[8] (3993:3993:3993) (3733:3733:3733))
        (PORT d[9] (2936:2936:2936) (3001:3001:3001))
        (PORT d[10] (4016:4016:4016) (3745:3745:3745))
        (PORT d[11] (3649:3649:3649) (3644:3644:3644))
        (PORT d[12] (3787:3787:3787) (3634:3634:3634))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3572:3572:3572))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (3606:3606:3606) (3437:3437:3437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4870:4870:4870) (4688:4688:4688))
        (PORT clk (2185:2185:2185) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4107:4107:4107))
        (PORT d[1] (7064:7064:7064) (6691:6691:6691))
        (PORT d[2] (3071:3071:3071) (2859:2859:2859))
        (PORT d[3] (3048:3048:3048) (2836:2836:2836))
        (PORT d[4] (3908:3908:3908) (3853:3853:3853))
        (PORT d[5] (4320:4320:4320) (4293:4293:4293))
        (PORT d[6] (3018:3018:3018) (3006:3006:3006))
        (PORT d[7] (5694:5694:5694) (5432:5432:5432))
        (PORT d[8] (3851:3851:3851) (3808:3808:3808))
        (PORT d[9] (3268:3268:3268) (3125:3125:3125))
        (PORT d[10] (2540:2540:2540) (2563:2563:2563))
        (PORT d[11] (4673:4673:4673) (4605:4605:4605))
        (PORT d[12] (3461:3461:3461) (3245:3245:3245))
        (PORT clk (2181:2181:2181) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3210:3210:3210))
        (PORT clk (2181:2181:2181) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2175:2175:2175))
        (PORT d[0] (4175:4175:4175) (3860:3860:3860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1627:1627:1627))
        (PORT d[1] (1358:1358:1358) (1325:1325:1325))
        (PORT d[2] (1381:1381:1381) (1317:1317:1317))
        (PORT d[3] (1665:1665:1665) (1593:1593:1593))
        (PORT d[4] (4193:4193:4193) (4167:4167:4167))
        (PORT d[5] (3481:3481:3481) (3427:3427:3427))
        (PORT d[6] (3696:3696:3696) (3651:3651:3651))
        (PORT d[7] (1700:1700:1700) (1640:1640:1640))
        (PORT d[8] (2010:2010:2010) (1950:1950:1950))
        (PORT d[9] (2571:2571:2571) (2604:2604:2604))
        (PORT d[10] (1750:1750:1750) (1692:1692:1692))
        (PORT d[11] (1752:1752:1752) (1702:1702:1702))
        (PORT d[12] (1617:1617:1617) (1553:1553:1553))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2116:2116:2116))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (2134:2134:2134) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1355:1355:1355))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2272:2272:2272))
        (PORT d[1] (1350:1350:1350) (1313:1313:1313))
        (PORT d[2] (1354:1354:1354) (1323:1323:1323))
        (PORT d[3] (1305:1305:1305) (1281:1281:1281))
        (PORT d[4] (1139:1139:1139) (1146:1146:1146))
        (PORT d[5] (3594:3594:3594) (3536:3536:3536))
        (PORT d[6] (1740:1740:1740) (1724:1724:1724))
        (PORT d[7] (858:858:858) (876:876:876))
        (PORT d[8] (4831:4831:4831) (4709:4709:4709))
        (PORT d[9] (1951:1951:1951) (1896:1896:1896))
        (PORT d[10] (830:830:830) (856:856:856))
        (PORT d[11] (899:899:899) (932:932:932))
        (PORT d[12] (2118:2118:2118) (2089:2089:2089))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1194:1194:1194))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (PORT d[0] (1824:1824:1824) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (2106:2106:2106))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2311:2311:2311) (2265:2265:2265))
        (PORT datad (988:988:988) (934:934:934))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4279:4279:4279))
        (PORT d[1] (4064:4064:4064) (4049:4049:4049))
        (PORT d[2] (3609:3609:3609) (3527:3527:3527))
        (PORT d[3] (3523:3523:3523) (3423:3423:3423))
        (PORT d[4] (3907:3907:3907) (3938:3938:3938))
        (PORT d[5] (4319:4319:4319) (4348:4348:4348))
        (PORT d[6] (1734:1734:1734) (1701:1701:1701))
        (PORT d[7] (3796:3796:3796) (3766:3766:3766))
        (PORT d[8] (2732:2732:2732) (2716:2716:2716))
        (PORT d[9] (2587:2587:2587) (2654:2654:2654))
        (PORT d[10] (2364:2364:2364) (2301:2301:2301))
        (PORT d[11] (5057:5057:5057) (5008:5008:5008))
        (PORT d[12] (5351:5351:5351) (5158:5158:5158))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3244:3244:3244))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT d[0] (3117:3117:3117) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (3768:3768:3768))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3034:3034:3034))
        (PORT d[1] (4651:4651:4651) (4367:4367:4367))
        (PORT d[2] (3569:3569:3569) (3469:3469:3469))
        (PORT d[3] (4479:4479:4479) (4283:4283:4283))
        (PORT d[4] (3680:3680:3680) (3556:3556:3556))
        (PORT d[5] (3967:3967:3967) (3953:3953:3953))
        (PORT d[6] (2691:2691:2691) (2662:2662:2662))
        (PORT d[7] (4725:4725:4725) (4466:4466:4466))
        (PORT d[8] (3107:3107:3107) (3022:3022:3022))
        (PORT d[9] (4885:4885:4885) (4585:4585:4585))
        (PORT d[10] (2506:2506:2506) (2516:2516:2516))
        (PORT d[11] (3986:3986:3986) (3920:3920:3920))
        (PORT d[12] (4109:4109:4109) (3867:3867:3867))
        (PORT clk (2185:2185:2185) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (3905:3905:3905))
        (PORT clk (2185:2185:2185) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT d[0] (3467:3467:3467) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2846:2846:2846))
        (PORT d[1] (3121:3121:3121) (3050:3050:3050))
        (PORT d[2] (3318:3318:3318) (3276:3276:3276))
        (PORT d[3] (3020:3020:3020) (2959:2959:2959))
        (PORT d[4] (2994:2994:2994) (2913:2913:2913))
        (PORT d[5] (3439:3439:3439) (3393:3393:3393))
        (PORT d[6] (3030:3030:3030) (2882:2882:2882))
        (PORT d[7] (3317:3317:3317) (3131:3131:3131))
        (PORT d[8] (2426:2426:2426) (2419:2419:2419))
        (PORT d[9] (2819:2819:2819) (2836:2836:2836))
        (PORT d[10] (2958:2958:2958) (2780:2780:2780))
        (PORT d[11] (3666:3666:3666) (3590:3590:3590))
        (PORT d[12] (4440:4440:4440) (4251:4251:4251))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3531:3531:3531))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT d[0] (3402:3402:3402) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3039:3039:3039))
        (PORT clk (2162:2162:2162) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3432:3432:3432))
        (PORT d[1] (4627:4627:4627) (4394:4394:4394))
        (PORT d[2] (4206:4206:4206) (3986:3986:3986))
        (PORT d[3] (4414:4414:4414) (4282:4282:4282))
        (PORT d[4] (4308:4308:4308) (4296:4296:4296))
        (PORT d[5] (3239:3239:3239) (3180:3180:3180))
        (PORT d[6] (3501:3501:3501) (3562:3562:3562))
        (PORT d[7] (3091:3091:3091) (3057:3057:3057))
        (PORT d[8] (3791:3791:3791) (3719:3719:3719))
        (PORT d[9] (3542:3542:3542) (3459:3459:3459))
        (PORT d[10] (4237:4237:4237) (4001:4001:4001))
        (PORT d[11] (5113:5113:5113) (5113:5113:5113))
        (PORT d[12] (3642:3642:3642) (3485:3485:3485))
        (PORT clk (2158:2158:2158) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2767:2767:2767))
        (PORT clk (2158:2158:2158) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (PORT d[0] (2499:2499:2499) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1729:1729:1729))
        (PORT datab (3615:3615:3615) (3402:3402:3402))
        (PORT datac (2969:2969:2969) (2903:2903:2903))
        (PORT datad (2063:2063:2063) (2055:2055:2055))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4605:4605:4605) (4640:4640:4640))
        (PORT d[1] (4401:4401:4401) (4387:4387:4387))
        (PORT d[2] (3971:3971:3971) (3885:3885:3885))
        (PORT d[3] (4091:4091:4091) (3950:3950:3950))
        (PORT d[4] (3560:3560:3560) (3580:3580:3580))
        (PORT d[5] (4660:4660:4660) (4680:4680:4680))
        (PORT d[6] (1395:1395:1395) (1371:1371:1371))
        (PORT d[7] (5784:5784:5784) (5474:5474:5474))
        (PORT d[8] (3060:3060:3060) (3031:3031:3031))
        (PORT d[9] (2909:2909:2909) (2963:2963:2963))
        (PORT d[10] (1986:1986:1986) (1930:1930:1930))
        (PORT d[11] (5399:5399:5399) (5339:5339:5339))
        (PORT d[12] (5038:5038:5038) (4852:4852:4852))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3261:3261:3261))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT d[0] (2999:2999:2999) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4012:4012:4012))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3359:3359:3359))
        (PORT d[1] (5331:5331:5331) (5004:5004:5004))
        (PORT d[2] (3939:3939:3939) (3828:3828:3828))
        (PORT d[3] (4805:4805:4805) (4602:4602:4602))
        (PORT d[4] (3721:3721:3721) (3602:3602:3602))
        (PORT d[5] (4355:4355:4355) (4336:4336:4336))
        (PORT d[6] (2927:2927:2927) (2866:2866:2866))
        (PORT d[7] (5020:5020:5020) (4745:4745:4745))
        (PORT d[8] (3466:3466:3466) (3402:3402:3402))
        (PORT d[9] (5227:5227:5227) (4911:4911:4911))
        (PORT d[10] (2840:2840:2840) (2842:2842:2842))
        (PORT d[11] (4442:4442:4442) (4324:4324:4324))
        (PORT d[12] (3767:3767:3767) (3548:3548:3548))
        (PORT clk (2200:2200:2200) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4598:4598:4598))
        (PORT clk (2200:2200:2200) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT d[0] (4790:4790:4790) (4556:4556:4556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4210:4210:4210))
        (PORT d[1] (4740:4740:4740) (4718:4718:4718))
        (PORT d[2] (4267:4267:4267) (4171:4171:4171))
        (PORT d[3] (5068:5068:5068) (4861:4861:4861))
        (PORT d[4] (3530:3530:3530) (3541:3541:3541))
        (PORT d[5] (4369:4369:4369) (4399:4399:4399))
        (PORT d[6] (1388:1388:1388) (1363:1363:1363))
        (PORT d[7] (5751:5751:5751) (5442:5442:5442))
        (PORT d[8] (3067:3067:3067) (3040:3040:3040))
        (PORT d[9] (2947:2947:2947) (2999:2999:2999))
        (PORT d[10] (1977:1977:1977) (1921:1921:1921))
        (PORT d[11] (5446:5446:5446) (5386:5386:5386))
        (PORT d[12] (4739:4739:4739) (4562:4562:4562))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3269:3269:3269))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (3545:3545:3545) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4777:4777:4777) (4561:4561:4561))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3385:3385:3385))
        (PORT d[1] (5357:5357:5357) (5031:5031:5031))
        (PORT d[2] (3914:3914:3914) (3804:3804:3804))
        (PORT d[3] (4812:4812:4812) (4609:4609:4609))
        (PORT d[4] (3738:3738:3738) (3616:3616:3616))
        (PORT d[5] (4025:4025:4025) (4002:4002:4002))
        (PORT d[6] (2684:2684:2684) (2643:2643:2643))
        (PORT d[7] (5034:5034:5034) (4762:4762:4762))
        (PORT d[8] (3531:3531:3531) (3473:3473:3473))
        (PORT d[9] (3980:3980:3980) (3845:3845:3845))
        (PORT d[10] (2127:2127:2127) (2128:2128:2128))
        (PORT d[11] (4178:4178:4178) (4082:4082:4082))
        (PORT d[12] (3753:3753:3753) (3532:3532:3532))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2414:2414:2414))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (PORT d[0] (3643:3643:3643) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2328:2328:2328) (2267:2267:2267))
        (PORT datac (3842:3842:3842) (3727:3727:3727))
        (PORT datad (1714:1714:1714) (1691:1691:1691))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (927:927:927))
        (PORT datab (671:671:671) (602:602:602))
        (PORT datad (584:584:584) (525:525:525))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2152:2152:2152) (2064:2064:2064))
        (PORT sload (1520:1520:1520) (1498:1498:1498))
        (PORT ena (1772:1772:1772) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2301:2301:2301) (2199:2199:2199))
        (PORT datab (2138:2138:2138) (2111:2111:2111))
        (PORT datac (1652:1652:1652) (1645:1645:1645))
        (PORT datad (1070:1070:1070) (1091:1091:1091))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3714:3714:3714) (3515:3515:3515))
        (PORT datab (1526:1526:1526) (1428:1428:1428))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1072:1072:1072) (1093:1093:1093))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2438:2438:2438) (2222:2222:2222))
        (PORT datab (2173:2173:2173) (2093:2093:2093))
        (PORT datac (1654:1654:1654) (1648:1648:1648))
        (PORT datad (1063:1063:1063) (1083:1083:1083))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (1924:1924:1924))
        (PORT datab (1696:1696:1696) (1682:1682:1682))
        (PORT datac (1466:1466:1466) (1380:1380:1380))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (651:651:651))
        (PORT datab (715:715:715) (675:675:675))
        (PORT datac (777:777:777) (791:791:791))
        (PORT datad (790:790:790) (819:819:819))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (460:460:460))
        (PORT datac (5318:5318:5318) (5570:5570:5570))
        (PORT datad (325:325:325) (424:424:424))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (2074:2074:2074) (2002:2002:2002))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (628:628:628))
        (PORT datab (1345:1345:1345) (1312:1312:1312))
        (PORT datac (259:259:259) (299:299:299))
        (PORT datad (359:359:359) (333:333:333))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1318:1318:1318) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1143:1143:1143))
        (PORT datab (1086:1086:1086) (1062:1062:1062))
        (PORT datad (305:305:305) (394:394:394))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3812:3812:3812))
        (PORT d[1] (3908:3908:3908) (3842:3842:3842))
        (PORT d[2] (3200:3200:3200) (3103:3103:3103))
        (PORT d[3] (3767:3767:3767) (3596:3596:3596))
        (PORT d[4] (4220:4220:4220) (4192:4192:4192))
        (PORT d[5] (3498:3498:3498) (3459:3459:3459))
        (PORT d[6] (4708:4708:4708) (4626:4626:4626))
        (PORT d[7] (4431:4431:4431) (4242:4242:4242))
        (PORT d[8] (3600:3600:3600) (3591:3591:3591))
        (PORT d[9] (2582:2582:2582) (2642:2642:2642))
        (PORT d[10] (4579:4579:4579) (4354:4354:4354))
        (PORT d[11] (4153:4153:4153) (4088:4088:4088))
        (PORT d[12] (3385:3385:3385) (3294:3294:3294))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3236:3236:3236))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2981:2981:2981) (2955:2955:2955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3826:3826:3826))
        (PORT clk (2234:2234:2234) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1744:1744:1744))
        (PORT d[1] (4827:4827:4827) (4640:4640:4640))
        (PORT d[2] (3425:3425:3425) (3270:3270:3270))
        (PORT d[3] (4956:4956:4956) (4729:4729:4729))
        (PORT d[4] (2420:2420:2420) (2294:2294:2294))
        (PORT d[5] (2214:2214:2214) (2120:2120:2120))
        (PORT d[6] (2985:2985:2985) (2951:2951:2951))
        (PORT d[7] (4766:4766:4766) (4573:4573:4573))
        (PORT d[8] (2134:2134:2134) (2030:2030:2030))
        (PORT d[9] (4671:4671:4671) (4478:4478:4478))
        (PORT d[10] (3727:3727:3727) (3695:3695:3695))
        (PORT d[11] (3883:3883:3883) (3773:3773:3773))
        (PORT d[12] (1842:1842:1842) (1756:1756:1756))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2849:2849:2849))
        (PORT clk (2230:2230:2230) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2223:2223:2223))
        (PORT d[0] (3395:3395:3395) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3345:3345:3345))
        (PORT d[1] (3280:3280:3280) (3252:3252:3252))
        (PORT d[2] (3313:3313:3313) (3267:3267:3267))
        (PORT d[3] (3241:3241:3241) (3111:3111:3111))
        (PORT d[4] (3387:3387:3387) (3344:3344:3344))
        (PORT d[5] (2282:2282:2282) (2278:2278:2278))
        (PORT d[6] (2365:2365:2365) (2354:2354:2354))
        (PORT d[7] (2917:2917:2917) (2807:2807:2807))
        (PORT d[8] (2594:2594:2594) (2505:2505:2505))
        (PORT d[9] (3138:3138:3138) (3148:3148:3148))
        (PORT d[10] (3115:3115:3115) (2957:2957:2957))
        (PORT d[11] (3591:3591:3591) (3547:3547:3547))
        (PORT d[12] (3382:3382:3382) (3308:3308:3308))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2628:2628:2628))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (2816:2816:2816) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2161:2161:2161))
        (PORT clk (2178:2178:2178) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2654:2654:2654))
        (PORT d[1] (3480:3480:3480) (3404:3404:3404))
        (PORT d[2] (2308:2308:2308) (2234:2234:2234))
        (PORT d[3] (2187:2187:2187) (2095:2095:2095))
        (PORT d[4] (1797:1797:1797) (1787:1787:1787))
        (PORT d[5] (3939:3939:3939) (3901:3901:3901))
        (PORT d[6] (4930:4930:4930) (5016:5016:5016))
        (PORT d[7] (2007:2007:2007) (1965:1965:1965))
        (PORT d[8] (4876:4876:4876) (4899:4899:4899))
        (PORT d[9] (2298:2298:2298) (2226:2226:2226))
        (PORT d[10] (4290:4290:4290) (4343:4343:4343))
        (PORT d[11] (4909:4909:4909) (4830:4830:4830))
        (PORT d[12] (2036:2036:2036) (2005:2005:2005))
        (PORT clk (2174:2174:2174) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2181:2181:2181))
        (PORT clk (2174:2174:2174) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2169:2169:2169))
        (PORT d[0] (3158:3158:3158) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4650:4650:4650))
        (PORT d[1] (3634:3634:3634) (3580:3580:3580))
        (PORT d[2] (2860:2860:2860) (2776:2776:2776))
        (PORT d[3] (3407:3407:3407) (3242:3242:3242))
        (PORT d[4] (3852:3852:3852) (3826:3826:3826))
        (PORT d[5] (3124:3124:3124) (3089:3089:3089))
        (PORT d[6] (4388:4388:4388) (4320:4320:4320))
        (PORT d[7] (4084:4084:4084) (3903:3903:3903))
        (PORT d[8] (4259:4259:4259) (4031:4031:4031))
        (PORT d[9] (2626:2626:2626) (2683:2683:2683))
        (PORT d[10] (3949:3949:3949) (3736:3736:3736))
        (PORT d[11] (3529:3529:3529) (3489:3489:3489))
        (PORT d[12] (3050:3050:3050) (2970:2970:2970))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4771:4771:4771) (4692:4692:4692))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT d[0] (4261:4261:4261) (4200:4200:4200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3512:3512:3512))
        (PORT clk (2220:2220:2220) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1703:1703:1703))
        (PORT d[1] (4921:4921:4921) (4729:4729:4729))
        (PORT d[2] (3062:3062:3062) (2919:2919:2919))
        (PORT d[3] (3333:3333:3333) (3167:3167:3167))
        (PORT d[4] (2693:2693:2693) (2550:2550:2550))
        (PORT d[5] (2253:2253:2253) (2166:2166:2166))
        (PORT d[6] (3276:3276:3276) (3207:3207:3207))
        (PORT d[7] (4719:4719:4719) (4530:4530:4530))
        (PORT d[8] (2142:2142:2142) (2038:2038:2038))
        (PORT d[9] (4809:4809:4809) (4689:4689:4689))
        (PORT d[10] (3831:3831:3831) (3828:3828:3828))
        (PORT d[11] (3890:3890:3890) (3795:3795:3795))
        (PORT d[12] (2261:2261:2261) (2167:2167:2167))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (1911:1911:1911))
        (PORT clk (2216:2216:2216) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
        (PORT d[0] (4078:4078:4078) (3966:3966:3966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2104:2104:2104))
        (PORT datab (1617:1617:1617) (1543:1543:1543))
        (PORT datac (1646:1646:1646) (1585:1585:1585))
        (PORT datad (1713:1713:1713) (1690:1690:1690))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4326:4326:4326))
        (PORT d[1] (3300:3300:3300) (3257:3257:3257))
        (PORT d[2] (2577:2577:2577) (2505:2505:2505))
        (PORT d[3] (3086:3086:3086) (2933:2933:2933))
        (PORT d[4] (3480:3480:3480) (3461:3461:3461))
        (PORT d[5] (2876:2876:2876) (2851:2851:2851))
        (PORT d[6] (4053:4053:4053) (3995:3995:3995))
        (PORT d[7] (3781:3781:3781) (3610:3610:3610))
        (PORT d[8] (3914:3914:3914) (3705:3705:3705))
        (PORT d[9] (3911:3911:3911) (3948:3948:3948))
        (PORT d[10] (3613:3613:3613) (3411:3411:3411))
        (PORT d[11] (3200:3200:3200) (3163:3163:3163))
        (PORT d[12] (2453:2453:2453) (2421:2421:2421))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4386:4386:4386))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (4145:4145:4145) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3211:3211:3211))
        (PORT clk (2215:2215:2215) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2019:2019:2019))
        (PORT d[1] (4605:4605:4605) (4430:4430:4430))
        (PORT d[2] (2731:2731:2731) (2586:2586:2586))
        (PORT d[3] (3024:3024:3024) (2859:2859:2859))
        (PORT d[4] (5407:5407:5407) (5307:5307:5307))
        (PORT d[5] (4965:4965:4965) (4913:4913:4913))
        (PORT d[6] (5602:5602:5602) (5662:5662:5662))
        (PORT d[7] (3757:3757:3757) (3596:3596:3596))
        (PORT d[8] (2202:2202:2202) (2118:2118:2118))
        (PORT d[9] (4168:4168:4168) (4066:4066:4066))
        (PORT d[10] (4256:4256:4256) (4286:4286:4286))
        (PORT d[11] (4474:4474:4474) (4345:4345:4345))
        (PORT d[12] (2198:2198:2198) (2107:2107:2107))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3314:3314:3314))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (PORT d[0] (5426:5426:5426) (5095:5095:5095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1854:1854:1854))
        (PORT datab (642:642:642) (581:581:581))
        (PORT datac (1971:1971:1971) (1893:1893:1893))
        (PORT datad (2966:2966:2966) (2911:2911:2911))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3687:3687:3687))
        (PORT d[1] (3271:3271:3271) (3244:3244:3244))
        (PORT d[2] (2615:2615:2615) (2565:2565:2565))
        (PORT d[3] (3225:3225:3225) (3097:3097:3097))
        (PORT d[4] (3098:3098:3098) (3076:3076:3076))
        (PORT d[5] (2608:2608:2608) (2597:2597:2597))
        (PORT d[6] (2408:2408:2408) (2395:2395:2395))
        (PORT d[7] (3187:3187:3187) (3033:3033:3033))
        (PORT d[8] (2921:2921:2921) (2810:2810:2810))
        (PORT d[9] (3429:3429:3429) (3434:3434:3434))
        (PORT d[10] (2958:2958:2958) (2845:2845:2845))
        (PORT d[11] (3861:3861:3861) (3808:3808:3808))
        (PORT d[12] (3404:3404:3404) (3347:3347:3347))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2342:2342:2342))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (3771:3771:3771) (3663:3663:3663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2210:2210:2210))
        (PORT clk (2189:2189:2189) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2936:2936:2936))
        (PORT d[1] (3478:3478:3478) (3406:3406:3406))
        (PORT d[2] (2296:2296:2296) (2212:2212:2212))
        (PORT d[3] (2784:2784:2784) (2679:2679:2679))
        (PORT d[4] (1763:1763:1763) (1746:1746:1746))
        (PORT d[5] (3949:3949:3949) (3903:3903:3903))
        (PORT d[6] (5211:5211:5211) (5283:5283:5283))
        (PORT d[7] (1796:1796:1796) (1770:1770:1770))
        (PORT d[8] (1509:1509:1509) (1512:1512:1512))
        (PORT d[9] (2247:2247:2247) (2176:2176:2176))
        (PORT d[10] (4902:4902:4902) (4932:4932:4932))
        (PORT d[11] (5225:5225:5225) (5131:5131:5131))
        (PORT d[12] (2337:2337:2337) (2288:2288:2288))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2166:2166:2166))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2180:2180:2180))
        (PORT d[0] (2748:2748:2748) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3743:3743:3743))
        (PORT d[1] (3540:3540:3540) (3486:3486:3486))
        (PORT d[2] (3356:3356:3356) (3316:3316:3316))
        (PORT d[3] (3455:3455:3455) (3288:3288:3288))
        (PORT d[4] (3132:3132:3132) (3109:3109:3109))
        (PORT d[5] (2716:2716:2716) (2644:2644:2644))
        (PORT d[6] (2720:2720:2720) (2701:2701:2701))
        (PORT d[7] (3741:3741:3741) (3569:3569:3569))
        (PORT d[8] (3760:3760:3760) (3581:3581:3581))
        (PORT d[9] (2905:2905:2905) (2976:2976:2976))
        (PORT d[10] (3400:3400:3400) (3229:3229:3229))
        (PORT d[11] (3747:3747:3747) (3685:3685:3685))
        (PORT d[12] (3706:3706:3706) (3602:3602:3602))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3689:3689:3689))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2240:2240:2240))
        (PORT d[0] (3975:3975:3975) (3823:3823:3823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2516:2516:2516))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3053:3053:3053))
        (PORT d[1] (3651:3651:3651) (3523:3523:3523))
        (PORT d[2] (3052:3052:3052) (2900:2900:2900))
        (PORT d[3] (3033:3033:3033) (2873:2873:2873))
        (PORT d[4] (4601:4601:4601) (4562:4562:4562))
        (PORT d[5] (3982:3982:3982) (3962:3962:3962))
        (PORT d[6] (4614:4614:4614) (4705:4705:4705))
        (PORT d[7] (2579:2579:2579) (2475:2475:2475))
        (PORT d[8] (4565:4565:4565) (4524:4524:4524))
        (PORT d[9] (3534:3534:3534) (3461:3461:3461))
        (PORT d[10] (3643:3643:3643) (3685:3685:3685))
        (PORT d[11] (4231:4231:4231) (4147:4147:4147))
        (PORT d[12] (2575:2575:2575) (2468:2468:2468))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4061:4061:4061))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (PORT d[0] (4315:4315:4315) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (3985:3985:3985))
        (PORT d[1] (3251:3251:3251) (3214:3214:3214))
        (PORT d[2] (3323:3323:3323) (3284:3284:3284))
        (PORT d[3] (3093:3093:3093) (2937:2937:2937))
        (PORT d[4] (3126:3126:3126) (3093:3093:3093))
        (PORT d[5] (3540:3540:3540) (3398:3398:3398))
        (PORT d[6] (3070:3070:3070) (3036:3036:3036))
        (PORT d[7] (3476:3476:3476) (3322:3322:3322))
        (PORT d[8] (3395:3395:3395) (3235:3235:3235))
        (PORT d[9] (3535:3535:3535) (3570:3570:3570))
        (PORT d[10] (3348:3348:3348) (3176:3176:3176))
        (PORT d[11] (3604:3604:3604) (3560:3560:3560))
        (PORT d[12] (3699:3699:3699) (3594:3594:3594))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3715:3715:3715))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (2899:2899:2899) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2537:2537:2537))
        (PORT clk (2182:2182:2182) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3074:3074:3074))
        (PORT d[1] (3950:3950:3950) (3787:3787:3787))
        (PORT d[2] (3059:3059:3059) (2905:2905:2905))
        (PORT d[3] (2971:2971:2971) (2812:2812:2812))
        (PORT d[4] (4909:4909:4909) (4866:4866:4866))
        (PORT d[5] (3921:3921:3921) (3901:3901:3901))
        (PORT d[6] (4948:4948:4948) (5033:5033:5033))
        (PORT d[7] (3136:3136:3136) (3006:3006:3006))
        (PORT d[8] (2823:2823:2823) (2705:2705:2705))
        (PORT d[9] (3847:3847:3847) (3765:3765:3765))
        (PORT d[10] (3602:3602:3602) (3653:3653:3653))
        (PORT d[11] (3942:3942:3942) (3867:3867:3867))
        (PORT d[12] (3137:3137:3137) (2988:2988:2988))
        (PORT clk (2178:2178:2178) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (2879:2879:2879))
        (PORT clk (2178:2178:2178) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2171:2171:2171))
        (PORT d[0] (3793:3793:3793) (3568:3568:3568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3453:3453:3453))
        (PORT d[1] (3219:3219:3219) (3189:3189:3189))
        (PORT d[2] (3018:3018:3018) (2974:2974:2974))
        (PORT d[3] (3117:3117:3117) (2961:2961:2961))
        (PORT d[4] (2798:2798:2798) (2787:2787:2787))
        (PORT d[5] (3330:3330:3330) (3218:3218:3218))
        (PORT d[6] (3111:3111:3111) (3077:3077:3077))
        (PORT d[7] (3412:3412:3412) (3250:3250:3250))
        (PORT d[8] (3426:3426:3426) (3267:3267:3267))
        (PORT d[9] (3239:3239:3239) (3298:3298:3298))
        (PORT d[10] (3021:3021:3021) (2864:2864:2864))
        (PORT d[11] (3450:3450:3450) (3408:3408:3408))
        (PORT d[12] (3652:3652:3652) (3548:3548:3548))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3742:3742:3742))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (PORT d[0] (3688:3688:3688) (3443:3443:3443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2618:2618:2618))
        (PORT clk (2187:2187:2187) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3075:3075:3075))
        (PORT d[1] (3979:3979:3979) (3826:3826:3826))
        (PORT d[2] (2713:2713:2713) (2571:2571:2571))
        (PORT d[3] (3249:3249:3249) (3063:3063:3063))
        (PORT d[4] (4898:4898:4898) (4858:4858:4858))
        (PORT d[5] (3982:3982:3982) (3971:3971:3971))
        (PORT d[6] (5227:5227:5227) (5299:5299:5299))
        (PORT d[7] (3135:3135:3135) (3007:3007:3007))
        (PORT d[8] (4848:4848:4848) (4802:4802:4802))
        (PORT d[9] (3875:3875:3875) (3787:3787:3787))
        (PORT d[10] (3615:3615:3615) (3667:3667:3667))
        (PORT d[11] (3951:3951:3951) (3882:3882:3882))
        (PORT d[12] (3084:3084:3084) (2941:2941:2941))
        (PORT clk (2183:2183:2183) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4006:4006:4006))
        (PORT clk (2183:2183:2183) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2178:2178:2178))
        (PORT d[0] (3925:3925:3925) (3792:3792:3792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1809:1809:1809))
        (PORT datab (1769:1769:1769) (1647:1647:1647))
        (PORT datac (1737:1737:1737) (1607:1607:1607))
        (PORT datad (2035:2035:2035) (2027:2027:2027))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (890:890:890))
        (PORT datab (1980:1980:1980) (1931:1931:1931))
        (PORT datac (353:353:353) (343:343:343))
        (PORT datad (1768:1768:1768) (1769:1769:1769))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (928:928:928))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (1515:1515:1515) (1422:1422:1422))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT sload (1520:1520:1520) (1498:1498:1498))
        (PORT ena (1772:1772:1772) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1496:1496:1496))
        (PORT datab (1873:1873:1873) (1749:1749:1749))
        (PORT datac (1105:1105:1105) (1125:1125:1125))
        (PORT datad (1847:1847:1847) (1725:1725:1725))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1164:1164:1164))
        (PORT datab (2192:2192:2192) (2074:2074:2074))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (2037:2037:2037) (1889:1889:1889))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2087:2087:2087) (2074:2074:2074))
        (PORT datab (1617:1617:1617) (1555:1555:1555))
        (PORT datac (1654:1654:1654) (1647:1647:1647))
        (PORT datad (1064:1064:1064) (1084:1084:1084))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1370:1370:1370))
        (PORT datab (1909:1909:1909) (1814:1814:1814))
        (PORT datac (1652:1652:1652) (1645:1645:1645))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (962:962:962))
        (PORT datab (700:700:700) (676:676:676))
        (PORT datac (779:779:779) (795:795:795))
        (PORT datad (789:789:789) (818:818:818))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (484:484:484))
        (PORT datac (5317:5317:5317) (5569:5569:5569))
        (PORT datad (328:328:328) (428:428:428))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1704:1704:1704) (1648:1648:1648))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1085:1085:1085))
        (PORT datab (718:718:718) (668:668:668))
        (PORT datac (255:255:255) (296:296:296))
        (PORT datad (371:371:371) (349:349:349))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1318:1318:1318) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (446:446:446))
        (PORT datac (958:958:958) (955:955:955))
        (PORT datad (1093:1093:1093) (1101:1101:1101))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2113:2113:2113))
        (PORT d[1] (2945:2945:2945) (2878:2878:2878))
        (PORT d[2] (5370:5370:5370) (5295:5295:5295))
        (PORT d[3] (4058:4058:4058) (3971:3971:3971))
        (PORT d[4] (2028:2028:2028) (1973:1973:1973))
        (PORT d[5] (4816:4816:4816) (4749:4749:4749))
        (PORT d[6] (2048:2048:2048) (1919:1919:1919))
        (PORT d[7] (4302:4302:4302) (4077:4077:4077))
        (PORT d[8] (5605:5605:5605) (5352:5352:5352))
        (PORT d[9] (2186:2186:2186) (2198:2198:2198))
        (PORT d[10] (5285:5285:5285) (5036:5036:5036))
        (PORT d[11] (2426:2426:2426) (2300:2300:2300))
        (PORT d[12] (3450:3450:3450) (3289:3289:3289))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3260:3260:3260))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT d[0] (2956:2956:2956) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2080:2080:2080))
        (PORT clk (2206:2206:2206) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3045:3045:3045))
        (PORT d[1] (3092:3092:3092) (2954:2954:2954))
        (PORT d[2] (5207:5207:5207) (4954:4954:4954))
        (PORT d[3] (5392:5392:5392) (5229:5229:5229))
        (PORT d[4] (4357:4357:4357) (4333:4333:4333))
        (PORT d[5] (4254:4254:4254) (4156:4156:4156))
        (PORT d[6] (4740:4740:4740) (4751:4751:4751))
        (PORT d[7] (3468:3468:3468) (3442:3442:3442))
        (PORT d[8] (4512:4512:4512) (4429:4429:4429))
        (PORT d[9] (4584:4584:4584) (4475:4475:4475))
        (PORT d[10] (5231:5231:5231) (4971:4971:4971))
        (PORT d[11] (4041:4041:4041) (3984:3984:3984))
        (PORT d[12] (5195:5195:5195) (4947:4947:4947))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3946:3946:3946))
        (PORT clk (2202:2202:2202) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2196:2196:2196))
        (PORT d[0] (2245:2245:2245) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3733:3733:3733))
        (PORT d[1] (2924:2924:2924) (2832:2832:2832))
        (PORT d[2] (5384:5384:5384) (5310:5310:5310))
        (PORT d[3] (4058:4058:4058) (3970:3970:3970))
        (PORT d[4] (2037:2037:2037) (1985:1985:1985))
        (PORT d[5] (4843:4843:4843) (4773:4773:4773))
        (PORT d[6] (2358:2358:2358) (2216:2216:2216))
        (PORT d[7] (5719:5719:5719) (5477:5477:5477))
        (PORT d[8] (5572:5572:5572) (5319:5319:5319))
        (PORT d[9] (2207:2207:2207) (2216:2216:2216))
        (PORT d[10] (5323:5323:5323) (5083:5083:5083))
        (PORT d[11] (3358:3358:3358) (3183:3183:3183))
        (PORT d[12] (3449:3449:3449) (3288:3288:3288))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (2938:2938:2938))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (4887:4887:4887) (4807:4807:4807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2107:2107:2107))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3010:3010:3010))
        (PORT d[1] (3089:3089:3089) (2939:2939:2939))
        (PORT d[2] (5233:5233:5233) (4981:4981:4981))
        (PORT d[3] (5392:5392:5392) (5230:5230:5230))
        (PORT d[4] (4649:4649:4649) (4607:4607:4607))
        (PORT d[5] (4566:4566:4566) (4468:4468:4468))
        (PORT d[6] (5032:5032:5032) (5029:5029:5029))
        (PORT d[7] (3449:3449:3449) (3425:3425:3425))
        (PORT d[8] (4503:4503:4503) (4414:4414:4414))
        (PORT d[9] (4881:4881:4881) (4763:4763:4763))
        (PORT d[10] (5289:5289:5289) (5028:5028:5028))
        (PORT d[11] (4009:4009:4009) (3951:3951:3951))
        (PORT d[12] (4635:4635:4635) (4432:4432:4432))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (2940:2940:2940))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (PORT d[0] (2842:2842:2842) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3748:3748:3748))
        (PORT d[1] (2580:2580:2580) (2520:2520:2520))
        (PORT d[2] (5057:5057:5057) (4998:4998:4998))
        (PORT d[3] (4961:4961:4961) (4818:4818:4818))
        (PORT d[4] (4638:4638:4638) (4526:4526:4526))
        (PORT d[5] (4500:4500:4500) (4449:4449:4449))
        (PORT d[6] (2374:2374:2374) (2233:2233:2233))
        (PORT d[7] (5303:5303:5303) (5063:5063:5063))
        (PORT d[8] (5564:5564:5564) (5310:5310:5310))
        (PORT d[9] (1905:1905:1905) (1932:1932:1932))
        (PORT d[10] (5322:5322:5322) (5082:5082:5082))
        (PORT d[11] (3050:3050:3050) (2894:2894:2894))
        (PORT d[12] (3415:3415:3415) (3255:3255:3255))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (2937:2937:2937))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (3178:3178:3178) (3117:3117:3117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2123:2123:2123))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3325:3325:3325))
        (PORT d[1] (2777:2777:2777) (2654:2654:2654))
        (PORT d[2] (5559:5559:5559) (5291:5291:5291))
        (PORT d[3] (5383:5383:5383) (5219:5219:5219))
        (PORT d[4] (4669:4669:4669) (4649:4649:4649))
        (PORT d[5] (4600:4600:4600) (4500:4500:4500))
        (PORT d[6] (4763:4763:4763) (4778:4778:4778))
        (PORT d[7] (3771:3771:3771) (3726:3726:3726))
        (PORT d[8] (4818:4818:4818) (4725:4725:4725))
        (PORT d[9] (4888:4888:4888) (4770:4770:4770))
        (PORT d[10] (5540:5540:5540) (5267:5267:5267))
        (PORT d[11] (4001:4001:4001) (3942:3942:3942))
        (PORT d[12] (4424:4424:4424) (4247:4247:4247))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3504:3504:3504))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
        (PORT d[0] (3077:3077:3077) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2579:2579:2579))
        (PORT d[1] (3484:3484:3484) (3400:3400:3400))
        (PORT d[2] (3028:3028:3028) (2995:2995:2995))
        (PORT d[3] (2996:2996:2996) (2931:2931:2931))
        (PORT d[4] (2700:2700:2700) (2635:2635:2635))
        (PORT d[5] (3408:3408:3408) (3350:3350:3350))
        (PORT d[6] (2714:2714:2714) (2589:2589:2589))
        (PORT d[7] (2671:2671:2671) (2513:2513:2513))
        (PORT d[8] (2080:2080:2080) (2080:2080:2080))
        (PORT d[9] (2853:2853:2853) (2867:2867:2867))
        (PORT d[10] (3287:3287:3287) (3091:3091:3091))
        (PORT d[11] (3324:3324:3324) (3269:3269:3269))
        (PORT d[12] (4993:4993:4993) (4776:4776:4776))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3276:3276:3276))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT d[0] (3464:3464:3464) (3268:3268:3268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2648:2648:2648))
        (PORT clk (2149:2149:2149) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3372:3372:3372))
        (PORT d[1] (4580:4580:4580) (4346:4346:4346))
        (PORT d[2] (4235:4235:4235) (4011:4011:4011))
        (PORT d[3] (4058:4058:4058) (3926:3926:3926))
        (PORT d[4] (4252:4252:4252) (4230:4230:4230))
        (PORT d[5] (3279:3279:3279) (3223:3223:3223))
        (PORT d[6] (3780:3780:3780) (3811:3811:3811))
        (PORT d[7] (3126:3126:3126) (3086:3086:3086))
        (PORT d[8] (3811:3811:3811) (3736:3736:3736))
        (PORT d[9] (3564:3564:3564) (3482:3482:3482))
        (PORT d[10] (4188:4188:4188) (3951:3951:3951))
        (PORT d[11] (5091:5091:5091) (5076:5076:5076))
        (PORT d[12] (3322:3322:3322) (3175:3175:3175))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2743:2743:2743))
        (PORT clk (2145:2145:2145) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2140:2140:2140))
        (PORT d[0] (5376:5376:5376) (5282:5282:5282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2319:2319:2319) (2296:2296:2296))
        (PORT datab (1456:1456:1456) (1309:1309:1309))
        (PORT datac (2363:2363:2363) (2201:2201:2201))
        (PORT datad (2965:2965:2965) (2909:2909:2909))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2322:2322:2322) (2300:2300:2300))
        (PORT datab (1520:1520:1520) (1394:1394:1394))
        (PORT datac (1408:1408:1408) (1276:1276:1276))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2206:2206:2206))
        (PORT d[1] (4675:4675:4675) (4523:4523:4523))
        (PORT d[2] (4008:4008:4008) (3941:3941:3941))
        (PORT d[3] (4036:4036:4036) (3947:3947:3947))
        (PORT d[4] (2342:2342:2342) (2279:2279:2279))
        (PORT d[5] (3437:3437:3437) (3386:3386:3386))
        (PORT d[6] (3646:3646:3646) (3481:3481:3481))
        (PORT d[7] (4286:4286:4286) (4060:4060:4060))
        (PORT d[8] (5884:5884:5884) (5616:5616:5616))
        (PORT d[9] (1430:1430:1430) (1416:1416:1416))
        (PORT d[10] (2304:2304:2304) (2152:2152:2152))
        (PORT d[11] (2444:2444:2444) (2316:2316:2316))
        (PORT d[12] (1704:1704:1704) (1588:1588:1588))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3251:3251:3251))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (PORT d[0] (3983:3983:3983) (3823:3823:3823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1827:1827:1827))
        (PORT clk (2203:2203:2203) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2991:2991:2991))
        (PORT d[1] (6066:6066:6066) (5760:5760:5760))
        (PORT d[2] (5235:5235:5235) (4980:4980:4980))
        (PORT d[3] (5075:5075:5075) (4928:4928:4928))
        (PORT d[4] (4337:4337:4337) (4325:4325:4325))
        (PORT d[5] (4274:4274:4274) (4189:4189:4189))
        (PORT d[6] (4470:4470:4470) (4488:4488:4488))
        (PORT d[7] (3443:3443:3443) (3407:3407:3407))
        (PORT d[8] (4457:4457:4457) (4369:4369:4369))
        (PORT d[9] (4543:4543:4543) (4432:4432:4432))
        (PORT d[10] (3730:3730:3730) (3819:3819:3819))
        (PORT d[11] (6071:6071:6071) (6030:6030:6030))
        (PORT d[12] (4845:4845:4845) (4616:4616:4616))
        (PORT clk (2199:2199:2199) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2206:2206:2206))
        (PORT clk (2199:2199:2199) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (PORT d[0] (2550:2550:2550) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4592:4592:4592))
        (PORT d[1] (4014:4014:4014) (3998:3998:3998))
        (PORT d[2] (3321:3321:3321) (3269:3269:3269))
        (PORT d[3] (4039:4039:4039) (3907:3907:3907))
        (PORT d[4] (3583:3583:3583) (3632:3632:3632))
        (PORT d[5] (4342:4342:4342) (4379:4379:4379))
        (PORT d[6] (1734:1734:1734) (1701:1701:1701))
        (PORT d[7] (3751:3751:3751) (3724:3724:3724))
        (PORT d[8] (2725:2725:2725) (2705:2705:2705))
        (PORT d[9] (2601:2601:2601) (2669:2669:2669))
        (PORT d[10] (2363:2363:2363) (2300:2300:2300))
        (PORT d[11] (5105:5105:5105) (5057:5057:5057))
        (PORT d[12] (5355:5355:5355) (5158:5158:5158))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3232:3232:3232))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (PORT d[0] (2970:2970:2970) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (3761:3761:3761))
        (PORT clk (2194:2194:2194) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3019:3019:3019))
        (PORT d[1] (5027:5027:5027) (4715:4715:4715))
        (PORT d[2] (3603:3603:3603) (3502:3502:3502))
        (PORT d[3] (4486:4486:4486) (4291:4291:4291))
        (PORT d[4] (3405:3405:3405) (3295:3295:3295))
        (PORT d[5] (4587:4587:4587) (4553:4553:4553))
        (PORT d[6] (2652:2652:2652) (2624:2624:2624))
        (PORT d[7] (4759:4759:4759) (4498:4498:4498))
        (PORT d[8] (3450:3450:3450) (3385:3385:3385))
        (PORT d[9] (4851:4851:4851) (4549:4549:4549))
        (PORT d[10] (3182:3182:3182) (3171:3171:3171))
        (PORT d[11] (3947:3947:3947) (3885:3885:3885))
        (PORT d[12] (4117:4117:4117) (3882:3882:3882))
        (PORT clk (2190:2190:2190) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4284:4284:4284))
        (PORT clk (2190:2190:2190) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (PORT d[0] (4477:4477:4477) (4258:4258:4258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4252:4252:4252))
        (PORT d[1] (4773:4773:4773) (4751:4751:4751))
        (PORT d[2] (4580:4580:4580) (4465:4465:4465))
        (PORT d[3] (5402:5402:5402) (5165:5165:5165))
        (PORT d[4] (3531:3531:3531) (3549:3549:3549))
        (PORT d[5] (4439:4439:4439) (4361:4361:4361))
        (PORT d[6] (1374:1374:1374) (1349:1349:1349))
        (PORT d[7] (5744:5744:5744) (5435:5435:5435))
        (PORT d[8] (3068:3068:3068) (3040:3040:3040))
        (PORT d[9] (2961:2961:2961) (3012:3012:3012))
        (PORT d[10] (1994:1994:1994) (1937:1937:1937))
        (PORT d[11] (5446:5446:5446) (5386:5386:5386))
        (PORT d[12] (4757:4757:4757) (4587:4587:4587))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3295:3295:3295))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT d[0] (3750:3750:3750) (3615:3615:3615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4575:4575:4575))
        (PORT clk (2210:2210:2210) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3708:3708:3708))
        (PORT d[1] (5645:5645:5645) (5305:5305:5305))
        (PORT d[2] (3891:3891:3891) (3777:3777:3777))
        (PORT d[3] (4863:4863:4863) (4659:4659:4659))
        (PORT d[4] (3707:3707:3707) (3585:3585:3585))
        (PORT d[5] (4663:4663:4663) (4634:4634:4634))
        (PORT d[6] (2649:2649:2649) (2609:2609:2609))
        (PORT d[7] (5323:5323:5323) (5037:5037:5037))
        (PORT d[8] (3472:3472:3472) (3408:3408:3408))
        (PORT d[9] (3698:3698:3698) (3577:3577:3577))
        (PORT d[10] (2149:2149:2149) (2149:2149:2149))
        (PORT d[11] (4219:4219:4219) (4130:4130:4130))
        (PORT d[12] (3441:3441:3441) (3231:3231:3231))
        (PORT clk (2206:2206:2206) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (3843:3843:3843))
        (PORT clk (2206:2206:2206) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2198:2198:2198))
        (PORT d[0] (3793:3793:3793) (3686:3686:3686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2554:2554:2554))
        (PORT d[1] (3727:3727:3727) (3624:3624:3624))
        (PORT d[2] (3356:3356:3356) (3313:3313:3313))
        (PORT d[3] (3020:3020:3020) (2957:2957:2957))
        (PORT d[4] (2994:2994:2994) (2914:2914:2914))
        (PORT d[5] (3485:3485:3485) (3440:3440:3440))
        (PORT d[6] (3008:3008:3008) (2865:2865:2865))
        (PORT d[7] (3268:3268:3268) (3076:3076:3076))
        (PORT d[8] (2434:2434:2434) (2427:2427:2427))
        (PORT d[9] (2851:2851:2851) (2869:2869:2869))
        (PORT d[10] (2656:2656:2656) (2495:2495:2495))
        (PORT d[11] (3667:3667:3667) (3590:3590:3590))
        (PORT d[12] (4439:4439:4439) (4250:4250:4250))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3207:3207:3207))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT d[0] (3747:3747:3747) (3614:3614:3614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2541:2541:2541))
        (PORT clk (2169:2169:2169) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (3465:3465:3465))
        (PORT d[1] (4928:4928:4928) (4681:4681:4681))
        (PORT d[2] (4232:4232:4232) (4012:4012:4012))
        (PORT d[3] (4422:4422:4422) (4289:4289:4289))
        (PORT d[4] (4604:4604:4604) (4563:4563:4563))
        (PORT d[5] (3799:3799:3799) (3701:3701:3701))
        (PORT d[6] (4150:4150:4150) (4172:4172:4172))
        (PORT d[7] (3099:3099:3099) (3065:3065:3065))
        (PORT d[8] (3559:3559:3559) (3504:3504:3504))
        (PORT d[9] (3586:3586:3586) (3507:3507:3507))
        (PORT d[10] (4269:4269:4269) (4034:4034:4034))
        (PORT d[11] (5421:5421:5421) (5400:5400:5400))
        (PORT d[12] (3655:3655:3655) (3499:3499:3499))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (2758:2758:2758))
        (PORT clk (2165:2165:2165) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2159:2159:2159))
        (PORT d[0] (2491:2491:2491) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1430:1430:1430))
        (PORT datab (1706:1706:1706) (1677:1677:1677))
        (PORT datac (309:309:309) (412:412:412))
        (PORT datad (2177:2177:2177) (2081:2081:2081))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1533:1533:1533))
        (PORT datab (351:351:351) (452:452:452))
        (PORT datac (2848:2848:2848) (2664:2664:2664))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (927:927:927))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (1475:1475:1475) (1351:1351:1351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT sload (1520:1520:1520) (1498:1498:1498))
        (PORT ena (1772:1772:1772) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1737:1737:1737))
        (PORT datab (1811:1811:1811) (1732:1732:1732))
        (PORT datac (2884:2884:2884) (2598:2598:2598))
        (PORT datad (1835:1835:1835) (1718:1718:1718))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1448:1448:1448))
        (PORT datab (3420:3420:3420) (3092:3092:3092))
        (PORT datac (1769:1769:1769) (1702:1702:1702))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1725:1725:1725))
        (PORT datab (1808:1808:1808) (1728:1728:1728))
        (PORT datac (1024:1024:1024) (969:969:969))
        (PORT datad (1947:1947:1947) (1849:1849:1849))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (660:660:660))
        (PORT datab (1242:1242:1242) (1147:1147:1147))
        (PORT datac (382:382:382) (365:365:365))
        (PORT datad (1734:1734:1734) (1682:1682:1682))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1249:1249:1249))
        (PORT datab (1338:1338:1338) (1196:1196:1196))
        (PORT datac (780:780:780) (796:796:796))
        (PORT datad (789:789:789) (817:817:817))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (468:468:468))
        (PORT datac (5317:5317:5317) (5569:5569:5569))
        (PORT datad (418:418:418) (437:437:437))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1035:1035:1035) (1001:1001:1001))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (823:823:823))
        (PORT datab (1320:1320:1320) (1282:1282:1282))
        (PORT datad (405:405:405) (393:393:393))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (729:729:729) (719:719:719))
        (PORT sclr (2129:2129:2129) (2110:2110:2110))
        (PORT sload (1588:1588:1588) (1678:1678:1678))
        (PORT ena (1546:1546:1546) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[5\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (812:812:812) (819:819:819))
        (PORT datac (257:257:257) (330:330:330))
        (PORT datad (998:998:998) (988:988:988))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2867:2867:2867) (2786:2786:2786))
        (PORT d[1] (3640:3640:3640) (3578:3578:3578))
        (PORT d[2] (4015:4015:4015) (3981:3981:3981))
        (PORT d[3] (3955:3955:3955) (3839:3839:3839))
        (PORT d[4] (3918:3918:3918) (3824:3824:3824))
        (PORT d[5] (3531:3531:3531) (3497:3497:3497))
        (PORT d[6] (3372:3372:3372) (3198:3198:3198))
        (PORT d[7] (4272:4272:4272) (4060:4060:4060))
        (PORT d[8] (4301:4301:4301) (4089:4089:4089))
        (PORT d[9] (1926:1926:1926) (1958:1958:1958))
        (PORT d[10] (3944:3944:3944) (3736:3736:3736))
        (PORT d[11] (3450:3450:3450) (3291:3291:3291))
        (PORT d[12] (3296:3296:3296) (3117:3117:3117))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (3980:3980:3980))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT d[0] (3941:3941:3941) (3668:3668:3668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3034:3034:3034))
        (PORT clk (2171:2171:2171) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3305:3305:3305))
        (PORT d[1] (3483:3483:3483) (3374:3374:3374))
        (PORT d[2] (3711:3711:3711) (3567:3567:3567))
        (PORT d[3] (4190:4190:4190) (3985:3985:3985))
        (PORT d[4] (4701:4701:4701) (4712:4712:4712))
        (PORT d[5] (4885:4885:4885) (4827:4827:4827))
        (PORT d[6] (5417:5417:5417) (5423:5423:5423))
        (PORT d[7] (3442:3442:3442) (3386:3386:3386))
        (PORT d[8] (5196:5196:5196) (5212:5212:5212))
        (PORT d[9] (4508:4508:4508) (4295:4295:4295))
        (PORT d[10] (3380:3380:3380) (3460:3460:3460))
        (PORT d[11] (4397:4397:4397) (4356:4356:4356))
        (PORT d[12] (3451:3451:3451) (3306:3306:3306))
        (PORT clk (2167:2167:2167) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3300:3300:3300))
        (PORT clk (2167:2167:2167) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2163:2163:2163))
        (PORT d[0] (4288:4288:4288) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3689:3689:3689))
        (PORT d[1] (2882:2882:2882) (2832:2832:2832))
        (PORT d[2] (3685:3685:3685) (3662:3662:3662))
        (PORT d[3] (3957:3957:3957) (3837:3837:3837))
        (PORT d[4] (3284:3284:3284) (3209:3209:3209))
        (PORT d[5] (3165:3165:3165) (3122:3122:3122))
        (PORT d[6] (3673:3673:3673) (3485:3485:3485))
        (PORT d[7] (3964:3964:3964) (3762:3762:3762))
        (PORT d[8] (3903:3903:3903) (3691:3691:3691))
        (PORT d[9] (2238:2238:2238) (2253:2253:2253))
        (PORT d[10] (3311:3311:3311) (3122:3122:3122))
        (PORT d[11] (3739:3739:3739) (3566:3566:3566))
        (PORT d[12] (4158:4158:4158) (3922:3922:3922))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (3971:3971:3971))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (PORT d[0] (3794:3794:3794) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2668:2668:2668))
        (PORT clk (2161:2161:2161) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3322:3322:3322))
        (PORT d[1] (3122:3122:3122) (3029:3029:3029))
        (PORT d[2] (3398:3398:3398) (3267:3267:3267))
        (PORT d[3] (3816:3816:3816) (3622:3622:3622))
        (PORT d[4] (5324:5324:5324) (5305:5305:5305))
        (PORT d[5] (4326:4326:4326) (4305:4305:4305))
        (PORT d[6] (5408:5408:5408) (5413:5413:5413))
        (PORT d[7] (3376:3376:3376) (3319:3319:3319))
        (PORT d[8] (5177:5177:5177) (5190:5190:5190))
        (PORT d[9] (4452:4452:4452) (4235:4235:4235))
        (PORT d[10] (4332:4332:4332) (4403:4403:4403))
        (PORT d[11] (4330:4330:4330) (4289:4289:4289))
        (PORT d[12] (3109:3109:3109) (2977:2977:2977))
        (PORT clk (2157:2157:2157) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4690:4690:4690) (4625:4625:4625))
        (PORT clk (2157:2157:2157) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2152:2152:2152))
        (PORT d[0] (4603:4603:4603) (4467:4467:4467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3406:3406:3406))
        (PORT d[1] (3306:3306:3306) (3253:3253:3253))
        (PORT d[2] (3341:3341:3341) (3321:3321:3321))
        (PORT d[3] (3591:3591:3591) (3484:3484:3484))
        (PORT d[4] (3277:3277:3277) (3202:3202:3202))
        (PORT d[5] (2935:2935:2935) (2933:2933:2933))
        (PORT d[6] (3686:3686:3686) (3497:3497:3497))
        (PORT d[7] (3987:3987:3987) (3787:3787:3787))
        (PORT d[8] (4261:4261:4261) (4040:4040:4040))
        (PORT d[9] (2252:2252:2252) (2267:2267:2267))
        (PORT d[10] (3610:3610:3610) (3411:3411:3411))
        (PORT d[11] (3721:3721:3721) (3560:3560:3560))
        (PORT d[12] (4190:4190:4190) (3952:3952:3952))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (3953:3953:3953))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (PORT d[0] (2583:2583:2583) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2162:2162:2162))
        (PORT clk (2155:2155:2155) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3306:3306:3306))
        (PORT d[1] (3139:3139:3139) (3046:3046:3046))
        (PORT d[2] (3112:3112:3112) (3003:3003:3003))
        (PORT d[3] (3844:3844:3844) (3644:3644:3644))
        (PORT d[4] (5059:5059:5059) (5056:5056:5056))
        (PORT d[5] (4307:4307:4307) (4289:4289:4289))
        (PORT d[6] (5387:5387:5387) (5388:5388:5388))
        (PORT d[7] (3360:3360:3360) (3302:3302:3302))
        (PORT d[8] (4855:4855:4855) (4881:4881:4881))
        (PORT d[9] (4218:4218:4218) (4008:4008:4008))
        (PORT d[10] (4035:4035:4035) (4121:4121:4121))
        (PORT d[11] (4385:4385:4385) (4338:4338:4338))
        (PORT d[12] (3133:3133:3133) (3000:3000:3000))
        (PORT clk (2151:2151:2151) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3242:3242:3242))
        (PORT clk (2151:2151:2151) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2145:2145:2145))
        (PORT d[0] (3337:3337:3337) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2631:2631:2631) (2574:2574:2574))
        (PORT datab (1643:1643:1643) (1509:1509:1509))
        (PORT datac (1984:1984:1984) (1812:1812:1812))
        (PORT datad (1994:1994:1994) (1960:1960:1960))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4297:4297:4297))
        (PORT d[1] (3261:3261:3261) (3226:3226:3226))
        (PORT d[2] (2567:2567:2567) (2519:2519:2519))
        (PORT d[3] (2646:2646:2646) (2549:2549:2549))
        (PORT d[4] (3486:3486:3486) (3468:3468:3468))
        (PORT d[5] (3135:3135:3135) (3097:3097:3097))
        (PORT d[6] (3049:3049:3049) (3028:3028:3028))
        (PORT d[7] (2511:2511:2511) (2395:2395:2395))
        (PORT d[8] (2275:2275:2275) (2196:2196:2196))
        (PORT d[9] (3770:3770:3770) (3756:3756:3756))
        (PORT d[10] (2303:2303:2303) (2213:2213:2213))
        (PORT d[11] (4209:4209:4209) (4144:4144:4144))
        (PORT d[12] (3742:3742:3742) (3676:3676:3676))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2661:2661:2661))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (2803:2803:2803) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1835:1835:1835))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2646:2646:2646))
        (PORT d[1] (3786:3786:3786) (3698:3698:3698))
        (PORT d[2] (1956:1956:1956) (1893:1893:1893))
        (PORT d[3] (3104:3104:3104) (2989:2989:2989))
        (PORT d[4] (1444:1444:1444) (1443:1443:1443))
        (PORT d[5] (1143:1143:1143) (1154:1154:1154))
        (PORT d[6] (2267:2267:2267) (2196:2196:2196))
        (PORT d[7] (2392:2392:2392) (2345:2345:2345))
        (PORT d[8] (1165:1165:1165) (1173:1173:1173))
        (PORT d[9] (2254:2254:2254) (2172:2172:2172))
        (PORT d[10] (1191:1191:1191) (1210:1210:1210))
        (PORT d[11] (5560:5560:5560) (5460:5460:5460))
        (PORT d[12] (1462:1462:1462) (1454:1454:1454))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1864:1864:1864))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT d[0] (2459:2459:2459) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1591:1591:1591))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (983:983:983) (928:928:928))
        (PORT datad (1994:1994:1994) (1960:1960:1960))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2537:2537:2537))
        (PORT d[1] (2602:2602:2602) (2541:2541:2541))
        (PORT d[2] (4701:4701:4701) (4648:4648:4648))
        (PORT d[3] (4611:4611:4611) (4476:4476:4476))
        (PORT d[4] (4305:4305:4305) (4203:4203:4203))
        (PORT d[5] (4174:4174:4174) (4133:4133:4133))
        (PORT d[6] (2706:2706:2706) (2554:2554:2554))
        (PORT d[7] (5006:5006:5006) (4778:4778:4778))
        (PORT d[8] (5223:5223:5223) (4977:4977:4977))
        (PORT d[9] (1824:1824:1824) (1847:1847:1847))
        (PORT d[10] (5251:5251:5251) (5003:5003:5003))
        (PORT d[11] (2800:2800:2800) (2669:2669:2669))
        (PORT d[12] (3004:3004:3004) (2840:2840:2840))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2877:2877:2877))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT d[0] (3972:3972:3972) (3948:3948:3948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1677:1677:1677))
        (PORT clk (2193:2193:2193) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3614:3614:3614))
        (PORT d[1] (2451:2451:2451) (2334:2334:2334))
        (PORT d[2] (4101:4101:4101) (3957:3957:3957))
        (PORT d[3] (5151:5151:5151) (4913:4913:4913))
        (PORT d[4] (4693:4693:4693) (4695:4695:4695))
        (PORT d[5] (5227:5227:5227) (5160:5160:5160))
        (PORT d[6] (5089:5089:5089) (5093:5093:5093))
        (PORT d[7] (3824:3824:3824) (3797:3797:3797))
        (PORT d[8] (5149:5149:5149) (5046:5046:5046))
        (PORT d[9] (5472:5472:5472) (5229:5229:5229))
        (PORT d[10] (3713:3713:3713) (3783:3783:3783))
        (PORT d[11] (4336:4336:4336) (4289:4289:4289))
        (PORT d[12] (4434:4434:4434) (4255:4255:4255))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2517:2517:2517))
        (PORT clk (2189:2189:2189) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2185:2185:2185))
        (PORT d[0] (3140:3140:3140) (2933:2933:2933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3462:3462:3462))
        (PORT d[1] (3264:3264:3264) (3213:3213:3213))
        (PORT d[2] (4026:4026:4026) (3991:3991:3991))
        (PORT d[3] (3900:3900:3900) (3777:3777:3777))
        (PORT d[4] (3296:3296:3296) (3210:3210:3210))
        (PORT d[5] (2919:2919:2919) (2919:2919:2919))
        (PORT d[6] (3405:3405:3405) (3231:3231:3231))
        (PORT d[7] (3997:3997:3997) (3798:3798:3798))
        (PORT d[8] (3987:3987:3987) (3779:3779:3779))
        (PORT d[9] (2238:2238:2238) (2253:2253:2253))
        (PORT d[10] (3968:3968:3968) (3758:3758:3758))
        (PORT d[11] (3464:3464:3464) (3313:3313:3313))
        (PORT d[12] (3267:3267:3267) (3082:3082:3082))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (3979:3979:3979))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (PORT d[0] (3525:3525:3525) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (2997:2997:2997))
        (PORT clk (2166:2166:2166) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3330:3330:3330))
        (PORT d[1] (3148:3148:3148) (3056:3056:3056))
        (PORT d[2] (3106:3106:3106) (3000:3000:3000))
        (PORT d[3] (4172:4172:4172) (3974:3974:3974))
        (PORT d[4] (4738:4738:4738) (4737:4737:4737))
        (PORT d[5] (4242:4242:4242) (4211:4211:4211))
        (PORT d[6] (5441:5441:5441) (5446:5446:5446))
        (PORT d[7] (3441:3441:3441) (3385:3385:3385))
        (PORT d[8] (5449:5449:5449) (5446:5446:5446))
        (PORT d[9] (4468:4468:4468) (4252:4252:4252))
        (PORT d[10] (4420:4420:4420) (4481:4481:4481))
        (PORT d[11] (4653:4653:4653) (4596:4596:4596))
        (PORT d[12] (3109:3109:3109) (2977:2977:2977))
        (PORT clk (2162:2162:2162) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (1945:1945:1945))
        (PORT clk (2162:2162:2162) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2158:2158:2158))
        (PORT d[0] (2509:2509:2509) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3786:3786:3786))
        (PORT d[1] (2567:2567:2567) (2506:2506:2506))
        (PORT d[2] (5057:5057:5057) (4998:4998:4998))
        (PORT d[3] (4985:4985:4985) (4843:4843:4843))
        (PORT d[4] (4627:4627:4627) (4525:4525:4525))
        (PORT d[5] (4504:4504:4504) (4449:4449:4449))
        (PORT d[6] (2381:2381:2381) (2241:2241:2241))
        (PORT d[7] (5320:5320:5320) (5089:5089:5089))
        (PORT d[8] (5311:5311:5311) (5071:5071:5071))
        (PORT d[9] (1904:1904:1904) (1932:1932:1932))
        (PORT d[10] (5347:5347:5347) (5106:5106:5106))
        (PORT d[11] (2495:2495:2495) (2368:2368:2368))
        (PORT d[12] (3092:3092:3092) (2932:2932:2932))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (2954:2954:2954))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT d[0] (4944:4944:4944) (4904:4904:4904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1361:1361:1361))
        (PORT clk (2208:2208:2208) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3364:3364:3364))
        (PORT d[1] (3050:3050:3050) (2901:2901:2901))
        (PORT d[2] (5549:5549:5549) (5278:5278:5278))
        (PORT d[3] (5176:5176:5176) (4940:4940:4940))
        (PORT d[4] (4993:4993:4993) (4962:4962:4962))
        (PORT d[5] (4586:4586:4586) (4482:4482:4482))
        (PORT d[6] (5085:5085:5085) (5088:5088:5088))
        (PORT d[7] (3792:3792:3792) (3760:3760:3760))
        (PORT d[8] (4825:4825:4825) (4733:4733:4733))
        (PORT d[9] (4921:4921:4921) (4802:4802:4802))
        (PORT d[10] (5556:5556:5556) (5283:5283:5283))
        (PORT d[11] (4020:4020:4020) (3961:3961:3961))
        (PORT d[12] (4434:4434:4434) (4257:4257:4257))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3982:3982:3982) (3790:3790:3790))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2197:2197:2197))
        (PORT d[0] (3552:3552:3552) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2321:2321:2321) (2299:2299:2299))
        (PORT datab (1960:1960:1960) (1906:1906:1906))
        (PORT datac (1180:1180:1180) (1082:1082:1082))
        (PORT datad (2964:2964:2964) (2907:2907:2907))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3351:3351:3351))
        (PORT d[1] (2611:2611:2611) (2550:2550:2550))
        (PORT d[2] (4701:4701:4701) (4647:4647:4647))
        (PORT d[3] (4635:4635:4635) (4501:4501:4501))
        (PORT d[4] (4336:4336:4336) (4238:4238:4238))
        (PORT d[5] (4170:4170:4170) (4122:4122:4122))
        (PORT d[6] (3007:3007:3007) (2836:2836:2836))
        (PORT d[7] (5025:5025:5025) (4805:4805:4805))
        (PORT d[8] (5209:5209:5209) (4961:4961:4961))
        (PORT d[9] (1829:1829:1829) (1846:1846:1846))
        (PORT d[10] (4609:4609:4609) (4377:4377:4377))
        (PORT d[11] (2811:2811:2811) (2676:2676:2676))
        (PORT d[12] (2680:2680:2680) (2528:2528:2528))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (2890:2890:2890))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT d[0] (3326:3326:3326) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1328:1328:1328))
        (PORT clk (2192:2192:2192) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (3947:3947:3947))
        (PORT d[1] (2460:2460:2460) (2340:2340:2340))
        (PORT d[2] (3777:3777:3777) (3647:3647:3647))
        (PORT d[3] (4849:4849:4849) (4627:4627:4627))
        (PORT d[4] (4649:4649:4649) (4644:4644:4644))
        (PORT d[5] (4916:4916:4916) (4800:4800:4800))
        (PORT d[6] (5122:5122:5122) (5125:5125:5125))
        (PORT d[7] (4139:4139:4139) (4102:4102:4102))
        (PORT d[8] (5182:5182:5182) (5078:5078:5078))
        (PORT d[9] (5141:5141:5141) (4905:4905:4905))
        (PORT d[10] (3432:3432:3432) (3517:3517:3517))
        (PORT d[11] (5106:5106:5106) (5042:5042:5042))
        (PORT d[12] (4133:4133:4133) (3970:3970:3970))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2208:2208:2208))
        (PORT clk (2188:2188:2188) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2183:2183:2183))
        (PORT d[0] (3503:3503:3503) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1041:1041:1041))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1161:1161:1161) (1059:1059:1059))
        (PORT datad (2964:2964:2964) (2908:2908:2908))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (928:928:928))
        (PORT datab (1203:1203:1203) (1120:1120:1120))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT sload (1520:1520:1520) (1498:1498:1498))
        (PORT ena (1772:1772:1772) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (1768:1768:1768))
        (PORT datab (1501:1501:1501) (1379:1379:1379))
        (PORT datac (2116:2116:2116) (2046:2046:2046))
        (PORT datad (1807:1807:1807) (1689:1689:1689))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1823:1823:1823) (1765:1765:1765))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1098:1098:1098) (996:996:996))
        (PORT datad (1240:1240:1240) (1154:1154:1154))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1739:1739:1739))
        (PORT datab (1812:1812:1812) (1732:1732:1732))
        (PORT datac (1886:1886:1886) (1798:1798:1798))
        (PORT datad (1839:1839:1839) (1744:1744:1744))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1740:1740:1740))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2069:2069:2069) (1938:1938:1938))
        (PORT datad (1985:1985:1985) (1825:1825:1825))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1625:1625:1625))
        (PORT datab (1310:1310:1310) (1189:1189:1189))
        (PORT datac (775:775:775) (790:790:790))
        (PORT datad (790:790:790) (819:819:819))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (462:462:462))
        (PORT datac (5319:5319:5319) (5571:5571:5571))
        (PORT datad (402:402:402) (417:417:417))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (759:759:759) (741:741:741))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (822:822:822))
        (PORT datab (712:712:712) (696:696:696))
        (PORT datad (627:627:627) (584:584:584))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (764:764:764) (742:742:742))
        (PORT sclr (2129:2129:2129) (2110:2110:2110))
        (PORT sload (1588:1588:1588) (1678:1678:1678))
        (PORT ena (1546:1546:1546) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1145:1145:1145))
        (PORT datab (344:344:344) (441:441:441))
        (PORT datad (759:759:759) (773:773:773))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4712:4712:4712))
        (PORT d[1] (4592:4592:4592) (4518:4518:4518))
        (PORT d[2] (2870:2870:2870) (2790:2790:2790))
        (PORT d[3] (4243:4243:4243) (4130:4130:4130))
        (PORT d[4] (4536:4536:4536) (4495:4495:4495))
        (PORT d[5] (4130:4130:4130) (4070:4070:4070))
        (PORT d[6] (2759:2759:2759) (2722:2722:2722))
        (PORT d[7] (2615:2615:2615) (2568:2568:2568))
        (PORT d[8] (3288:3288:3288) (3286:3286:3286))
        (PORT d[9] (2560:2560:2560) (2599:2599:2599))
        (PORT d[10] (1808:1808:1808) (1698:1698:1698))
        (PORT d[11] (4522:4522:4522) (4461:4461:4461))
        (PORT d[12] (2145:2145:2145) (2101:2101:2101))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4907:4907:4907) (4772:4772:4772))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2296:2296:2296))
        (PORT d[0] (3176:3176:3176) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1770:1770:1770))
        (PORT clk (2227:2227:2227) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2876:2876:2876))
        (PORT d[1] (4173:4173:4173) (4010:4010:4010))
        (PORT d[2] (4213:4213:4213) (4097:4097:4097))
        (PORT d[3] (4577:4577:4577) (4361:4361:4361))
        (PORT d[4] (2463:2463:2463) (2346:2346:2346))
        (PORT d[5] (2466:2466:2466) (2365:2365:2365))
        (PORT d[6] (2368:2368:2368) (2358:2358:2358))
        (PORT d[7] (4168:4168:4168) (4007:4007:4007))
        (PORT d[8] (3834:3834:3834) (3736:3736:3736))
        (PORT d[9] (4633:4633:4633) (4433:4433:4433))
        (PORT d[10] (3084:3084:3084) (3075:3075:3075))
        (PORT d[11] (5738:5738:5738) (5682:5682:5682))
        (PORT d[12] (2511:2511:2511) (2398:2398:2398))
        (PORT clk (2223:2223:2223) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2407:2407:2407))
        (PORT clk (2223:2223:2223) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2215:2215:2215))
        (PORT d[0] (3708:3708:3708) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4348:4348:4348))
        (PORT d[1] (4548:4548:4548) (4474:4474:4474))
        (PORT d[2] (3157:3157:3157) (3059:3059:3059))
        (PORT d[3] (3643:3643:3643) (3559:3559:3559))
        (PORT d[4] (4994:4994:4994) (5054:5054:5054))
        (PORT d[5] (4324:4324:4324) (4374:4374:4374))
        (PORT d[6] (2723:2723:2723) (2687:2687:2687))
        (PORT d[7] (2328:2328:2328) (2296:2296:2296))
        (PORT d[8] (2917:2917:2917) (2923:2923:2923))
        (PORT d[9] (2594:2594:2594) (2631:2631:2631))
        (PORT d[10] (3691:3691:3691) (3631:3631:3631))
        (PORT d[11] (4530:4530:4530) (4469:4469:4469))
        (PORT d[12] (2457:2457:2457) (2400:2400:2400))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4928:4928:4928) (4791:4791:4791))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2928:2928:2928) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1717:1717:1717))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2878:2878:2878))
        (PORT d[1] (4165:4165:4165) (4002:4002:4002))
        (PORT d[2] (4173:4173:4173) (4047:4047:4047))
        (PORT d[3] (4266:4266:4266) (4069:4069:4069))
        (PORT d[4] (3049:3049:3049) (2930:2930:2930))
        (PORT d[5] (4323:4323:4323) (4292:4292:4292))
        (PORT d[6] (2343:2343:2343) (2330:2330:2330))
        (PORT d[7] (4168:4168:4168) (4005:4005:4005))
        (PORT d[8] (3793:3793:3793) (3697:3697:3697))
        (PORT d[9] (4024:4024:4024) (3853:3853:3853))
        (PORT d[10] (3109:3109:3109) (3097:3097:3097))
        (PORT d[11] (5726:5726:5726) (5663:5663:5663))
        (PORT d[12] (3271:3271:3271) (3197:3197:3197))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4521:4521:4521))
        (PORT clk (2217:2217:2217) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (PORT d[0] (2983:2983:2983) (2863:2863:2863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3860:3860:3860))
        (PORT d[1] (1011:1011:1011) (977:977:977))
        (PORT d[2] (3219:3219:3219) (3122:3122:3122))
        (PORT d[3] (4111:4111:4111) (3927:3927:3927))
        (PORT d[4] (4174:4174:4174) (4144:4144:4144))
        (PORT d[5] (3802:3802:3802) (3752:3752:3752))
        (PORT d[6] (3054:3054:3054) (3006:3006:3006))
        (PORT d[7] (4739:4739:4739) (4536:4536:4536))
        (PORT d[8] (3203:3203:3203) (3192:3192:3192))
        (PORT d[9] (2609:2609:2609) (2664:2664:2664))
        (PORT d[10] (4625:4625:4625) (4400:4400:4400))
        (PORT d[11] (4234:4234:4234) (4178:4178:4178))
        (PORT d[12] (1827:1827:1827) (1791:1791:1791))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3211:3211:3211))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (PORT d[0] (3922:3922:3922) (3869:3869:3869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1828:1828:1828))
        (PORT clk (2232:2232:2232) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3198:3198:3198))
        (PORT d[1] (4508:4508:4508) (4329:4329:4329))
        (PORT d[2] (4480:4480:4480) (4330:4330:4330))
        (PORT d[3] (4600:4600:4600) (4387:4387:4387))
        (PORT d[4] (2128:2128:2128) (2017:2017:2017))
        (PORT d[5] (3644:3644:3644) (3609:3609:3609))
        (PORT d[6] (2711:2711:2711) (2690:2690:2690))
        (PORT d[7] (4498:4498:4498) (4326:4326:4326))
        (PORT d[8] (4161:4161:4161) (4050:4050:4050))
        (PORT d[9] (4349:4349:4349) (4163:4163:4163))
        (PORT d[10] (3403:3403:3403) (3381:3381:3381))
        (PORT d[11] (3831:3831:3831) (3725:3725:3725))
        (PORT d[12] (2173:2173:2173) (2081:2081:2081))
        (PORT clk (2228:2228:2228) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1813:1813:1813))
        (PORT clk (2228:2228:2228) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (PORT d[0] (4038:4038:4038) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1362:1362:1362))
        (PORT d[1] (1340:1340:1340) (1305:1305:1305))
        (PORT d[2] (1364:1364:1364) (1312:1312:1312))
        (PORT d[3] (3368:3368:3368) (3255:3255:3255))
        (PORT d[4] (4159:4159:4159) (4121:4121:4121))
        (PORT d[5] (1807:1807:1807) (1768:1768:1768))
        (PORT d[6] (1323:1323:1323) (1267:1267:1267))
        (PORT d[7] (2039:2039:2039) (1976:1976:1976))
        (PORT d[8] (1996:1996:1996) (1939:1939:1939))
        (PORT d[9] (2916:2916:2916) (2944:2944:2944))
        (PORT d[10] (2009:2009:2009) (1944:1944:1944))
        (PORT d[11] (2265:2265:2265) (2163:2163:2163))
        (PORT d[12] (1315:1315:1315) (1266:1266:1266))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1125:1125:1125))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (1554:1554:1554) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1435:1435:1435))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2281:2281:2281))
        (PORT d[1] (1647:1647:1647) (1605:1605:1605))
        (PORT d[2] (1958:1958:1958) (1897:1897:1897))
        (PORT d[3] (4202:4202:4202) (4059:4059:4059))
        (PORT d[4] (1159:1159:1159) (1165:1165:1165))
        (PORT d[5] (3504:3504:3504) (3407:3407:3407))
        (PORT d[6] (1738:1738:1738) (1722:1722:1722))
        (PORT d[7] (897:897:897) (917:917:917))
        (PORT d[8] (4469:4469:4469) (4351:4351:4351))
        (PORT d[9] (1920:1920:1920) (1860:1860:1860))
        (PORT d[10] (1402:1402:1402) (1386:1386:1386))
        (PORT d[11] (882:882:882) (917:917:917))
        (PORT d[12] (3030:3030:3030) (2967:2967:2967))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (950:950:950))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (PORT d[0] (3866:3866:3866) (3793:3793:3793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1680:1680:1680))
        (PORT datab (349:349:349) (449:449:449))
        (PORT datac (1313:1313:1313) (1254:1254:1254))
        (PORT datad (1655:1655:1655) (1637:1637:1637))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1363:1363:1363))
        (PORT datab (350:350:350) (451:451:451))
        (PORT datac (1710:1710:1710) (1596:1596:1596))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (4397:4397:4397))
        (PORT d[1] (4236:4236:4236) (4179:4179:4179))
        (PORT d[2] (2916:2916:2916) (2835:2835:2835))
        (PORT d[3] (3595:3595:3595) (3513:3513:3513))
        (PORT d[4] (4659:4659:4659) (4731:4731:4731))
        (PORT d[5] (4310:4310:4310) (4362:4362:4362))
        (PORT d[6] (3107:3107:3107) (3090:3090:3090))
        (PORT d[7] (2578:2578:2578) (2529:2529:2529))
        (PORT d[8] (2525:2525:2525) (2534:2534:2534))
        (PORT d[9] (2267:2267:2267) (2319:2319:2319))
        (PORT d[10] (3388:3388:3388) (3342:3342:3342))
        (PORT d[11] (4204:4204:4204) (4226:4226:4226))
        (PORT d[12] (2492:2492:2492) (2429:2429:2429))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4469:4469:4469))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT d[0] (2744:2744:2744) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1530:1530:1530))
        (PORT clk (2211:2211:2211) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2866:2866:2866))
        (PORT d[1] (3850:3850:3850) (3696:3696:3696))
        (PORT d[2] (3846:3846:3846) (3728:3728:3728))
        (PORT d[3] (3977:3977:3977) (3793:3793:3793))
        (PORT d[4] (3054:3054:3054) (2933:2933:2933))
        (PORT d[5] (4648:4648:4648) (4607:4607:4607))
        (PORT d[6] (2386:2386:2386) (2372:2372:2372))
        (PORT d[7] (3879:3879:3879) (3727:3727:3727))
        (PORT d[8] (3513:3513:3513) (3430:3430:3430))
        (PORT d[9] (3673:3673:3673) (3508:3508:3508))
        (PORT d[10] (2764:2764:2764) (2766:2766:2766))
        (PORT d[11] (5422:5422:5422) (5373:5373:5373))
        (PORT d[12] (3485:3485:3485) (3365:3365:3365))
        (PORT clk (2207:2207:2207) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (2989:2989:2989))
        (PORT clk (2207:2207:2207) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2199:2199:2199))
        (PORT d[0] (3164:3164:3164) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3886:3886:3886))
        (PORT d[1] (1330:1330:1330) (1277:1277:1277))
        (PORT d[2] (2226:2226:2226) (2150:2150:2150))
        (PORT d[3] (3979:3979:3979) (3885:3885:3885))
        (PORT d[4] (4514:4514:4514) (4471:4471:4471))
        (PORT d[5] (3803:3803:3803) (3753:3753:3753))
        (PORT d[6] (3096:3096:3096) (3052:3052:3052))
        (PORT d[7] (2655:2655:2655) (2607:2607:2607))
        (PORT d[8] (3265:3265:3265) (3265:3265:3265))
        (PORT d[9] (2564:2564:2564) (2622:2622:2622))
        (PORT d[10] (1605:1605:1605) (1512:1512:1512))
        (PORT d[11] (4216:4216:4216) (4162:4162:4162))
        (PORT d[12] (1868:1868:1868) (1834:1834:1834))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2891:2891:2891))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (PORT d[0] (4690:4690:4690) (4546:4546:4546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1823:1823:1823))
        (PORT clk (2231:2231:2231) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3191:3191:3191))
        (PORT d[1] (4444:4444:4444) (4269:4269:4269))
        (PORT d[2] (4498:4498:4498) (4357:4357:4357))
        (PORT d[3] (4625:4625:4625) (4412:4412:4412))
        (PORT d[4] (2152:2152:2152) (2054:2054:2054))
        (PORT d[5] (3617:3617:3617) (3584:3584:3584))
        (PORT d[6] (3047:3047:3047) (3006:3006:3006))
        (PORT d[7] (4483:4483:4483) (4311:4311:4311))
        (PORT d[8] (4154:4154:4154) (4042:4042:4042))
        (PORT d[9] (4348:4348:4348) (4163:4163:4163))
        (PORT d[10] (3402:3402:3402) (3381:3381:3381))
        (PORT d[11] (3530:3530:3530) (3439:3439:3439))
        (PORT d[12] (2173:2173:2173) (2082:2082:2082))
        (PORT clk (2227:2227:2227) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3140:3140:3140))
        (PORT clk (2227:2227:2227) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2220:2220:2220))
        (PORT d[0] (6281:6281:6281) (5936:5936:5936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3976:3976:3976) (3902:3902:3902))
        (PORT d[1] (3658:3658:3658) (3634:3634:3634))
        (PORT d[2] (2842:2842:2842) (2768:2768:2768))
        (PORT d[3] (2047:2047:2047) (1973:1973:1973))
        (PORT d[4] (1733:1733:1733) (1666:1666:1666))
        (PORT d[5] (3926:3926:3926) (3932:3932:3932))
        (PORT d[6] (3893:3893:3893) (3777:3777:3777))
        (PORT d[7] (3765:3765:3765) (3622:3622:3622))
        (PORT d[8] (2345:2345:2345) (2292:2292:2292))
        (PORT d[9] (1786:1786:1786) (1800:1800:1800))
        (PORT d[10] (1678:1678:1678) (1625:1625:1625))
        (PORT d[11] (4142:4142:4142) (4109:4109:4109))
        (PORT d[12] (1682:1682:1682) (1627:1627:1627))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3778:3778:3778))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT d[0] (2722:2722:2722) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1289:1289:1289))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4503:4503:4503))
        (PORT d[1] (2599:2599:2599) (2519:2519:2519))
        (PORT d[2] (2869:2869:2869) (2766:2766:2766))
        (PORT d[3] (3551:3551:3551) (3433:3433:3433))
        (PORT d[4] (4546:4546:4546) (4461:4461:4461))
        (PORT d[5] (2898:2898:2898) (2828:2828:2828))
        (PORT d[6] (2330:2330:2330) (2287:2287:2287))
        (PORT d[7] (3777:3777:3777) (3623:3623:3623))
        (PORT d[8] (4101:4101:4101) (3985:3985:3985))
        (PORT d[9] (2229:2229:2229) (2153:2153:2153))
        (PORT d[10] (2899:2899:2899) (2809:2809:2809))
        (PORT d[11] (1851:1851:1851) (1848:1848:1848))
        (PORT d[12] (2353:2353:2353) (2308:2308:2308))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1759:1759:1759))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2191:2191:2191))
        (PORT d[0] (4992:4992:4992) (4861:4861:4861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (4736:4736:4736))
        (PORT d[1] (4556:4556:4556) (4484:4484:4484))
        (PORT d[2] (3168:3168:3168) (3070:3070:3070))
        (PORT d[3] (3933:3933:3933) (3841:3841:3841))
        (PORT d[4] (4547:4547:4547) (4494:4494:4494))
        (PORT d[5] (4013:4013:4013) (4076:4076:4076))
        (PORT d[6] (2732:2732:2732) (2697:2697:2697))
        (PORT d[7] (2602:2602:2602) (2554:2554:2554))
        (PORT d[8] (2912:2912:2912) (2913:2913:2913))
        (PORT d[9] (2587:2587:2587) (2622:2622:2622))
        (PORT d[10] (3717:3717:3717) (3656:3656:3656))
        (PORT d[11] (4562:4562:4562) (4500:4500:4500))
        (PORT d[12] (2143:2143:2143) (2095:2095:2095))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3178:3178:3178))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (3160:3160:3160) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1474:1474:1474))
        (PORT clk (2225:2225:2225) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3191:3191:3191))
        (PORT d[1] (4172:4172:4172) (4009:4009:4009))
        (PORT d[2] (4168:4168:4168) (4038:4038:4038))
        (PORT d[3] (4302:4302:4302) (4104:4104:4104))
        (PORT d[4] (2470:2470:2470) (2354:2354:2354))
        (PORT d[5] (3906:3906:3906) (3884:3884:3884))
        (PORT d[6] (2384:2384:2384) (2371:2371:2371))
        (PORT d[7] (4175:4175:4175) (4013:4013:4013))
        (PORT d[8] (4097:4097:4097) (3983:3983:3983))
        (PORT d[9] (4347:4347:4347) (4168:4168:4168))
        (PORT d[10] (3083:3083:3083) (3074:3074:3074))
        (PORT d[11] (5699:5699:5699) (5644:5644:5644))
        (PORT d[12] (2496:2496:2496) (2388:2388:2388))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2603:2603:2603))
        (PORT clk (2221:2221:2221) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2214:2214:2214))
        (PORT d[0] (3246:3246:3246) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (1724:1724:1724))
        (PORT datab (696:696:696) (666:666:666))
        (PORT datac (1654:1654:1654) (1612:1612:1612))
        (PORT datad (1071:1071:1071) (1084:1084:1084))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1723:1723:1723))
        (PORT datab (1487:1487:1487) (1365:1365:1365))
        (PORT datac (1778:1778:1778) (1669:1669:1669))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1806:1806:1806))
        (PORT datab (991:991:991) (951:951:951))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2278:2278:2278) (2270:2270:2270))
        (PORT sload (1981:1981:1981) (1973:1973:1973))
        (PORT ena (1981:1981:1981) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (802:802:802))
        (PORT datab (1113:1113:1113) (1122:1122:1122))
        (PORT datac (1653:1653:1653) (1646:1646:1646))
        (PORT datad (1183:1183:1183) (1097:1097:1097))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (577:577:577))
        (PORT datab (1233:1233:1233) (1126:1126:1126))
        (PORT datac (1492:1492:1492) (1375:1375:1375))
        (PORT datad (1065:1065:1065) (1085:1085:1085))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1496:1496:1496))
        (PORT datab (1009:1009:1009) (939:939:939))
        (PORT datac (1096:1096:1096) (1114:1114:1114))
        (PORT datad (1314:1314:1314) (1280:1280:1280))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (720:720:720))
        (PORT datab (900:900:900) (852:852:852))
        (PORT datac (1212:1212:1212) (1168:1168:1168))
        (PORT datad (1029:1029:1029) (975:975:975))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (857:857:857))
        (PORT datab (891:891:891) (804:804:804))
        (PORT datac (779:779:779) (794:794:794))
        (PORT datad (789:789:789) (818:818:818))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (5563:5563:5563) (5789:5789:5789))
        (PORT datac (774:774:774) (814:814:814))
        (PORT datad (651:651:651) (648:648:648))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1290:1290:1290) (1286:1286:1286))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|addr_initial\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (5600:5600:5600) (5821:5821:5821))
        (PORT datad (4052:4052:4052) (4257:4257:4257))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|addr_initial\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (5601:5601:5601) (5823:5823:5823))
        (PORT datad (1069:1069:1069) (1087:1087:1087))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (822:822:822))
        (PORT datab (421:421:421) (411:411:411))
        (PORT datad (643:643:643) (629:629:629))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (962:962:962) (912:912:912))
        (PORT sclr (2129:2129:2129) (2110:2110:2110))
        (PORT sload (1588:1588:1588) (1678:1678:1678))
        (PORT ena (1546:1546:1546) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (434:434:434))
        (PORT datac (875:875:875) (919:919:919))
        (PORT datad (1090:1090:1090) (1098:1098:1098))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2884:2884:2884))
        (PORT d[1] (3466:3466:3466) (3383:3383:3383))
        (PORT d[2] (3021:3021:3021) (2988:2988:2988))
        (PORT d[3] (2956:2956:2956) (2889:2889:2889))
        (PORT d[4] (2390:2390:2390) (2345:2345:2345))
        (PORT d[5] (3089:3089:3089) (3054:3054:3054))
        (PORT d[6] (3015:3015:3015) (2872:2872:2872))
        (PORT d[7] (2976:2976:2976) (2794:2794:2794))
        (PORT d[8] (2096:2096:2096) (2086:2086:2086))
        (PORT d[9] (2478:2478:2478) (2506:2506:2506))
        (PORT d[10] (3021:3021:3021) (2835:2835:2835))
        (PORT d[11] (3346:3346:3346) (3287:3287:3287))
        (PORT d[12] (4757:4757:4757) (4552:4552:4552))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3277:3277:3277))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (PORT d[0] (2944:2944:2944) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2116:2116:2116))
        (PORT clk (2142:2142:2142) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3385:3385:3385))
        (PORT d[1] (4010:4010:4010) (3812:3812:3812))
        (PORT d[2] (3875:3875:3875) (3663:3663:3663))
        (PORT d[3] (3501:3501:3501) (3408:3408:3408))
        (PORT d[4] (4328:4328:4328) (4308:4308:4308))
        (PORT d[5] (3532:3532:3532) (3452:3452:3452))
        (PORT d[6] (3869:3869:3869) (3908:3908:3908))
        (PORT d[7] (3042:3042:3042) (2997:2997:2997))
        (PORT d[8] (3845:3845:3845) (3767:3767:3767))
        (PORT d[9] (3247:3247:3247) (3182:3182:3182))
        (PORT d[10] (3905:3905:3905) (3671:3671:3671))
        (PORT d[11] (5124:5124:5124) (5113:5113:5113))
        (PORT d[12] (3066:3066:3066) (2931:2931:2931))
        (PORT clk (2138:2138:2138) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (2948:2948:2948))
        (PORT clk (2138:2138:2138) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (PORT d[0] (3621:3621:3621) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2572:2572:2572))
        (PORT d[1] (4345:4345:4345) (4209:4209:4209))
        (PORT d[2] (3701:3701:3701) (3647:3647:3647))
        (PORT d[3] (3694:3694:3694) (3616:3616:3616))
        (PORT d[4] (3346:3346:3346) (3255:3255:3255))
        (PORT d[5] (3115:3115:3115) (3080:3080:3080))
        (PORT d[6] (3374:3374:3374) (3218:3218:3218))
        (PORT d[7] (3905:3905:3905) (3690:3690:3690))
        (PORT d[8] (3060:3060:3060) (3026:3026:3026))
        (PORT d[9] (1797:1797:1797) (1783:1783:1783))
        (PORT d[10] (2972:2972:2972) (2798:2798:2798))
        (PORT d[11] (3402:3402:3402) (3352:3352:3352))
        (PORT d[12] (4071:4071:4071) (3892:3892:3892))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3580:3580:3580))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2262:2262:2262))
        (PORT d[0] (4973:4973:4973) (4930:4930:4930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2117:2117:2117))
        (PORT clk (2192:2192:2192) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3423:3423:3423))
        (PORT d[1] (5467:5467:5467) (5194:5194:5194))
        (PORT d[2] (4850:4850:4850) (4605:4605:4605))
        (PORT d[3] (4749:4749:4749) (4611:4611:4611))
        (PORT d[4] (4339:4339:4339) (4316:4316:4316))
        (PORT d[5] (3893:3893:3893) (3813:3813:3813))
        (PORT d[6] (4469:4469:4469) (4471:4471:4471))
        (PORT d[7] (3958:3958:3958) (3865:3865:3865))
        (PORT d[8] (4175:4175:4175) (4108:4108:4108))
        (PORT d[9] (4214:4214:4214) (4116:4116:4116))
        (PORT d[10] (4871:4871:4871) (4617:4617:4617))
        (PORT d[11] (5780:5780:5780) (5754:5754:5754))
        (PORT d[12] (4029:4029:4029) (3863:3863:3863))
        (PORT clk (2188:2188:2188) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4451:4451:4451))
        (PORT clk (2188:2188:2188) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2181:2181:2181))
        (PORT d[0] (3162:3162:3162) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3184:3184:3184))
        (PORT d[1] (3776:3776:3776) (3672:3672:3672))
        (PORT d[2] (3364:3364:3364) (3320:3320:3320))
        (PORT d[3] (3641:3641:3641) (3557:3557:3557))
        (PORT d[4] (3041:3041:3041) (2967:2967:2967))
        (PORT d[5] (3493:3493:3493) (3448:3448:3448))
        (PORT d[6] (3005:3005:3005) (2867:2867:2867))
        (PORT d[7] (3573:3573:3573) (3369:3369:3369))
        (PORT d[8] (2744:2744:2744) (2725:2725:2725))
        (PORT d[9] (1822:1822:1822) (1806:1806:1806))
        (PORT d[10] (2396:2396:2396) (2240:2240:2240))
        (PORT d[11] (3056:3056:3056) (3012:3012:3012))
        (PORT d[12] (4384:4384:4384) (4193:4193:4193))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3554:3554:3554))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT d[0] (3744:3744:3744) (3616:3616:3616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2097:2097:2097))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3392:3392:3392))
        (PORT d[1] (5117:5117:5117) (4854:4854:4854))
        (PORT d[2] (4556:4556:4556) (4323:4323:4323))
        (PORT d[3] (4757:4757:4757) (4609:4609:4609))
        (PORT d[4] (4266:4266:4266) (4240:4240:4240))
        (PORT d[5] (3840:3840:3840) (3740:3740:3740))
        (PORT d[6] (4085:4085:4085) (4109:4109:4109))
        (PORT d[7] (3405:3405:3405) (3356:3356:3356))
        (PORT d[8] (3861:3861:3861) (3796:3796:3796))
        (PORT d[9] (3875:3875:3875) (3785:3785:3785))
        (PORT d[10] (4541:4541:4541) (4298:4298:4298))
        (PORT d[11] (5463:5463:5463) (5448:5448:5448))
        (PORT d[12] (3695:3695:3695) (3538:3538:3538))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2745:2745:2745))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (2485:2485:2485) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1728:1728:1728))
        (PORT datab (1462:1462:1462) (1300:1300:1300))
        (PORT datac (1857:1857:1857) (1680:1680:1680))
        (PORT datad (1075:1075:1075) (1088:1088:1088))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3820:3820:3820))
        (PORT d[1] (3676:3676:3676) (3650:3650:3650))
        (PORT d[2] (3144:3144:3144) (3037:3037:3037))
        (PORT d[3] (2042:2042:2042) (1969:1969:1969))
        (PORT d[4] (1715:1715:1715) (1650:1650:1650))
        (PORT d[5] (3880:3880:3880) (3877:3877:3877))
        (PORT d[6] (3529:3529:3529) (3423:3423:3423))
        (PORT d[7] (3782:3782:3782) (3638:3638:3638))
        (PORT d[8] (2290:2290:2290) (2235:2235:2235))
        (PORT d[9] (2062:2062:2062) (2052:2052:2052))
        (PORT d[10] (2033:2033:2033) (1954:1954:1954))
        (PORT d[11] (4102:4102:4102) (4071:4071:4071))
        (PORT d[12] (2029:2029:2029) (1962:1962:1962))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3454:3454:3454))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (3190:3190:3190) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1354:1354:1354))
        (PORT clk (2192:2192:2192) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4466:4466:4466) (4466:4466:4466))
        (PORT d[1] (2357:2357:2357) (2305:2305:2305))
        (PORT d[2] (2861:2861:2861) (2757:2757:2757))
        (PORT d[3] (3518:3518:3518) (3401:3401:3401))
        (PORT d[4] (4200:4200:4200) (4119:4119:4119))
        (PORT d[5] (3659:3659:3659) (3624:3624:3624))
        (PORT d[6] (3427:3427:3427) (3442:3442:3442))
        (PORT d[7] (3133:3133:3133) (3014:3014:3014))
        (PORT d[8] (3414:3414:3414) (3314:3314:3314))
        (PORT d[9] (2852:2852:2852) (2753:2753:2753))
        (PORT d[10] (2865:2865:2865) (2775:2775:2775))
        (PORT d[11] (2710:2710:2710) (2643:2643:2643))
        (PORT d[12] (2361:2361:2361) (2314:2314:2314))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2082:2082:2082))
        (PORT clk (2188:2188:2188) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (PORT d[0] (2722:2722:2722) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2291:2291:2291) (2110:2110:2110))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1227:1227:1227) (1132:1132:1132))
        (PORT datad (1072:1072:1072) (1084:1084:1084))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3164:3164:3164))
        (PORT d[1] (3731:3731:3731) (3626:3626:3626))
        (PORT d[2] (3338:3338:3338) (3295:3295:3295))
        (PORT d[3] (3357:3357:3357) (3276:3276:3276))
        (PORT d[4] (2090:2090:2090) (2060:2060:2060))
        (PORT d[5] (3460:3460:3460) (3416:3416:3416))
        (PORT d[6] (3067:3067:3067) (2921:2921:2921))
        (PORT d[7] (3910:3910:3910) (3695:3695:3695))
        (PORT d[8] (2467:2467:2467) (2459:2459:2459))
        (PORT d[9] (3133:3133:3133) (3137:3137:3137))
        (PORT d[10] (2691:2691:2691) (2524:2524:2524))
        (PORT d[11] (3656:3656:3656) (3589:3589:3589))
        (PORT d[12] (4673:4673:4673) (4473:4473:4473))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3540:3540:3540))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (3595:3595:3595) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1812:1812:1812))
        (PORT clk (2175:2175:2175) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3466:3466:3466))
        (PORT d[1] (4914:4914:4914) (4667:4667:4667))
        (PORT d[2] (4517:4517:4517) (4284:4284:4284))
        (PORT d[3] (4423:4423:4423) (4290:4290:4290))
        (PORT d[4] (4326:4326:4326) (4301:4301:4301))
        (PORT d[5] (3806:3806:3806) (3708:3708:3708))
        (PORT d[6] (4071:4071:4071) (4096:4096:4096))
        (PORT d[7] (3100:3100:3100) (3066:3066:3066))
        (PORT d[8] (3820:3820:3820) (3755:3755:3755))
        (PORT d[9] (4152:4152:4152) (4044:4044:4044))
        (PORT d[10] (4710:4710:4710) (4421:4421:4421))
        (PORT d[11] (5120:5120:5120) (5121:5121:5121))
        (PORT d[12] (3976:3976:3976) (3789:3789:3789))
        (PORT clk (2171:2171:2171) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (3843:3843:3843))
        (PORT clk (2171:2171:2171) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (PORT d[0] (2839:2839:2839) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2192:2192:2192))
        (PORT d[1] (4651:4651:4651) (4503:4503:4503))
        (PORT d[2] (4034:4034:4034) (3966:3966:3966))
        (PORT d[3] (4026:4026:4026) (3938:3938:3938))
        (PORT d[4] (2385:2385:2385) (2320:2320:2320))
        (PORT d[5] (4817:4817:4817) (4750:4750:4750))
        (PORT d[6] (3680:3680:3680) (3512:3512:3512))
        (PORT d[7] (4294:4294:4294) (4069:4069:4069))
        (PORT d[8] (6172:6172:6172) (5889:5889:5889))
        (PORT d[9] (2224:2224:2224) (2234:2234:2234))
        (PORT d[10] (2315:2315:2315) (2163:2163:2163))
        (PORT d[11] (3411:3411:3411) (3235:3235:3235))
        (PORT d[12] (1987:1987:1987) (1850:1850:1850))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3274:3274:3274))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (PORT d[0] (4871:4871:4871) (4784:4784:4784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2026:2026:2026))
        (PORT clk (2205:2205:2205) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3013:3013:3013))
        (PORT d[1] (6104:6104:6104) (5798:5798:5798))
        (PORT d[2] (5224:5224:5224) (4970:4970:4970))
        (PORT d[3] (5411:5411:5411) (5247:5247:5247))
        (PORT d[4] (4320:4320:4320) (4308:4308:4308))
        (PORT d[5] (4267:4267:4267) (4175:4175:4175))
        (PORT d[6] (4458:4458:4458) (4477:4477:4477))
        (PORT d[7] (4592:4592:4592) (4462:4462:4462))
        (PORT d[8] (4511:4511:4511) (4429:4429:4429))
        (PORT d[9] (4551:4551:4551) (4442:4442:4442))
        (PORT d[10] (5222:5222:5222) (4962:4962:4962))
        (PORT d[11] (4331:4331:4331) (4255:4255:4255))
        (PORT d[12] (4845:4845:4845) (4617:4617:4617))
        (PORT clk (2201:2201:2201) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (2938:2938:2938))
        (PORT clk (2201:2201:2201) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (PORT d[0] (2525:2525:2525) (2335:2335:2335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3487:3487:3487))
        (PORT d[1] (4334:4334:4334) (4202:4202:4202))
        (PORT d[2] (3989:3989:3989) (3924:3924:3924))
        (PORT d[3] (3718:3718:3718) (3644:3644:3644))
        (PORT d[4] (3633:3633:3633) (3526:3526:3526))
        (PORT d[5] (3124:3124:3124) (3090:3090:3090))
        (PORT d[6] (3335:3335:3335) (3183:3183:3183))
        (PORT d[7] (3946:3946:3946) (3728:3728:3728))
        (PORT d[8] (3101:3101:3101) (3064:3064:3064))
        (PORT d[9] (1501:1501:1501) (1503:1503:1503))
        (PORT d[10] (2073:2073:2073) (1933:1933:1933))
        (PORT d[11] (3684:3684:3684) (3618:3618:3618))
        (PORT d[12] (3770:3770:3770) (3598:3598:3598))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3548:3548:3548))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT d[0] (3537:3537:3537) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1778:1778:1778))
        (PORT clk (2198:2198:2198) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3034:3034:3034))
        (PORT d[1] (5473:5473:5473) (5198:5198:5198))
        (PORT d[2] (4871:4871:4871) (4629:4629:4629))
        (PORT d[3] (5063:5063:5063) (4907:4907:4907))
        (PORT d[4] (4321:4321:4321) (4289:4289:4289))
        (PORT d[5] (3933:3933:3933) (3848:3848:3848))
        (PORT d[6] (4430:4430:4430) (4449:4449:4449))
        (PORT d[7] (4266:4266:4266) (4160:4160:4160))
        (PORT d[8] (4208:4208:4208) (4142:4142:4142))
        (PORT d[9] (4254:4254:4254) (4154:4154:4154))
        (PORT d[10] (4895:4895:4895) (4643:4643:4643))
        (PORT d[11] (5763:5763:5763) (5739:5739:5739))
        (PORT d[12] (4825:4825:4825) (4595:4595:4595))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3270:3270:3270))
        (PORT clk (2194:2194:2194) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2188:2188:2188))
        (PORT d[0] (3342:3342:3342) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3287:3287:3287))
        (PORT d[1] (3547:3547:3547) (3504:3504:3504))
        (PORT d[2] (2559:2559:2559) (2496:2496:2496))
        (PORT d[3] (2844:2844:2844) (2736:2736:2736))
        (PORT d[4] (4006:4006:4006) (4093:4093:4093))
        (PORT d[5] (3633:3633:3633) (3648:3648:3648))
        (PORT d[6] (3132:3132:3132) (3025:3025:3025))
        (PORT d[7] (3433:3433:3433) (3297:3297:3297))
        (PORT d[8] (1620:1620:1620) (1581:1581:1581))
        (PORT d[9] (2341:2341:2341) (2304:2304:2304))
        (PORT d[10] (2344:2344:2344) (2260:2260:2260))
        (PORT d[11] (3784:3784:3784) (3759:3759:3759))
        (PORT d[12] (2677:2677:2677) (2575:2575:2575))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2856:2856:2856))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT d[0] (2458:2458:2458) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1399:1399:1399))
        (PORT clk (2166:2166:2166) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4115:4115:4115))
        (PORT d[1] (2696:2696:2696) (2629:2629:2629))
        (PORT d[2] (2901:2901:2901) (2794:2794:2794))
        (PORT d[3] (3190:3190:3190) (3067:3067:3067))
        (PORT d[4] (3864:3864:3864) (3789:3789:3789))
        (PORT d[5] (3655:3655:3655) (3619:3619:3619))
        (PORT d[6] (3116:3116:3116) (3140:3140:3140))
        (PORT d[7] (2809:2809:2809) (2700:2700:2700))
        (PORT d[8] (4428:4428:4428) (4303:4303:4303))
        (PORT d[9] (2860:2860:2860) (2759:2759:2759))
        (PORT d[10] (3205:3205:3205) (3087:3087:3087))
        (PORT d[11] (2203:2203:2203) (2189:2189:2189))
        (PORT d[12] (2952:2952:2952) (2877:2877:2877))
        (PORT clk (2162:2162:2162) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2127:2127:2127))
        (PORT clk (2162:2162:2162) (2152:2152:2152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2156:2156:2156))
        (PORT d[0] (4698:4698:4698) (4601:4601:4601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1721:1721:1721))
        (PORT datab (1678:1678:1678) (1526:1526:1526))
        (PORT datac (988:988:988) (934:934:934))
        (PORT datad (1068:1068:1068) (1080:1080:1080))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1728:1728:1728))
        (PORT datab (1966:1966:1966) (1779:1779:1779))
        (PORT datac (1953:1953:1953) (1790:1790:1790))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1802:1802:1802) (1807:1807:1807))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (622:622:622) (691:691:691))
        (PORT sload (1981:1981:1981) (1973:1973:1973))
        (PORT ena (1981:1981:1981) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1731:1731:1731))
        (PORT datab (1810:1810:1810) (1730:1730:1730))
        (PORT datac (1178:1178:1178) (1092:1092:1092))
        (PORT datad (2274:2274:2274) (2083:2083:2083))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1733:1733:1733))
        (PORT datab (1215:1215:1215) (1121:1121:1121))
        (PORT datac (1783:1783:1783) (1668:1668:1668))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1788:1788:1788) (1729:1729:1729))
        (PORT datab (1809:1809:1809) (1729:1729:1729))
        (PORT datac (1792:1792:1792) (1672:1672:1672))
        (PORT datad (1518:1518:1518) (1416:1416:1416))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (1923:1923:1923))
        (PORT datab (1811:1811:1811) (1731:1731:1731))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1977:1977:1977) (1804:1804:1804))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1181:1181:1181))
        (PORT datab (1345:1345:1345) (1215:1215:1215))
        (PORT datac (772:772:772) (785:785:785))
        (PORT datad (791:791:791) (820:820:820))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (476:476:476))
        (PORT datac (5315:5315:5315) (5567:5567:5567))
        (PORT datad (413:413:413) (432:432:432))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (2439:2439:2439) (2312:2312:2312))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|addr_initial\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (5601:5601:5601) (5822:5822:5822))
        (PORT datad (4051:4051:4051) (4256:4256:4256))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|addr_initial\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1139:1139:1139))
        (PORT datac (5607:5607:5607) (5830:5830:5830))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|indiceMemory_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (822:822:822))
        (PORT datab (412:412:412) (412:412:412))
        (PORT datad (669:669:669) (650:650:650))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1826:1826:1826) (1748:1748:1748))
        (PORT sclr (2129:2129:2129) (2110:2110:2110))
        (PORT sload (1588:1588:1588) (1678:1678:1678))
        (PORT ena (1546:1546:1546) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (812:812:812) (819:819:819))
        (PORT datac (260:260:260) (336:336:336))
        (PORT datad (998:998:998) (988:988:988))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4048:4048:4048))
        (PORT d[1] (4226:4226:4226) (4152:4152:4152))
        (PORT d[2] (2883:2883:2883) (2802:2802:2802))
        (PORT d[3] (3274:3274:3274) (3199:3199:3199))
        (PORT d[4] (4615:4615:4615) (4677:4677:4677))
        (PORT d[5] (4558:4558:4558) (4564:4564:4564))
        (PORT d[6] (2777:2777:2777) (2768:2768:2768))
        (PORT d[7] (2794:2794:2794) (2758:2758:2758))
        (PORT d[8] (2485:2485:2485) (2483:2483:2483))
        (PORT d[9] (2173:2173:2173) (2200:2200:2200))
        (PORT d[10] (2688:2688:2688) (2675:2675:2675))
        (PORT d[11] (4215:4215:4215) (4232:4232:4232))
        (PORT d[12] (3092:3092:3092) (3006:3006:3006))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4171:4171:4171))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (PORT d[0] (2763:2763:2763) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2355:2355:2355))
        (PORT clk (2202:2202:2202) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2823:2823:2823))
        (PORT d[1] (3485:3485:3485) (3339:3339:3339))
        (PORT d[2] (3543:3543:3543) (3440:3440:3440))
        (PORT d[3] (3663:3663:3663) (3496:3496:3496))
        (PORT d[4] (3346:3346:3346) (3216:3216:3216))
        (PORT d[5] (4340:4340:4340) (4266:4266:4266))
        (PORT d[6] (2363:2363:2363) (2350:2350:2350))
        (PORT d[7] (3515:3515:3515) (3375:3375:3375))
        (PORT d[8] (3456:3456:3456) (3365:3365:3365))
        (PORT d[9] (3654:3654:3654) (3486:3486:3486))
        (PORT d[10] (2982:2982:2982) (2948:2948:2948))
        (PORT d[11] (5402:5402:5402) (5352:5352:5352))
        (PORT d[12] (2952:2952:2952) (2893:2893:2893))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3020:3020:3020))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2190:2190:2190))
        (PORT d[0] (3148:3148:3148) (2942:2942:2942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3729:3729:3729))
        (PORT d[1] (3630:3630:3630) (3583:3583:3583))
        (PORT d[2] (2577:2577:2577) (2517:2517:2517))
        (PORT d[3] (3247:3247:3247) (3160:3160:3160))
        (PORT d[4] (3974:3974:3974) (4064:4064:4064))
        (PORT d[5] (3918:3918:3918) (3950:3950:3950))
        (PORT d[6] (2418:2418:2418) (2418:2418:2418))
        (PORT d[7] (2468:2468:2468) (2444:2444:2444))
        (PORT d[8] (1840:1840:1840) (1855:1855:1855))
        (PORT d[9] (2271:2271:2271) (2318:2318:2318))
        (PORT d[10] (3034:3034:3034) (2991:2991:2991))
        (PORT d[11] (4151:4151:4151) (4168:4168:4168))
        (PORT d[12] (3385:3385:3385) (3285:3285:3285))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (3828:3828:3828))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (3109:3109:3109) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2081:2081:2081))
        (PORT clk (2175:2175:2175) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3235:3235:3235))
        (PORT d[1] (3199:3199:3199) (3065:3065:3065))
        (PORT d[2] (3173:3173:3173) (3082:3082:3082))
        (PORT d[3] (3038:3038:3038) (2887:2887:2887))
        (PORT d[4] (2756:2756:2756) (2658:2658:2658))
        (PORT d[5] (3978:3978:3978) (3955:3955:3955))
        (PORT d[6] (2674:2674:2674) (2644:2644:2644))
        (PORT d[7] (3195:3195:3195) (3058:3058:3058))
        (PORT d[8] (3482:3482:3482) (3383:3383:3383))
        (PORT d[9] (3018:3018:3018) (2870:2870:2870))
        (PORT d[10] (2436:2436:2436) (2441:2441:2441))
        (PORT d[11] (4723:4723:4723) (4697:4697:4697))
        (PORT d[12] (2954:2954:2954) (2887:2887:2887))
        (PORT clk (2171:2171:2171) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2774:2774:2774))
        (PORT clk (2171:2171:2171) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2165:2165:2165))
        (PORT d[0] (3535:3535:3535) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1006:1006:1006))
        (PORT d[1] (1710:1710:1710) (1662:1662:1662))
        (PORT d[2] (1363:1363:1363) (1313:1313:1313))
        (PORT d[3] (1704:1704:1704) (1643:1643:1643))
        (PORT d[4] (1066:1066:1066) (1024:1024:1024))
        (PORT d[5] (3810:3810:3810) (3743:3743:3743))
        (PORT d[6] (1035:1035:1035) (1001:1001:1001))
        (PORT d[7] (2309:2309:2309) (2230:2230:2230))
        (PORT d[8] (2340:2340:2340) (2278:2278:2278))
        (PORT d[9] (3256:3256:3256) (3275:3275:3275))
        (PORT d[10] (2330:2330:2330) (2246:2246:2246))
        (PORT d[11] (2601:2601:2601) (2490:2490:2490))
        (PORT d[12] (1815:1815:1815) (1708:1708:1708))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4077:4077:4077))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (PORT d[0] (2082:2082:2082) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1685:1685:1685))
        (PORT clk (2220:2220:2220) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5128:5128:5128) (5108:5108:5108))
        (PORT d[1] (3274:3274:3274) (3163:3163:3163))
        (PORT d[2] (3549:3549:3549) (3418:3418:3418))
        (PORT d[3] (4197:4197:4197) (4063:4063:4063))
        (PORT d[4] (1504:1504:1504) (1495:1495:1495))
        (PORT d[5] (2898:2898:2898) (2829:2829:2829))
        (PORT d[6] (1402:1402:1402) (1394:1394:1394))
        (PORT d[7] (2915:2915:2915) (2818:2818:2818))
        (PORT d[8] (4519:4519:4519) (4405:4405:4405))
        (PORT d[9] (2247:2247:2247) (2177:2177:2177))
        (PORT d[10] (3516:3516:3516) (3400:3400:3400))
        (PORT d[11] (1218:1218:1218) (1243:1243:1243))
        (PORT d[12] (2994:2994:2994) (2929:2929:2929))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1200:1200:1200))
        (PORT clk (2216:2216:2216) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2209:2209:2209))
        (PORT d[0] (1818:1818:1818) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2384:2384:2384) (2227:2227:2227))
        (PORT datab (353:353:353) (454:454:454))
        (PORT datac (962:962:962) (903:903:903))
        (PORT datad (1651:1651:1651) (1632:1632:1632))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1312:1312:1312))
        (PORT d[1] (1048:1048:1048) (1024:1024:1024))
        (PORT d[2] (1044:1044:1044) (1007:1007:1007))
        (PORT d[3] (1363:1363:1363) (1305:1305:1305))
        (PORT d[4] (1362:1362:1362) (1304:1304:1304))
        (PORT d[5] (1733:1733:1733) (1687:1687:1687))
        (PORT d[6] (1337:1337:1337) (1278:1278:1278))
        (PORT d[7] (1963:1963:1963) (1891:1891:1891))
        (PORT d[8] (2365:2365:2365) (2301:2301:2301))
        (PORT d[9] (2925:2925:2925) (2953:2953:2953))
        (PORT d[10] (2018:2018:2018) (1954:1954:1954))
        (PORT d[11] (2285:2285:2285) (2185:2185:2185))
        (PORT d[12] (1295:1295:1295) (1244:1244:1244))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2432:2432:2432))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2292:2292:2292))
        (PORT d[0] (4829:4829:4829) (4744:4744:4744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1407:1407:1407))
        (PORT clk (2222:2222:2222) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5154:5154:5154) (5134:5134:5134))
        (PORT d[1] (1684:1684:1684) (1642:1642:1642))
        (PORT d[2] (3555:3555:3555) (3424:3424:3424))
        (PORT d[3] (4229:4229:4229) (4096:4096:4096))
        (PORT d[4] (1486:1486:1486) (1487:1487:1487))
        (PORT d[5] (3575:3575:3575) (3509:3509:3509))
        (PORT d[6] (1449:1449:1449) (1444:1444:1444))
        (PORT d[7] (2245:2245:2245) (2172:2172:2172))
        (PORT d[8] (4493:4493:4493) (4381:4381:4381))
        (PORT d[9] (1605:1605:1605) (1567:1567:1567))
        (PORT d[10] (3522:3522:3522) (3407:3407:3407))
        (PORT d[11] (1236:1236:1236) (1258:1258:1258))
        (PORT d[12] (2994:2994:2994) (2930:2930:2930))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1251:1251:1251))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2211:2211:2211))
        (PORT d[0] (2080:2080:2080) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1887:1887:1887))
        (PORT datab (1699:1699:1699) (1669:1669:1669))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1009:1009:1009) (959:959:959))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (4049:4049:4049))
        (PORT d[1] (3940:3940:3940) (3892:3892:3892))
        (PORT d[2] (2893:2893:2893) (2808:2808:2808))
        (PORT d[3] (3563:3563:3563) (3470:3470:3470))
        (PORT d[4] (4322:4322:4322) (4404:4404:4404))
        (PORT d[5] (3975:3975:3975) (4012:4012:4012))
        (PORT d[6] (2776:2776:2776) (2767:2767:2767))
        (PORT d[7] (2761:2761:2761) (2727:2727:2727))
        (PORT d[8] (2180:2180:2180) (2192:2192:2192))
        (PORT d[9] (2217:2217:2217) (2264:2264:2264))
        (PORT d[10] (2958:2958:2958) (2923:2923:2923))
        (PORT d[11] (4176:4176:4176) (4196:4196:4196))
        (PORT d[12] (2783:2783:2783) (2717:2717:2717))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4196:4196:4196))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (3737:3737:3737) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2354:2354:2354))
        (PORT clk (2195:2195:2195) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2542:2542:2542))
        (PORT d[1] (3485:3485:3485) (3338:3338:3338))
        (PORT d[2] (3482:3482:3482) (3371:3371:3371))
        (PORT d[3] (3608:3608:3608) (3432:3432:3432))
        (PORT d[4] (2749:2749:2749) (2649:2649:2649))
        (PORT d[5] (4276:4276:4276) (4206:4206:4206))
        (PORT d[6] (3308:3308:3308) (3306:3306:3306))
        (PORT d[7] (3514:3514:3514) (3374:3374:3374))
        (PORT d[8] (3134:3134:3134) (3049:3049:3049))
        (PORT d[9] (3329:3329:3329) (3174:3174:3174))
        (PORT d[10] (2444:2444:2444) (2456:2456:2456))
        (PORT d[11] (3444:3444:3444) (3305:3305:3305))
        (PORT d[12] (2946:2946:2946) (2886:2886:2886))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2759:2759:2759))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2185:2185:2185))
        (PORT d[0] (3690:3690:3690) (3433:3433:3433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4249:4249:4249) (4292:4292:4292))
        (PORT d[1] (3699:3699:3699) (3689:3689:3689))
        (PORT d[2] (2974:2974:2974) (2932:2932:2932))
        (PORT d[3] (3209:3209:3209) (3114:3114:3114))
        (PORT d[4] (3608:3608:3608) (3656:3656:3656))
        (PORT d[5] (3986:3986:3986) (4026:4026:4026))
        (PORT d[6] (1990:1990:1990) (1958:1958:1958))
        (PORT d[7] (3514:3514:3514) (3524:3524:3524))
        (PORT d[8] (2088:2088:2088) (2091:2091:2091))
        (PORT d[9] (2591:2591:2591) (2655:2655:2655))
        (PORT d[10] (2538:2538:2538) (2463:2463:2463))
        (PORT d[11] (4422:4422:4422) (4398:4398:4398))
        (PORT d[12] (5653:5653:5653) (5442:5442:5442))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3326:3326:3326) (3243:3243:3243))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT d[0] (2677:2677:2677) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3105:3105:3105))
        (PORT clk (2158:2158:2158) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3028:3028:3028))
        (PORT d[1] (3824:3824:3824) (3604:3604:3604))
        (PORT d[2] (3204:3204:3204) (3100:3100:3100))
        (PORT d[3] (3913:3913:3913) (3733:3733:3733))
        (PORT d[4] (3115:3115:3115) (3025:3025:3025))
        (PORT d[5] (4303:4303:4303) (4249:4249:4249))
        (PORT d[6] (2720:2720:2720) (2712:2712:2712))
        (PORT d[7] (3839:3839:3839) (3628:3628:3628))
        (PORT d[8] (3086:3086:3086) (2997:2997:2997))
        (PORT d[9] (3928:3928:3928) (3681:3681:3681))
        (PORT d[10] (2767:2767:2767) (2745:2745:2745))
        (PORT d[11] (4355:4355:4355) (4303:4303:4303))
        (PORT d[12] (4390:4390:4390) (4140:4140:4140))
        (PORT clk (2154:2154:2154) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3723:3723:3723))
        (PORT clk (2154:2154:2154) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2148:2148:2148))
        (PORT d[0] (3851:3851:3851) (3669:3669:3669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3568:3568:3568))
        (PORT d[1] (3307:3307:3307) (3289:3289:3289))
        (PORT d[2] (2892:2892:2892) (2817:2817:2817))
        (PORT d[3] (2887:2887:2887) (2777:2777:2777))
        (PORT d[4] (2067:2067:2067) (1995:1995:1995))
        (PORT d[5] (3627:3627:3627) (3646:3646:3646))
        (PORT d[6] (3166:3166:3166) (3058:3058:3058))
        (PORT d[7] (3423:3423:3423) (3289:3289:3289))
        (PORT d[8] (2039:2039:2039) (1995:1995:1995))
        (PORT d[9] (2393:2393:2393) (2358:2358:2358))
        (PORT d[10] (2001:2001:2001) (1936:1936:1936))
        (PORT d[11] (3775:3775:3775) (3752:3752:3752))
        (PORT d[12] (2020:2020:2020) (1954:1954:1954))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (3454:3454:3454))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT d[0] (2779:2779:2779) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1560:1560:1560))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4142:4142:4142))
        (PORT d[1] (2935:2935:2935) (2841:2841:2841))
        (PORT d[2] (2582:2582:2582) (2484:2484:2484))
        (PORT d[3] (3205:3205:3205) (3097:3097:3097))
        (PORT d[4] (3847:3847:3847) (3773:3773:3773))
        (PORT d[5] (3251:3251:3251) (3162:3162:3162))
        (PORT d[6] (3123:3123:3123) (3157:3157:3157))
        (PORT d[7] (3158:3158:3158) (3036:3036:3036))
        (PORT d[8] (4447:4447:4447) (4320:4320:4320))
        (PORT d[9] (2513:2513:2513) (2427:2427:2427))
        (PORT d[10] (2571:2571:2571) (2495:2495:2495))
        (PORT d[11] (2183:2183:2183) (2168:2168:2168))
        (PORT d[12] (2308:2308:2308) (2255:2255:2255))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3150:3150:3150))
        (PORT clk (2176:2176:2176) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (2896:2896:2896) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4364:4364:4364))
        (PORT d[1] (4275:4275:4275) (4218:4218:4218))
        (PORT d[2] (2557:2557:2557) (2485:2485:2485))
        (PORT d[3] (3906:3906:3906) (3806:3806:3806))
        (PORT d[4] (5002:5002:5002) (5059:5059:5059))
        (PORT d[5] (4310:4310:4310) (4361:4361:4361))
        (PORT d[6] (2367:2367:2367) (2334:2334:2334))
        (PORT d[7] (2287:2287:2287) (2254:2254:2254))
        (PORT d[8] (2859:2859:2859) (2859:2859:2859))
        (PORT d[9] (2244:2244:2244) (2297:2297:2297))
        (PORT d[10] (3669:3669:3669) (3609:3609:3609))
        (PORT d[11] (4198:4198:4198) (4220:4220:4220))
        (PORT d[12] (2464:2464:2464) (2408:2408:2408))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4470:4470:4470))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (4214:4214:4214) (4145:4145:4145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2677:2677:2677))
        (PORT clk (2215:2215:2215) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2868:2868:2868))
        (PORT d[1] (3834:3834:3834) (3680:3680:3680))
        (PORT d[2] (3894:3894:3894) (3783:3783:3783))
        (PORT d[3] (3949:3949:3949) (3768:3768:3768))
        (PORT d[4] (3353:3353:3353) (3205:3205:3205))
        (PORT d[5] (4346:4346:4346) (4314:4314:4314))
        (PORT d[6] (2340:2340:2340) (2324:2324:2324))
        (PORT d[7] (3847:3847:3847) (3697:3697:3697))
        (PORT d[8] (3507:3507:3507) (3420:3420:3420))
        (PORT d[9] (4035:4035:4035) (3860:3860:3860))
        (PORT d[10] (2404:2404:2404) (2381:2381:2381))
        (PORT d[11] (5423:5423:5423) (5373:5373:5373))
        (PORT d[12] (3598:3598:3598) (3502:3502:3502))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2420:2420:2420))
        (PORT clk (2211:2211:2211) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (PORT d[0] (3703:3703:3703) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1729:1729:1729))
        (PORT datab (1246:1246:1246) (1162:1162:1162))
        (PORT datac (1451:1451:1451) (1339:1339:1339))
        (PORT datad (1077:1077:1077) (1089:1089:1089))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1128:1128:1128))
        (PORT datab (1781:1781:1781) (1665:1665:1665))
        (PORT datac (3136:3136:3136) (3035:3035:3035))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1803:1803:1803))
        (PORT datab (1021:1021:1021) (983:983:983))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (626:626:626) (695:695:695))
        (PORT sload (1981:1981:1981) (1973:1973:1973))
        (PORT ena (1981:1981:1981) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1308:1308:1308))
        (PORT datab (1693:1693:1693) (1676:1676:1676))
        (PORT datac (1482:1482:1482) (1374:1374:1374))
        (PORT datad (1072:1072:1072) (1093:1093:1093))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2907:2907:2907) (2713:2713:2713))
        (PORT datab (1562:1562:1562) (1433:1433:1433))
        (PORT datac (1653:1653:1653) (1647:1647:1647))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (901:901:901))
        (PORT datab (1062:1062:1062) (1071:1071:1071))
        (PORT datac (1774:1774:1774) (1633:1633:1633))
        (PORT datad (1047:1047:1047) (1058:1058:1058))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1373:1373:1373))
        (PORT datab (1443:1443:1443) (1337:1337:1337))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1044:1044:1044) (1055:1055:1055))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (993:993:993))
        (PORT datab (982:982:982) (917:917:917))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (901:901:901) (831:831:831))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1587:1587:1587) (1499:1499:1499))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1104:1104:1104))
        (PORT datac (4179:4179:4179) (4413:4413:4413))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1343:1343:1343) (1286:1286:1286))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (822:822:822))
        (PORT datab (687:687:687) (665:665:665))
        (PORT datad (406:406:406) (394:394:394))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (960:960:960) (910:910:910))
        (PORT sclr (2129:2129:2129) (2110:2110:2110))
        (PORT sload (1588:1588:1588) (1678:1678:1678))
        (PORT ena (1546:1546:1546) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1028:1028:1028))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datad (767:767:767) (782:782:782))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4044:4044:4044))
        (PORT d[1] (4212:4212:4212) (4147:4147:4147))
        (PORT d[2] (2941:2941:2941) (2860:2860:2860))
        (PORT d[3] (3300:3300:3300) (3223:3223:3223))
        (PORT d[4] (4653:4653:4653) (4724:4724:4724))
        (PORT d[5] (3978:3978:3978) (4047:4047:4047))
        (PORT d[6] (2053:2053:2053) (2027:2027:2027))
        (PORT d[7] (1938:1938:1938) (1910:1910:1910))
        (PORT d[8] (2486:2486:2486) (2484:2484:2484))
        (PORT d[9] (2431:2431:2431) (2451:2451:2451))
        (PORT d[10] (3355:3355:3355) (3310:3310:3310))
        (PORT d[11] (4508:4508:4508) (4514:4514:4514))
        (PORT d[12] (2492:2492:2492) (2430:2430:2430))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4611:4611:4611) (4488:4488:4488))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (3725:3725:3725) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (1681:1681:1681))
        (PORT clk (2206:2206:2206) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2858:2858:2858))
        (PORT d[1] (3786:3786:3786) (3633:3633:3633))
        (PORT d[2] (3855:3855:3855) (3741:3741:3741))
        (PORT d[3] (3946:3946:3946) (3764:3764:3764))
        (PORT d[4] (2725:2725:2725) (2620:2620:2620))
        (PORT d[5] (3999:3999:3999) (3973:3973:3973))
        (PORT d[6] (2362:2362:2362) (2349:2349:2349))
        (PORT d[7] (3847:3847:3847) (3696:3696:3696))
        (PORT d[8] (3498:3498:3498) (3409:3409:3409))
        (PORT d[9] (3700:3700:3700) (3532:3532:3532))
        (PORT d[10] (2790:2790:2790) (2789:2789:2789))
        (PORT d[11] (5367:5367:5367) (5324:5324:5324))
        (PORT d[12] (3859:3859:3859) (3723:3723:3723))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (2981:2981:2981))
        (PORT clk (2202:2202:2202) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2195:2195:2195))
        (PORT d[0] (3962:3962:3962) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3278:3278:3278))
        (PORT d[1] (3570:3570:3570) (3525:3525:3525))
        (PORT d[2] (2885:2885:2885) (2809:2809:2809))
        (PORT d[3] (2547:2547:2547) (2457:2457:2457))
        (PORT d[4] (4035:4035:4035) (4120:4120:4120))
        (PORT d[5] (3619:3619:3619) (3637:3637:3637))
        (PORT d[6] (3140:3140:3140) (3034:3034:3034))
        (PORT d[7] (3415:3415:3415) (3280:3280:3280))
        (PORT d[8] (1950:1950:1950) (1905:1905:1905))
        (PORT d[9] (2387:2387:2387) (2351:2351:2351))
        (PORT d[10] (2034:2034:2034) (1968:1968:1968))
        (PORT d[11] (4016:4016:4016) (3947:3947:3947))
        (PORT d[12] (2020:2020:2020) (1955:1955:1955))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3145:3145:3145))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT d[0] (2903:2903:2903) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1424:1424:1424))
        (PORT clk (2173:2173:2173) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4113:4113:4113))
        (PORT d[1] (2662:2662:2662) (2591:2591:2591))
        (PORT d[2] (2576:2576:2576) (2489:2489:2489))
        (PORT d[3] (3196:3196:3196) (3087:3087:3087))
        (PORT d[4] (3846:3846:3846) (3772:3772:3772))
        (PORT d[5] (3675:3675:3675) (3637:3637:3637))
        (PORT d[6] (3127:3127:3127) (3150:3150:3150))
        (PORT d[7] (2604:2604:2604) (2521:2521:2521))
        (PORT d[8] (3744:3744:3744) (3629:3629:3629))
        (PORT d[9] (2569:2569:2569) (2487:2487:2487))
        (PORT d[10] (3184:3184:3184) (3069:3069:3069))
        (PORT d[11] (2222:2222:2222) (2205:2205:2205))
        (PORT d[12] (2991:2991:2991) (2913:2913:2913))
        (PORT clk (2169:2169:2169) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2361:2361:2361))
        (PORT clk (2169:2169:2169) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2162:2162:2162))
        (PORT d[0] (3286:3286:3286) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (3860:3860:3860))
        (PORT d[1] (3633:3633:3633) (3610:3610:3610))
        (PORT d[2] (2572:2572:2572) (2505:2505:2505))
        (PORT d[3] (2325:2325:2325) (2232:2232:2232))
        (PORT d[4] (1738:1738:1738) (1678:1678:1678))
        (PORT d[5] (3951:3951:3951) (3955:3955:3955))
        (PORT d[6] (3523:3523:3523) (3415:3415:3415))
        (PORT d[7] (3764:3764:3764) (3621:3621:3621))
        (PORT d[8] (2337:2337:2337) (2283:2283:2283))
        (PORT d[9] (2685:2685:2685) (2622:2622:2622))
        (PORT d[10] (1712:1712:1712) (1658:1658:1658))
        (PORT d[11] (4106:4106:4106) (4060:4060:4060))
        (PORT d[12] (1683:1683:1683) (1628:1628:1628))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3456:3456:3456))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT d[0] (2727:2727:2727) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1300:1300:1300))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4475:4475:4475) (4476:4476:4476))
        (PORT d[1] (2345:2345:2345) (2281:2281:2281))
        (PORT d[2] (2893:2893:2893) (2789:2789:2789))
        (PORT d[3] (3550:3550:3550) (3434:3434:3434))
        (PORT d[4] (4226:4226:4226) (4144:4144:4144))
        (PORT d[5] (2937:2937:2937) (2867:2867:2867))
        (PORT d[6] (3433:3433:3433) (3448:3448:3448))
        (PORT d[7] (2903:2903:2903) (2793:2793:2793))
        (PORT d[8] (3763:3763:3763) (3654:3654:3654))
        (PORT d[9] (2852:2852:2852) (2754:2754:2754))
        (PORT d[10] (2898:2898:2898) (2808:2808:2808))
        (PORT d[11] (1889:1889:1889) (1886:1886:1886))
        (PORT d[12] (2370:2370:2370) (2322:2322:2322))
        (PORT clk (2194:2194:2194) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3389:3389:3389))
        (PORT clk (2194:2194:2194) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (PORT d[0] (3182:3182:3182) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4605:4605:4605) (4641:4641:4641))
        (PORT d[1] (4426:4426:4426) (4412:4412:4412))
        (PORT d[2] (3920:3920:3920) (3835:3835:3835))
        (PORT d[3] (3503:3503:3503) (3402:3402:3402))
        (PORT d[4] (3605:3605:3605) (3659:3659:3659))
        (PORT d[5] (4329:4329:4329) (4363:4363:4363))
        (PORT d[6] (1396:1396:1396) (1372:1372:1372))
        (PORT d[7] (3449:3449:3449) (3430:3430:3430))
        (PORT d[8] (2731:2731:2731) (2711:2711:2711))
        (PORT d[9] (2609:2609:2609) (2678:2678:2678))
        (PORT d[10] (2012:2012:2012) (1955:1955:1955))
        (PORT d[11] (5083:5083:5083) (5035:5035:5035))
        (PORT d[12] (5397:5397:5397) (5195:5195:5195))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3274:3274:3274))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT d[0] (3440:3440:3440) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2329:2329:2329))
        (PORT clk (2201:2201:2201) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3376:3376:3376))
        (PORT d[1] (5593:5593:5593) (5247:5247:5247))
        (PORT d[2] (3907:3907:3907) (3797:3797:3797))
        (PORT d[3] (4536:4536:4536) (4347:4347:4347))
        (PORT d[4] (3084:3084:3084) (2991:2991:2991))
        (PORT d[5] (4322:4322:4322) (4299:4299:4299))
        (PORT d[6] (2376:2376:2376) (2353:2353:2353))
        (PORT d[7] (4685:4685:4685) (4422:4422:4422))
        (PORT d[8] (3829:3829:3829) (3750:3750:3750))
        (PORT d[9] (5193:5193:5193) (4881:4881:4881))
        (PORT d[10] (2865:2865:2865) (2865:2865:2865))
        (PORT d[11] (3928:3928:3928) (3849:3849:3849))
        (PORT d[12] (3774:3774:3774) (3556:3556:3556))
        (PORT clk (2197:2197:2197) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4077:4077:4077) (3912:3912:3912))
        (PORT clk (2197:2197:2197) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2189:2189:2189))
        (PORT d[0] (3481:3481:3481) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (1692:1692:1692))
        (PORT datab (1053:1053:1053) (1060:1060:1060))
        (PORT datac (1891:1891:1891) (1715:1715:1715))
        (PORT datad (1039:1039:1039) (1049:1049:1049))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1187:1187:1187))
        (PORT datab (1053:1053:1053) (1060:1060:1060))
        (PORT datac (2128:2128:2128) (1992:1992:1992))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4382:4382:4382))
        (PORT d[1] (4560:4560:4560) (4479:4479:4479))
        (PORT d[2] (2848:2848:2848) (2768:2768:2768))
        (PORT d[3] (3667:3667:3667) (3584:3584:3584))
        (PORT d[4] (5292:5292:5292) (5323:5323:5323))
        (PORT d[5] (4290:4290:4290) (4343:4343:4343))
        (PORT d[6] (2400:2400:2400) (2366:2366:2366))
        (PORT d[7] (2327:2327:2327) (2295:2295:2295))
        (PORT d[8] (3178:3178:3178) (3157:3157:3157))
        (PORT d[9] (2244:2244:2244) (2298:2298:2298))
        (PORT d[10] (3741:3741:3741) (3679:3679:3679))
        (PORT d[11] (4184:4184:4184) (4206:4206:4206))
        (PORT d[12] (2183:2183:2183) (2131:2131:2131))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4509:4509:4509))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (2437:2437:2437) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1658:1658:1658))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2606:2606:2606))
        (PORT d[1] (3835:3835:3835) (3681:3681:3681))
        (PORT d[2] (3870:3870:3870) (3759:3759:3759))
        (PORT d[3] (3987:3987:3987) (3807:3807:3807))
        (PORT d[4] (2740:2740:2740) (2639:2639:2639))
        (PORT d[5] (4322:4322:4322) (4292:4292:4292))
        (PORT d[6] (2344:2344:2344) (2317:2317:2317))
        (PORT d[7] (3829:3829:3829) (3678:3678:3678))
        (PORT d[8] (3793:3793:3793) (3696:3696:3696))
        (PORT d[9] (4017:4017:4017) (3845:3845:3845))
        (PORT d[10] (3090:3090:3090) (3066:3066:3066))
        (PORT d[11] (5707:5707:5707) (5646:5646:5646))
        (PORT d[12] (3270:3270:3270) (3197:3197:3197))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2741:2741:2741))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (2839:2839:2839) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4216:4216:4216) (4234:4234:4234))
        (PORT d[1] (4715:4715:4715) (4685:4685:4685))
        (PORT d[2] (4315:4315:4315) (4220:4220:4220))
        (PORT d[3] (4745:4745:4745) (4554:4554:4554))
        (PORT d[4] (3499:3499:3499) (3518:3518:3518))
        (PORT d[5] (4449:4449:4449) (4376:4376:4376))
        (PORT d[6] (1407:1407:1407) (1380:1380:1380))
        (PORT d[7] (5462:5462:5462) (5167:5167:5167))
        (PORT d[8] (3385:3385:3385) (3342:3342:3342))
        (PORT d[9] (2974:2974:2974) (3037:3037:3037))
        (PORT d[10] (1980:1980:1980) (1919:1919:1919))
        (PORT d[11] (4619:4619:4619) (4595:4595:4595))
        (PORT d[12] (4465:4465:4465) (4304:4304:4304))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2860:2860:2860))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (4339:4339:4339) (4164:4164:4164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2360:2360:2360))
        (PORT clk (2214:2214:2214) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3718:3718:3718))
        (PORT d[1] (5667:5667:5667) (5327:5327:5327))
        (PORT d[2] (4218:4218:4218) (4091:4091:4091))
        (PORT d[3] (5127:5127:5127) (4914:4914:4914))
        (PORT d[4] (4068:4068:4068) (3942:3942:3942))
        (PORT d[5] (4701:4701:4701) (4664:4664:4664))
        (PORT d[6] (3015:3015:3015) (2994:2994:2994))
        (PORT d[7] (5355:5355:5355) (5071:5071:5071))
        (PORT d[8] (3772:3772:3772) (3698:3698:3698))
        (PORT d[9] (3714:3714:3714) (3590:3590:3590))
        (PORT d[10] (2482:2482:2482) (2474:2474:2474))
        (PORT d[11] (4505:4505:4505) (4397:4397:4397))
        (PORT d[12] (3455:3455:3455) (3242:3242:3242))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3185:3185:3185))
        (PORT clk (2210:2210:2210) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (PORT d[0] (5423:5423:5423) (5046:5046:5046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (964:964:964))
        (PORT d[1] (1342:1342:1342) (1289:1289:1289))
        (PORT d[2] (3173:3173:3173) (3079:3079:3079))
        (PORT d[3] (4004:4004:4004) (3908:3908:3908))
        (PORT d[4] (4504:4504:4504) (4461:4461:4461))
        (PORT d[5] (4018:4018:4018) (4083:4083:4083))
        (PORT d[6] (3122:3122:3122) (3076:3076:3076))
        (PORT d[7] (2655:2655:2655) (2606:2606:2606))
        (PORT d[8] (3271:3271:3271) (3272:3272:3272))
        (PORT d[9] (2561:2561:2561) (2600:2600:2600))
        (PORT d[10] (1026:1026:1026) (986:986:986))
        (PORT d[11] (4185:4185:4185) (4132:4132:4132))
        (PORT d[12] (1869:1869:1869) (1835:1835:1835))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3179:3179:3179))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2299:2299:2299))
        (PORT d[0] (3172:3172:3172) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1665:1665:1665))
        (PORT clk (2230:2230:2230) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2852:2852:2852))
        (PORT d[1] (4152:4152:4152) (3987:3987:3987))
        (PORT d[2] (4497:4497:4497) (4358:4358:4358))
        (PORT d[3] (4617:4617:4617) (4403:4403:4403))
        (PORT d[4] (2127:2127:2127) (2029:2029:2029))
        (PORT d[5] (2183:2183:2183) (2092:2092:2092))
        (PORT d[6] (2369:2369:2369) (2359:2359:2359))
        (PORT d[7] (4153:4153:4153) (3991:3991:3991))
        (PORT d[8] (4103:4103:4103) (3990:3990:3990))
        (PORT d[9] (4342:4342:4342) (4156:4156:4156))
        (PORT d[10] (3427:3427:3427) (3403:3403:3403))
        (PORT d[11] (6025:6025:6025) (5952:5952:5952))
        (PORT d[12] (2490:2490:2490) (2382:2382:2382))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2557:2557:2557))
        (PORT clk (2226:2226:2226) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2218:2218:2218))
        (PORT d[0] (3239:3239:3239) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3750:3750:3750))
        (PORT d[1] (3622:3622:3622) (3578:3578:3578))
        (PORT d[2] (3172:3172:3172) (3058:3058:3058))
        (PORT d[3] (3006:3006:3006) (2936:2936:2936))
        (PORT d[4] (4651:4651:4651) (4707:4707:4707))
        (PORT d[5] (3950:3950:3950) (3980:3980:3980))
        (PORT d[6] (1762:1762:1762) (1745:1745:1745))
        (PORT d[7] (2741:2741:2741) (2705:2705:2705))
        (PORT d[8] (2195:2195:2195) (2205:2205:2205))
        (PORT d[9] (2270:2270:2270) (2317:2317:2317))
        (PORT d[10] (2963:2963:2963) (2920:2920:2920))
        (PORT d[11] (4137:4137:4137) (4153:4153:4153))
        (PORT d[12] (3096:3096:3096) (3015:3015:3015))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4138:4138:4138))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (3400:3400:3400) (3295:3295:3295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (1975:1975:1975))
        (PORT clk (2183:2183:2183) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3257:3257:3257))
        (PORT d[1] (3438:3438:3438) (3294:3294:3294))
        (PORT d[2] (3518:3518:3518) (3412:3412:3412))
        (PORT d[3] (3313:3313:3313) (3151:3151:3151))
        (PORT d[4] (3310:3310:3310) (3177:3177:3177))
        (PORT d[5] (3974:3974:3974) (3916:3916:3916))
        (PORT d[6] (3085:3085:3085) (3103:3103:3103))
        (PORT d[7] (3458:3458:3458) (3314:3314:3314))
        (PORT d[8] (3770:3770:3770) (3654:3654:3654))
        (PORT d[9] (3572:3572:3572) (3380:3380:3380))
        (PORT d[10] (3001:3001:3001) (2958:2958:2958))
        (PORT d[11] (3431:3431:3431) (3303:3303:3303))
        (PORT d[12] (3557:3557:3557) (3442:3442:3442))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3014:3014:3014))
        (PORT clk (2179:2179:2179) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2171:2171:2171))
        (PORT d[0] (3533:3533:3533) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (780:780:780))
        (PORT datab (1061:1061:1061) (1069:1069:1069))
        (PORT datac (1487:1487:1487) (1376:1376:1376))
        (PORT datad (1046:1046:1046) (1056:1056:1056))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1092:1092:1092))
        (PORT datab (1876:1876:1876) (1698:1698:1698))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1042:1042:1042) (1053:1053:1053))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (965:965:965) (960:960:960))
        (PORT datad (901:901:901) (831:831:831))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1587:1587:1587) (1499:1499:1499))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1106:1106:1106))
        (PORT datac (4175:4175:4175) (4408:4408:4408))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1285:1285:1285) (1227:1227:1227))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (655:655:655) (621:621:621))
        (PORT datac (586:586:586) (535:535:535))
        (PORT datad (732:732:732) (766:766:766))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (764:764:764))
        (PORT datab (300:300:300) (376:376:376))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1279:1279:1279))
        (PORT datab (266:266:266) (302:302:302))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1961:1961:1961))
        (PORT asdata (556:556:556) (581:581:581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1039:1039:1039) (1027:1027:1027))
        (PORT datad (1088:1088:1088) (1096:1096:1096))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1185:1185:1185))
        (PORT datab (1055:1055:1055) (1063:1063:1063))
        (PORT datac (2196:2196:2196) (2000:2000:2000))
        (PORT datad (1041:1041:1041) (1051:1051:1051))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1455:1455:1455))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1442:1442:1442) (1326:1326:1326))
        (PORT datad (1023:1023:1023) (1026:1026:1026))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1497:1497:1497))
        (PORT datab (936:936:936) (879:879:879))
        (PORT datac (1103:1103:1103) (1123:1123:1123))
        (PORT datad (935:935:935) (871:871:871))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1926:1926:1926) (1741:1741:1741))
        (PORT datab (1196:1196:1196) (1102:1102:1102))
        (PORT datac (1103:1103:1103) (1122:1122:1122))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (898:898:898))
        (PORT datab (824:824:824) (861:861:861))
        (PORT datac (778:778:778) (794:794:794))
        (PORT datad (957:957:957) (908:908:908))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (480:480:480))
        (PORT datac (5314:5314:5314) (5565:5565:5565))
        (PORT datad (397:397:397) (419:419:419))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1231:1231:1231) (1173:1173:1173))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (758:758:758))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (588:588:588))
        (PORT datab (1023:1023:1023) (1038:1038:1038))
        (PORT datac (667:667:667) (628:628:628))
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1546:1546:1546) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (689:689:689))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (471:471:471))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (414:414:414) (444:444:444))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1805:1805:1805) (1747:1747:1747))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1086:1086:1086))
        (PORT datab (374:374:374) (366:366:366))
        (PORT datac (257:257:257) (297:297:297))
        (PORT datad (1103:1103:1103) (1015:1015:1015))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1318:1318:1318) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1015:1015:1015))
        (PORT datac (1026:1026:1026) (1025:1025:1025))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1665w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (310:310:310))
        (PORT datac (228:228:228) (264:264:264))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1578:1578:1578))
        (PORT datab (1394:1394:1394) (1401:1401:1401))
        (PORT datac (1244:1244:1244) (1175:1175:1175))
        (PORT datad (987:987:987) (931:931:931))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (714:714:714))
        (PORT datab (1866:1866:1866) (1775:1775:1775))
        (PORT datac (1576:1576:1576) (1538:1538:1538))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1259:1259:1259))
        (PORT datab (1650:1650:1650) (1553:1553:1553))
        (PORT datac (1576:1576:1576) (1538:1538:1538))
        (PORT datad (1359:1359:1359) (1360:1360:1360))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2630:2630:2630) (2571:2571:2571))
        (PORT datab (1389:1389:1389) (1396:1396:1396))
        (PORT datac (1206:1206:1206) (1127:1127:1127))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1464:1464:1464))
        (PORT datab (1194:1194:1194) (1131:1131:1131))
        (PORT datac (774:774:774) (788:788:788))
        (PORT datad (791:791:791) (819:819:819))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (473:473:473))
        (PORT datac (5316:5316:5316) (5568:5568:5568))
        (PORT datad (415:415:415) (435:435:435))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1467:1467:1467) (1445:1445:1445))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1023:1023:1023))
        (PORT datab (617:617:617) (585:585:585))
        (PORT datac (668:668:668) (629:629:629))
        (PORT datad (358:358:358) (340:340:340))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1546:1546:1546) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\[14\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1061:1061:1061) (1055:1055:1055))
        (PORT datac (998:998:998) (990:990:990))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1665w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (617:617:617))
        (PORT datab (670:670:670) (615:615:615))
        (PORT datad (633:633:633) (585:585:585))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1726:1726:1726))
        (PORT datab (769:769:769) (721:721:721))
        (PORT datac (1624:1624:1624) (1560:1560:1560))
        (PORT datad (1073:1073:1073) (1086:1086:1086))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1132:1132:1132))
        (PORT datab (1667:1667:1667) (1601:1601:1601))
        (PORT datac (1275:1275:1275) (1204:1204:1204))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1726:1726:1726))
        (PORT datab (1813:1813:1813) (1678:1678:1678))
        (PORT datac (1511:1511:1511) (1399:1399:1399))
        (PORT datad (1074:1074:1074) (1086:1086:1086))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1723:1723:1723))
        (PORT datab (1419:1419:1419) (1303:1303:1303))
        (PORT datac (2182:2182:2182) (2086:2086:2086))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (1745:1745:1745) (1757:1757:1757))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (622:622:622) (691:691:691))
        (PORT sload (1981:1981:1981) (1973:1973:1973))
        (PORT ena (1981:1981:1981) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1672:1672:1672) (1620:1620:1620))
        (PORT datac (989:989:989) (973:973:973))
        (PORT datad (1024:1024:1024) (1013:1013:1013))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1029:1029:1029))
        (PORT datab (377:377:377) (367:367:367))
        (PORT datac (705:705:705) (729:729:729))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT asdata (1102:1102:1102) (1086:1086:1086))
        (PORT clrn (1587:1587:1587) (1541:1541:1541))
        (PORT ena (1548:1548:1548) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT asdata (1658:1658:1658) (1635:1635:1635))
        (PORT clrn (1587:1587:1587) (1541:1541:1541))
        (PORT ena (1548:1548:1548) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (895:895:895))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (1028:1028:1028) (1026:1026:1026))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (560:560:560))
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (2690:2690:2690) (2884:2884:2884))
        (PORT datad (682:682:682) (649:649:649))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (837:837:837))
        (PORT datab (715:715:715) (675:675:675))
        (PORT datac (755:755:755) (776:776:776))
        (PORT datad (231:231:231) (258:258:258))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1617:1617:1617) (1573:1573:1573))
        (PORT ena (849:849:849) (840:840:840))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_calc_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (797:797:797))
        (PORT datab (1101:1101:1101) (1098:1098:1098))
        (PORT datac (1291:1291:1291) (1276:1276:1276))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (358:358:358))
        (PORT datac (633:633:633) (613:613:613))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (848:848:848))
        (PORT datab (1104:1104:1104) (1102:1102:1102))
        (PORT datac (1294:1294:1294) (1280:1280:1280))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (859:859:859))
        (PORT datab (1330:1330:1330) (1312:1312:1312))
        (PORT datac (789:789:789) (812:812:812))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr)
    (DELAY
      (ABSOLUTE
        (PORT datab (1014:1014:1014) (1003:1003:1003))
        (PORT datac (1565:1565:1565) (1511:1511:1511))
        (PORT datad (777:777:777) (794:794:794))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (483:483:483))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (479:479:479))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (704:704:704))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (789:789:789) (817:817:817))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (482:482:482))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (704:704:704))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (787:787:787) (814:814:814))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (479:479:479))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1544:1544:1544) (1483:1483:1483))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (790:790:790) (815:815:815))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (476:476:476))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (629:629:629) (701:701:701))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (802:802:802) (823:823:823))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (485:485:485))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (702:702:702))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (787:787:787) (812:812:812))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (474:474:474))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (782:782:782) (817:817:817))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (478:478:478))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (786:786:786) (814:814:814))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (479:479:479))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (800:800:800) (830:830:830))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (496:496:496))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1301:1301:1301) (1269:1269:1269))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (967:967:967) (930:930:930))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (705:705:705))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (371:371:371))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (787:787:787) (815:815:815))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (481:481:481))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (631:631:631) (704:704:704))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (481:481:481))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (371:371:371))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3053:3053:3053) (3226:3226:3226))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (787:787:787) (815:815:815))
        (PORT sclr (1405:1405:1405) (1368:1368:1368))
        (PORT sload (1321:1321:1321) (1322:1322:1322))
        (PORT ena (1693:1693:1693) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (701:701:701))
        (PORT datab (479:479:479) (496:496:496))
        (PORT datac (458:458:458) (480:480:480))
        (PORT datad (410:410:410) (437:437:437))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (516:516:516))
        (PORT datab (705:705:705) (702:702:702))
        (PORT datac (463:463:463) (485:485:485))
        (PORT datad (413:413:413) (438:438:438))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (716:716:716))
        (PORT datab (496:496:496) (507:507:507))
        (PORT datac (456:456:456) (474:474:474))
        (PORT datad (650:650:650) (652:652:652))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (897:897:897))
        (PORT datab (436:436:436) (470:470:470))
        (PORT datac (405:405:405) (440:440:440))
        (PORT datad (448:448:448) (468:468:468))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (854:854:854))
        (PORT datab (1101:1101:1101) (1099:1099:1099))
        (PORT datac (1292:1292:1292) (1278:1278:1278))
        (PORT datad (295:295:295) (374:374:374))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (852:852:852))
        (PORT datac (215:215:215) (246:246:246))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (720:720:720))
        (PORT datab (852:852:852) (786:786:786))
        (PORT datac (1098:1098:1098) (1011:1011:1011))
        (PORT datad (562:562:562) (517:517:517))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (791:791:791) (817:817:817))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (477:477:477))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (629:629:629) (701:701:701))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (786:786:786) (811:811:811))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (471:471:471))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (702:702:702))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (787:787:787) (812:812:812))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (473:473:473))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (782:782:782) (817:817:817))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (477:477:477))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (786:786:786) (813:813:813))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (478:478:478))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (785:785:785) (819:819:819))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (787:787:787) (814:814:814))
        (PORT sclr (1501:1501:1501) (1490:1490:1490))
        (PORT sload (1568:1568:1568) (1558:1558:1558))
        (PORT ena (1704:1704:1704) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (698:698:698))
        (PORT datab (494:494:494) (507:507:507))
        (PORT datac (404:404:404) (440:440:440))
        (PORT datad (406:406:406) (432:432:432))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (518:518:518))
        (PORT datab (914:914:914) (877:877:877))
        (PORT datac (465:465:465) (487:487:487))
        (PORT datad (414:414:414) (441:441:441))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (720:720:720))
        (PORT datab (438:438:438) (470:470:470))
        (PORT datac (458:458:458) (477:477:477))
        (PORT datad (693:693:693) (692:692:692))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (717:717:717))
        (PORT datab (481:481:481) (499:499:499))
        (PORT datac (458:458:458) (480:480:480))
        (PORT datad (410:410:410) (437:437:437))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (355:355:355) (339:339:339))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1046:1046:1046))
        (PORT datab (854:854:854) (788:788:788))
        (PORT datac (633:633:633) (614:614:614))
        (PORT datad (694:694:694) (672:672:672))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (634:634:634) (614:614:614))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (559:559:559))
        (PORT datab (400:400:400) (401:401:401))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (400:400:400))
        (PORT datac (633:633:633) (613:613:613))
        (PORT datad (250:250:250) (320:320:320))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (630:630:630))
        (PORT datad (427:427:427) (450:450:450))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1042:1042:1042) (1030:1030:1030))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (629:629:629))
        (PORT datac (239:239:239) (315:315:315))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1042:1042:1042) (1030:1030:1030))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (626:626:626))
        (PORT datac (242:242:242) (319:319:319))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1042:1042:1042) (1030:1030:1030))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (627:627:627))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1042:1042:1042) (1030:1030:1030))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (628:628:628))
        (PORT datad (244:244:244) (311:311:311))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1042:1042:1042) (1030:1030:1030))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (628:628:628))
        (PORT datac (240:240:240) (317:317:317))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1042:1042:1042) (1030:1030:1030))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (360:360:360))
        (PORT datab (401:401:401) (402:402:402))
        (PORT datac (632:632:632) (612:612:612))
        (PORT datad (454:454:454) (474:474:474))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (634:634:634) (614:614:614))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datac (634:634:634) (614:614:614))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (921:921:921) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|cdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1499:1499:1499) (1462:1462:1462))
        (PORT datac (1567:1567:1567) (1513:1513:1513))
        (PORT datad (771:771:771) (787:787:787))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3139:3139:3139) (3380:3380:3380))
        (PORT datab (1331:1331:1331) (1314:1314:1314))
        (PORT datac (1065:1065:1065) (1071:1071:1071))
        (PORT datad (297:297:297) (377:377:377))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (243:243:243))
        (PORT datad (745:745:745) (761:761:761))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (509:509:509))
        (PORT datab (1100:1100:1100) (1097:1097:1097))
        (PORT datac (1289:1289:1289) (1275:1275:1275))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1197:1197:1197))
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (1294:1294:1294) (1280:1280:1280))
        (PORT datad (297:297:297) (377:377:377))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (664:664:664))
        (PORT datac (641:641:641) (629:629:629))
        (PORT datad (426:426:426) (449:449:449))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1263:1263:1263) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datac (639:639:639) (627:627:627))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1263:1263:1263) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datac (643:643:643) (632:632:632))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1263:1263:1263) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (351:351:351))
        (PORT datac (645:645:645) (635:635:635))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1263:1263:1263) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (351:351:351))
        (PORT datac (649:649:649) (639:639:639))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1263:1263:1263) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datac (642:642:642) (630:630:630))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1263:1263:1263) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (646:646:646) (636:636:636))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1263:1263:1263) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (632:632:632))
        (PORT datab (271:271:271) (343:343:343))
        (PORT datac (439:439:439) (458:458:458))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1257:1257:1257) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datac (611:611:611) (585:585:585))
        (PORT datad (238:238:238) (301:301:301))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1257:1257:1257) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (357:357:357))
        (PORT datab (267:267:267) (338:338:338))
        (PORT datac (618:618:618) (593:593:593))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1257:1257:1257) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (614:614:614) (588:588:588))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1257:1257:1257) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (338:338:338))
        (PORT datac (619:619:619) (594:594:594))
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1257:1257:1257) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (615:615:615) (589:589:589))
        (PORT datad (250:250:250) (320:320:320))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1257:1257:1257) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (407:407:407))
        (PORT datac (274:274:274) (355:355:355))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1308:1308:1308) (1277:1277:1277))
        (PORT datac (1171:1171:1171) (1208:1208:1208))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (271:271:271))
        (PORT datab (309:309:309) (388:388:388))
        (PORT datad (287:287:287) (369:369:369))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (876:876:876))
        (PORT datab (1208:1208:1208) (1244:1244:1244))
        (PORT datac (1282:1282:1282) (1257:1257:1257))
        (PORT datad (1521:1521:1521) (1467:1467:1467))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (299:299:299) (384:384:384))
        (PORT datad (204:204:204) (231:231:231))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datac (274:274:274) (355:355:355))
        (PORT datad (270:270:270) (348:348:348))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1235:1235:1235))
        (PORT datab (1203:1203:1203) (1237:1237:1237))
        (PORT datad (198:198:198) (219:219:219))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (411:411:411))
        (PORT datad (204:204:204) (231:231:231))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (899:899:899) (852:852:852))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (605:605:605))
        (PORT datab (1060:1060:1060) (1032:1032:1032))
        (PORT datac (1018:1018:1018) (997:997:997))
        (PORT datad (515:515:515) (556:556:556))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (604:604:604))
        (PORT datab (1055:1055:1055) (1025:1025:1025))
        (PORT datac (479:479:479) (492:492:492))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (603:603:603))
        (PORT datab (1059:1059:1059) (1031:1031:1031))
        (PORT datac (492:492:492) (504:504:504))
        (PORT datad (515:515:515) (556:556:556))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (605:605:605))
        (PORT datab (1058:1058:1058) (1029:1029:1029))
        (PORT datac (490:490:490) (501:501:501))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (390:390:390))
        (PORT datab (429:429:429) (399:399:399))
        (PORT datad (275:275:275) (354:354:354))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (589:589:589))
        (PORT datab (1053:1053:1053) (1023:1023:1023))
        (PORT datac (478:478:478) (489:489:489))
        (PORT datad (513:513:513) (554:554:554))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (604:604:604))
        (PORT datab (1056:1056:1056) (1026:1026:1026))
        (PORT datac (1013:1013:1013) (991:991:991))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (461:461:461))
        (PORT datab (324:324:324) (413:413:413))
        (PORT datac (274:274:274) (355:355:355))
        (PORT datad (418:418:418) (413:413:413))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (460:460:460))
        (PORT datab (324:324:324) (413:413:413))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (418:418:418) (412:412:412))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (605:605:605))
        (PORT datab (304:304:304) (389:389:389))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (601:601:601))
        (PORT datab (1059:1059:1059) (1030:1030:1030))
        (PORT datac (491:491:491) (502:502:502))
        (PORT datad (515:515:515) (556:556:556))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (606:606:606))
        (PORT datab (536:536:536) (550:550:550))
        (PORT datac (494:494:494) (507:507:507))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (593:593:593))
        (PORT datab (1055:1055:1055) (1025:1025:1025))
        (PORT datac (481:481:481) (493:493:493))
        (PORT datad (514:514:514) (555:555:555))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (606:606:606))
        (PORT datab (536:536:536) (548:548:548))
        (PORT datac (493:493:493) (505:505:505))
        (PORT datad (357:357:357) (338:338:338))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (414:414:414))
        (PORT datab (431:431:431) (402:402:402))
        (PORT datad (266:266:266) (344:344:344))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (604:604:604))
        (PORT datab (532:532:532) (542:542:542))
        (PORT datac (490:490:490) (500:500:500))
        (PORT datad (507:507:507) (553:553:553))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (604:604:604))
        (PORT datab (520:520:520) (531:531:531))
        (PORT datac (477:477:477) (490:490:490))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (595:595:595))
        (PORT datab (1056:1056:1056) (1027:1027:1027))
        (PORT datac (484:484:484) (496:496:496))
        (PORT datad (514:514:514) (555:555:555))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (597:597:597))
        (PORT datab (1057:1057:1057) (1027:1027:1027))
        (PORT datac (486:486:486) (497:497:497))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (387:387:387))
        (PORT datab (429:429:429) (402:402:402))
        (PORT datad (267:267:267) (345:345:345))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1292:1292:1292))
        (PORT datab (1208:1208:1208) (1243:1243:1243))
        (PORT datac (1277:1277:1277) (1249:1249:1249))
        (PORT datad (243:243:243) (311:311:311))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (875:875:875))
        (PORT datab (1210:1210:1210) (1245:1245:1245))
        (PORT datac (1278:1278:1278) (1250:1250:1250))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (3012:3012:3012) (3203:3203:3203))
        (PORT sclr (730:730:730) (790:790:790))
        (PORT sload (1931:1931:1931) (1947:1947:1947))
        (PORT ena (1018:1018:1018) (964:964:964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT sclr (730:730:730) (790:790:790))
        (PORT sload (1931:1931:1931) (1947:1947:1947))
        (PORT ena (1018:1018:1018) (964:964:964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT sclr (730:730:730) (790:790:790))
        (PORT sload (1931:1931:1931) (1947:1947:1947))
        (PORT ena (1018:1018:1018) (964:964:964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT sclr (730:730:730) (790:790:790))
        (PORT sload (1931:1931:1931) (1947:1947:1947))
        (PORT ena (1018:1018:1018) (964:964:964))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1170:1170:1170) (1185:1185:1185))
        (PORT datac (910:910:910) (849:849:849))
        (PORT datad (1113:1113:1113) (1118:1118:1118))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (729:729:729))
        (PORT datab (1165:1165:1165) (1179:1179:1179))
        (PORT datad (1118:1118:1118) (1125:1125:1125))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst2\|codecInt\|lrck_counter\[4\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1911:1911:1911) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (920:920:920))
        (PORT datad (448:448:448) (469:469:469))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2467:2467:2467) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_4\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2696:2696:2696) (2892:2892:2892))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (862:862:862))
        (PORT datab (327:327:327) (413:413:413))
        (PORT datac (1288:1288:1288) (1274:1274:1274))
        (PORT datad (745:745:745) (754:754:754))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_4\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_4\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (616:616:616) (693:693:693))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_4\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_7\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_7\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_7\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (617:617:617) (694:694:694))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_7\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (1076:1076:1076) (1081:1081:1081))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_10\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (940:940:940) (916:916:916))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_10\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_10\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT asdata (626:626:626) (695:695:695))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_10\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_13\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_13\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_13\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT asdata (1027:1027:1027) (1024:1024:1024))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_13\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT asdata (1004:1004:1004) (983:983:983))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_16\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (679:679:679) (672:672:672))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_16\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_16\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (625:625:625) (694:694:694))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_16\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (774:774:774) (792:792:792))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_19\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1644:1644:1644) (1601:1601:1601))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_19\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (791:791:791) (816:816:816))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_19\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1869:1869:1869) (1867:1867:1867))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (981:981:981) (963:963:963))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_22\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_22\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_22\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (631:631:631) (705:705:705))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_22\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT asdata (811:811:811) (827:827:827))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_25\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_25\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_25\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (1083:1083:1083) (1074:1074:1074))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_25\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT asdata (814:814:814) (833:833:833))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (773:773:773) (792:792:792))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_28\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (305:305:305))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_28\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_28\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (618:618:618) (695:695:695))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_28\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (601:601:601) (669:669:669))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_31\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (783:783:783) (809:809:809))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (1956:1956:1956) (1862:1862:1862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_31\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT asdata (825:825:825) (848:848:848))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_31\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT asdata (601:601:601) (669:669:669))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_34\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1229:1229:1229) (1195:1195:1195))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_34\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_34\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT asdata (623:623:623) (691:691:691))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_34\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1934:1934:1934))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2080:2080:2080) (1949:1949:1949))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_37\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1069:1069:1069) (1085:1085:1085))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_37\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (1000:1000:1000) (992:992:992))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_37\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (765:765:765) (793:793:793))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_40\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (1033:1033:1033) (1021:1021:1021))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (1640:1640:1640) (1580:1580:1580))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_40\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1126:1126:1126) (1140:1140:1140))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_40\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (PORT ena (1891:1891:1891) (1807:1807:1807))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_43\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (498:498:498))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_43\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_43\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (634:634:634) (708:708:708))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_43\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (1022:1022:1022) (1003:1003:1003))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_46\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_46\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_46\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (836:836:836) (872:872:872))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_46\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (1945:1945:1945) (1948:1948:1948))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_49\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (613:613:613) (687:687:687))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_49\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (1041:1041:1041) (1033:1033:1033))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_49\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (1749:1749:1749) (1719:1719:1719))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_51\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_51\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1910:1910:1910))
        (PORT ena (1847:1847:1847) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_51\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (443:443:443) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_51\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1909:1909:1909))
        (PORT ena (1856:1856:1856) (1755:1755:1755))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_51\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (624:624:624) (705:705:705))
        (PORT clrn (1955:1955:1955) (1909:1909:1909))
        (PORT ena (1856:1856:1856) (1755:1755:1755))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_52\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT asdata (622:622:622) (698:698:698))
        (PORT clrn (1955:1955:1955) (1909:1909:1909))
        (PORT ena (1856:1856:1856) (1755:1755:1755))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (682:682:682))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (1629:1629:1629) (1580:1580:1580))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (1539:1539:1539) (1471:1471:1471))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (2131:2131:2131) (2048:2048:2048))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (1640:1640:1640) (1580:1580:1580))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (1124:1124:1124) (1142:1142:1142))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (1063:1063:1063) (1057:1057:1057))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (1640:1640:1640) (1580:1580:1580))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (496:496:496))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (2071:2071:2071) (2037:2037:2037))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (1640:1640:1640) (1580:1580:1580))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (836:836:836) (855:855:855))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (767:767:767) (799:799:799))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (1640:1640:1640) (1580:1580:1580))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (803:803:803) (834:834:834))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (1276:1276:1276) (1241:1241:1241))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (1640:1640:1640) (1580:1580:1580))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1089:1089:1089) (1107:1107:1107))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1935:1935:1935))
        (PORT asdata (1056:1056:1056) (1049:1049:1049))
        (PORT clrn (1945:1945:1945) (1900:1900:1900))
        (PORT ena (1640:1640:1640) (1580:1580:1580))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1097:1097:1097) (1106:1106:1106))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_55\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1602:1602:1602) (1575:1575:1575))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_55\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_55\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1011:1011:1011) (984:984:984))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (838:838:838) (856:856:856))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (835:835:835) (857:857:857))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (804:804:804) (828:828:828))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (1054:1054:1054) (1040:1040:1040))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (1048:1048:1048) (1039:1039:1039))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT asdata (2135:2135:2135) (2037:2037:2037))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (PORT ena (2448:2448:2448) (2311:2311:2311))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (802:802:802) (823:823:823))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (660:660:660) (665:665:665))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1955:1955:1955) (1908:1908:1908))
        (PORT ena (1638:1638:1638) (1570:1570:1570))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1057:1057:1057) (1053:1053:1053))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (801:801:801) (826:826:826))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (802:802:802) (824:824:824))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (803:803:803) (828:828:828))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (995:995:995) (986:986:986))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (806:806:806) (832:832:832))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (2417:2417:2417) (2283:2283:2283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1022:1022:1022) (1018:1018:1018))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_58\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_58\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_58\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1621:1621:1621) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (956:956:956) (945:945:945))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (421:421:421) (442:442:442))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (770:770:770) (801:801:801))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_63\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1078:1078:1078) (1075:1075:1075))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (777:777:777) (810:810:810))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (773:773:773) (801:801:801))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_66\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (771:771:771) (791:791:791))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (629:629:629) (703:703:703))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_69\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (617:617:617) (693:693:693))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (605:605:605) (674:674:674))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_72\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (803:803:803) (820:820:820))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1596:1596:1596) (1511:1511:1511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (732:732:732) (737:737:737))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (624:624:624) (692:692:692))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_75\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (771:771:771) (791:791:791))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (782:782:782) (805:805:805))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (623:623:623) (691:691:691))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_78\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (766:766:766) (794:794:794))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (617:617:617) (612:612:612))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (987:987:987) (973:973:973))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_81\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (783:783:783) (808:808:808))
        (PORT clrn (1934:1934:1934) (1890:1890:1890))
        (PORT ena (2514:2514:2514) (2412:2412:2412))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT asdata (1095:1095:1095) (1096:1096:1096))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT asdata (621:621:621) (700:700:700))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_84\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT asdata (618:618:618) (696:696:696))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_87\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1933:1933:1933) (1888:1888:1888))
        (PORT ena (2275:2275:2275) (2182:2182:2182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (1084:1084:1084) (1094:1094:1094))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_90\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (781:781:781) (803:803:803))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (617:617:617) (693:693:693))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_93\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (774:774:774) (806:806:806))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (621:621:621) (700:700:700))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_96\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (781:781:781) (803:803:803))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1951:1951:1951))
        (PORT asdata (781:781:781) (812:812:812))
        (PORT clrn (1939:1939:1939) (1895:1895:1895))
        (PORT ena (1879:1879:1879) (1792:1792:1792))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (824:824:824) (849:849:849))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_99\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (772:772:772) (793:793:793))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1330:1330:1330) (1294:1294:1294))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (793:793:793) (821:821:821))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_102\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (998:998:998) (1000:1000:1000))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (620:620:620) (698:698:698))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (606:606:606) (674:674:674))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_105\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (436:436:436))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (800:800:800) (822:822:822))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1025:1025:1025) (1004:1004:1004))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_108\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1001:1001:1001) (989:989:989))
        (PORT clrn (1942:1942:1942) (1898:1898:1898))
        (PORT ena (1621:1621:1621) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_109\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (779:779:779) (801:801:801))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_109\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_109\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (618:618:618) (696:696:696))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1054:1054:1054) (1057:1057:1057))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1823:1823:1823) (1757:1757:1757))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (PORT ena (1880:1880:1880) (1799:1799:1799))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (2175:2175:2175) (2099:2099:2099))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1014:1014:1014) (1002:1002:1002))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (PORT ena (1880:1880:1880) (1799:1799:1799))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1021:1021:1021) (1016:1016:1016))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1028:1028:1028) (1016:1016:1016))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (PORT ena (1880:1880:1880) (1799:1799:1799))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1048:1048:1048) (1034:1034:1034))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1004:1004:1004) (989:989:989))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (PORT ena (1880:1880:1880) (1799:1799:1799))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1313:1313:1313) (1271:1271:1271))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1045:1045:1045) (1028:1028:1028))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (PORT ena (1880:1880:1880) (1799:1799:1799))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1026:1026:1026) (1022:1022:1022))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (625:625:625) (694:694:694))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (802:802:802) (835:835:835))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (PORT ena (1880:1880:1880) (1799:1799:1799))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1074:1074:1074) (1058:1058:1058))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (816:816:816) (835:835:835))
        (PORT clrn (1943:1943:1943) (1898:1898:1898))
        (PORT ena (1880:1880:1880) (1799:1799:1799))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_112\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1004:1004:1004) (999:999:999))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1633:1633:1633) (1594:1594:1594))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (772:772:772) (792:792:792))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1037:1037:1037) (1024:1024:1024))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1953:1953:1953))
        (PORT asdata (1065:1065:1065) (1054:1054:1054))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT ena (1895:1895:1895) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1044:1044:1044) (1040:1040:1040))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1953:1953:1953))
        (PORT asdata (783:783:783) (813:813:813))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT ena (1895:1895:1895) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (825:825:825) (844:844:844))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1953:1953:1953))
        (PORT asdata (780:780:780) (813:813:813))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT ena (1895:1895:1895) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1049:1049:1049) (1044:1044:1044))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1953:1953:1953))
        (PORT asdata (1294:1294:1294) (1242:1242:1242))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT ena (1895:1895:1895) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1079:1079:1079) (1075:1075:1075))
        (PORT clrn (1940:1940:1940) (1896:1896:1896))
        (PORT ena (1891:1891:1891) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1953:1953:1953))
        (PORT asdata (817:817:817) (837:837:837))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT ena (1895:1895:1895) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (836:836:836) (854:854:854))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1953:1953:1953))
        (PORT asdata (1014:1014:1014) (1005:1005:1005))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT ena (1895:1895:1895) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT asdata (1166:1166:1166) (1178:1178:1178))
        (PORT clrn (1954:1954:1954) (1908:1908:1908))
        (PORT ena (1373:1373:1373) (1333:1333:1333))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1953:1953:1953))
        (PORT asdata (1896:1896:1896) (1834:1834:1834))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT ena (1895:1895:1895) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1953:1953:1953))
        (PORT asdata (801:801:801) (822:822:822))
        (PORT clrn (1941:1941:1941) (1897:1897:1897))
        (PORT ena (1895:1895:1895) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1033:1033:1033) (1017:1017:1017))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_115\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (630:630:630) (702:702:702))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (624:624:624) (693:693:693))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1029:1029:1029) (1014:1014:1014))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (604:604:604) (673:673:673))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1978:1978:1978) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_117\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (720:720:720) (730:730:730))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_117\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_118\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (611:611:611) (682:682:682))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_118\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (987:987:987) (974:974:974))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_118\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (626:626:626) (695:695:695))
        (PORT clrn (1942:1942:1942) (1897:1897:1897))
        (PORT ena (1629:1629:1629) (1545:1545:1545))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (995:995:995) (989:989:989))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (2584:2584:2584) (2489:2489:2489))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (2584:2584:2584) (2489:2489:2489))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (696:696:696) (700:700:700))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT asdata (605:605:605) (673:673:673))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (301:301:301))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1084:1084:1084) (1045:1045:1045))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (5564:5564:5564) (5790:5790:5790))
        (PORT datac (778:778:778) (818:818:818))
        (PORT datad (876:876:876) (881:881:881))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1617:1617:1617) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1032:1032:1032) (1020:1020:1020))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_15\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (778:778:778) (802:802:802))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (471:471:471))
        (PORT datab (981:981:981) (975:975:975))
        (PORT datad (1464:1464:1464) (1405:1405:1405))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (472:472:472))
        (PORT datab (982:982:982) (977:977:977))
        (PORT datac (400:400:400) (422:422:422))
        (PORT datad (1466:1466:1466) (1408:1408:1408))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (1222:1222:1222) (1193:1193:1193))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (934:934:934) (884:884:884))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1617:1617:1617) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT asdata (1366:1366:1366) (1399:1399:1399))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_24\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (993:993:993) (963:963:963))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_24\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (691:691:691))
        (PORT datab (872:872:872) (832:832:832))
        (PORT datad (990:990:990) (959:959:959))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (739:739:739))
        (PORT datab (1025:1025:1025) (985:985:985))
        (PORT datac (399:399:399) (422:422:422))
        (PORT datad (628:628:628) (625:625:625))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (579:579:579))
        (PORT datab (387:387:387) (370:370:370))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1298:1298:1298) (1248:1248:1248))
        (PORT ena (1385:1385:1385) (1336:1336:1336))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT asdata (1362:1362:1362) (1348:1348:1348))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_18\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (753:753:753) (770:770:770))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_18\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (669:669:669))
        (PORT datab (797:797:797) (803:803:803))
        (PORT datac (607:607:607) (592:592:592))
        (PORT datad (409:409:409) (433:433:433))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (709:709:709))
        (PORT datab (445:445:445) (471:471:471))
        (PORT datad (753:753:753) (769:769:769))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (397:397:397))
        (PORT datab (761:761:761) (743:743:743))
        (PORT datad (389:389:389) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (214:214:214) (233:233:233))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1279:1279:1279) (1246:1246:1246))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_21\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_21\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (PORT datab (290:290:290) (361:361:361))
        (PORT datad (660:660:660) (653:653:653))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1252:1252:1252))
        (PORT datab (492:492:492) (505:505:505))
        (PORT datac (437:437:437) (457:457:457))
        (PORT datad (406:406:406) (432:432:432))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (688:688:688))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (346:346:346) (330:330:330))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (658:658:658))
        (PORT datab (669:669:669) (625:625:625))
        (PORT datac (642:642:642) (601:601:601))
        (PORT datad (648:648:648) (607:607:607))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (912:912:912))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1411:1411:1411) (1355:1355:1355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT asdata (1396:1396:1396) (1394:1394:1394))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_36\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1061:1061:1061) (1058:1058:1058))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (727:727:727))
        (PORT datab (655:655:655) (647:647:647))
        (PORT datad (636:636:636) (630:630:630))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (725:725:725))
        (PORT datab (657:657:657) (649:649:649))
        (PORT datac (391:391:391) (423:423:423))
        (PORT datad (635:635:635) (629:629:629))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (650:650:650))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (400:400:400) (398:398:398))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1030:1030:1030) (1035:1035:1035))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_33\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (968:968:968) (954:954:954))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_33\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (711:711:711))
        (PORT datab (1026:1026:1026) (1013:1013:1013))
        (PORT datac (230:230:230) (300:300:300))
        (PORT datad (411:411:411) (433:433:433))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (712:712:712))
        (PORT datab (1026:1026:1026) (1013:1013:1013))
        (PORT datad (411:411:411) (434:434:434))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (584:584:584))
        (PORT datab (620:620:620) (571:571:571))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (740:740:740) (713:713:713))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1411:1411:1411) (1355:1355:1355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (1387:1387:1387) (1373:1373:1373))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_27\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (992:992:992) (1000:1000:1000))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_27\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1038:1038:1038))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datac (228:228:228) (299:299:299))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1038:1038:1038))
        (PORT datab (280:280:280) (357:357:357))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (471:471:471))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (350:350:350) (333:333:333))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT asdata (1447:1447:1447) (1439:1439:1439))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_30\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (962:962:962) (930:930:930))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_30\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1147:1147:1147))
        (PORT datab (488:488:488) (507:507:507))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1145:1145:1145))
        (PORT datab (487:487:487) (505:505:505))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (540:540:540))
        (PORT datab (386:386:386) (375:375:375))
        (PORT datad (1222:1222:1222) (1188:1188:1188))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (872:872:872))
        (PORT datab (599:599:599) (556:556:556))
        (PORT datac (621:621:621) (580:580:580))
        (PORT datad (1196:1196:1196) (1122:1122:1122))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT asdata (585:585:585) (613:613:613))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT asdata (1427:1427:1427) (1421:1421:1421))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_6\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (357:357:357))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_6\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (394:394:394))
        (PORT datab (278:278:278) (354:354:354))
        (PORT datac (702:702:702) (710:710:710))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (392:392:392))
        (PORT datab (275:275:275) (351:351:351))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (419:419:419))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (907:907:907) (912:912:912))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1617:1617:1617) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (958:958:958) (938:938:938))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_9\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1944:1944:1944))
        (PORT asdata (794:794:794) (825:825:825))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (502:502:502))
        (PORT datab (457:457:457) (488:488:488))
        (PORT datac (229:229:229) (299:299:299))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (501:501:501))
        (PORT datab (455:455:455) (486:486:486))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (377:377:377) (366:366:366))
        (PORT datad (238:238:238) (302:302:302))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT asdata (589:589:589) (618:618:618))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT asdata (1971:1971:1971) (1935:1935:1935))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_3\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (511:511:511))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_3\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1321:1321:1321))
        (PORT datab (275:275:275) (351:351:351))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1321:1321:1321))
        (PORT datab (276:276:276) (352:352:352))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (380:380:380))
        (PORT datab (650:650:650) (630:630:630))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (895:895:895) (897:897:897))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1385:1385:1385) (1336:1336:1336))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT asdata (1316:1316:1316) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_12\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1012:1012:1012) (1007:1007:1007))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_12\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (689:689:689))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datac (631:631:631) (612:612:612))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (688:688:688))
        (PORT datab (1042:1042:1042) (1042:1042:1042))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (649:649:649) (638:638:638))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (971:971:971))
        (PORT datab (398:398:398) (392:392:392))
        (PORT datac (856:856:856) (811:811:811))
        (PORT datad (369:369:369) (353:353:353))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (639:639:639) (595:595:595))
        (PORT datad (611:611:611) (563:563:563))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (928:928:928) (872:872:872))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1411:1411:1411) (1355:1355:1355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1677:1677:1677) (1624:1624:1624))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_42\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1049:1049:1049) (1041:1041:1041))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_42\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (475:475:475))
        (PORT datab (1092:1092:1092) (1077:1077:1077))
        (PORT datac (648:648:648) (632:632:632))
        (PORT datad (739:739:739) (745:745:745))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (373:373:373))
        (PORT datab (1094:1094:1094) (1078:1078:1078))
        (PORT datad (408:408:408) (434:434:434))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (648:648:648))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (910:910:910) (865:865:865))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1411:1411:1411) (1355:1355:1355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1728:1728:1728) (1703:1703:1703))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_39\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (1374:1374:1374) (1362:1362:1362))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (804:804:804))
        (PORT datab (1033:1033:1033) (1020:1020:1020))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (804:804:804))
        (PORT datab (1033:1033:1033) (1020:1020:1020))
        (PORT datac (230:230:230) (300:300:300))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (376:376:376))
        (PORT datab (467:467:467) (516:516:516))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (672:672:672))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1411:1411:1411) (1355:1355:1355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT asdata (1566:1566:1566) (1558:1558:1558))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_48\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (974:974:974) (1020:1020:1020))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_48\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (696:696:696))
        (PORT datab (269:269:269) (340:340:340))
        (PORT datac (1376:1376:1376) (1348:1348:1348))
        (PORT datad (973:973:973) (1019:1019:1019))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (699:699:699))
        (PORT datab (1016:1016:1016) (1054:1054:1054))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1150:1150:1150))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT asdata (785:785:785) (779:779:779))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1563:1563:1563) (1510:1510:1510))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_45\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1515:1515:1515) (1470:1470:1470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_45\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1516:1516:1516))
        (PORT datab (497:497:497) (534:534:534))
        (PORT datac (1572:1572:1572) (1578:1578:1578))
        (PORT datad (238:238:238) (302:302:302))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (681:681:681))
        (PORT datab (1314:1314:1314) (1302:1302:1302))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (PORT datab (1372:1372:1372) (1307:1307:1307))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (665:665:665))
        (PORT datab (634:634:634) (606:606:606))
        (PORT datac (657:657:657) (633:633:633))
        (PORT datad (370:370:370) (346:346:346))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (508:508:508))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideAnd0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (663:663:663))
        (PORT datab (636:636:636) (609:609:609))
        (PORT datac (658:658:658) (634:634:634))
        (PORT datad (369:369:369) (345:345:345))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideAnd0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (658:658:658))
        (PORT datab (668:668:668) (625:625:625))
        (PORT datac (643:643:643) (603:603:603))
        (PORT datad (649:649:649) (608:608:608))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideAnd0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (873:873:873))
        (PORT datab (599:599:599) (556:556:556))
        (PORT datac (621:621:621) (580:580:580))
        (PORT datad (1196:1196:1196) (1122:1122:1122))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideAnd0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (971:971:971))
        (PORT datab (398:398:398) (392:392:392))
        (PORT datac (857:857:857) (812:812:812))
        (PORT datad (369:369:369) (353:353:353))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideAnd0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (624:624:624) (582:582:582))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (355:355:355))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (252:252:252) (335:335:335))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (370:370:370))
        (PORT datab (486:486:486) (505:505:505))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideXor0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (665:665:665))
        (PORT datab (634:634:634) (606:606:606))
        (PORT datac (656:656:656) (633:633:633))
        (PORT datad (370:370:370) (346:346:346))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideXor0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (872:872:872))
        (PORT datab (598:598:598) (555:555:555))
        (PORT datac (621:621:621) (580:580:580))
        (PORT datad (1196:1196:1196) (1122:1122:1122))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideXor0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (657:657:657))
        (PORT datab (667:667:667) (624:624:624))
        (PORT datac (644:644:644) (604:604:604))
        (PORT datad (649:649:649) (609:609:609))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (831:831:831) (755:755:755))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_2\|WideXor0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (970:970:970))
        (PORT datab (396:396:396) (390:390:390))
        (PORT datac (857:857:857) (812:812:812))
        (PORT datad (371:371:371) (355:355:355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (371:371:371))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (247:247:247) (326:326:326))
        (PORT datad (383:383:383) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (513:513:513))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (469:469:469))
        (PORT datab (300:300:300) (369:369:369))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1031:1031:1031))
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (715:715:715))
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (1750:1750:1750) (1689:1689:1689))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (904:904:904))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (1534:1534:1534) (1464:1464:1464))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (427:427:427) (459:459:459))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (994:994:994))
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (535:535:535))
        (PORT datab (721:721:721) (711:711:711))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (357:357:357))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (724:724:724))
        (PORT datab (1660:1660:1660) (1595:1595:1595))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (1550:1550:1550) (1498:1498:1498))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (719:719:719))
        (PORT datab (1791:1791:1791) (1709:1709:1709))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (377:377:377))
        (PORT datab (654:654:654) (656:656:656))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1172:1172:1172))
        (PORT datab (703:703:703) (708:708:708))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1102:1102:1102))
        (PORT datad (1210:1210:1210) (1167:1167:1167))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1491:1491:1491))
        (PORT datab (483:483:483) (495:495:495))
        (PORT datac (401:401:401) (427:427:427))
        (PORT datad (459:459:459) (482:482:482))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (508:508:508))
        (PORT datab (487:487:487) (501:501:501))
        (PORT datac (466:466:466) (493:493:493))
        (PORT datad (944:944:944) (926:926:926))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (479:479:479))
        (PORT datab (484:484:484) (497:497:497))
        (PORT datac (683:683:683) (677:677:677))
        (PORT datad (1007:1007:1007) (1000:1000:1000))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1653:1653:1653))
        (PORT datab (681:681:681) (677:677:677))
        (PORT datad (996:996:996) (988:988:988))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (353:353:353) (334:334:334))
        (PORT datad (2299:2299:2299) (2116:2116:2116))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (806:806:806))
        (PORT datab (882:882:882) (851:851:851))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1018:1018:1018))
        (PORT datab (280:280:280) (349:349:349))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (494:494:494))
        (PORT datab (1472:1472:1472) (1352:1352:1352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (754:754:754))
        (PORT datab (649:649:649) (639:639:639))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (491:491:491))
        (PORT datab (972:972:972) (962:962:962))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (970:970:970))
        (PORT datab (459:459:459) (481:481:481))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (489:489:489))
        (PORT datab (721:721:721) (706:706:706))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1205:1205:1205))
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (718:718:718))
        (PORT datab (699:699:699) (696:696:696))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (475:475:475))
        (PORT datab (1071:1071:1071) (1060:1060:1060))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (491:491:491))
        (PORT datab (1403:1403:1403) (1369:1369:1369))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (499:499:499))
        (PORT datab (425:425:425) (459:459:459))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (492:492:492))
        (PORT datab (302:302:302) (371:371:371))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (718:718:718))
        (PORT datab (433:433:433) (464:464:464))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (491:491:491))
        (PORT datab (998:998:998) (995:995:995))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (356:356:356))
        (PORT datad (997:997:997) (969:969:969))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (685:685:685))
        (PORT datab (690:690:690) (701:701:701))
        (PORT datad (470:470:470) (512:512:512))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (504:504:504))
        (PORT datab (1795:1795:1795) (1697:1697:1697))
        (PORT datad (955:955:955) (933:933:933))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (707:707:707))
        (PORT datab (478:478:478) (512:512:512))
        (PORT datad (744:744:744) (751:751:751))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1017:1017:1017))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (461:461:461) (486:486:486))
        (PORT datad (958:958:958) (935:935:935))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_56\|auto_generated\|aeb_int\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (685:685:685))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (360:360:360) (346:346:346))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (594:594:594))
        (PORT datab (1957:1957:1957) (1770:1770:1770))
        (PORT datad (594:594:594) (548:548:548))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (598:598:598))
        (PORT datad (591:591:591) (545:545:545))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (983:983:983))
        (PORT datab (1956:1956:1956) (1769:1769:1769))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (391:391:391))
        (PORT datab (501:501:501) (550:550:550))
        (PORT datac (448:448:448) (489:489:489))
        (PORT datad (456:456:456) (493:493:493))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (806:806:806))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datad (955:955:955) (933:933:933))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (971:971:971))
        (PORT datab (462:462:462) (493:493:493))
        (PORT datad (915:915:915) (900:900:900))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1488:1488:1488))
        (PORT datab (748:748:748) (766:766:766))
        (PORT datad (462:462:462) (485:485:485))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (716:716:716))
        (PORT datab (499:499:499) (514:514:514))
        (PORT datad (1008:1008:1008) (1000:1000:1000))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (773:773:773))
        (PORT datab (513:513:513) (525:525:525))
        (PORT datad (995:995:995) (987:987:987))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (811:811:811) (730:730:730))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (721:721:721))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1016:1016:1016))
        (PORT datab (1293:1293:1293) (1239:1239:1239))
        (PORT datad (959:959:959) (936:936:936))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (619:619:619))
        (PORT datab (479:479:479) (512:512:512))
        (PORT datad (359:359:359) (335:335:335))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_53\|auto_generated\|aeb_int\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (646:646:646))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1920:1920:1920) (1750:1750:1750))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (422:422:422))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datad (550:550:550) (505:505:505))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (420:420:420))
        (PORT datab (382:382:382) (372:372:372))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (866:866:866))
        (PORT datab (917:917:917) (864:864:864))
        (PORT datac (1164:1164:1164) (1079:1079:1079))
        (PORT datad (424:424:424) (446:446:446))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1121:1121:1121) (1137:1137:1137))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1609:1609:1609) (1583:1583:1583))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1096:1096:1096) (1124:1124:1124))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (2177:2177:2177) (2130:2130:2130))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1187:1187:1187) (1143:1143:1143))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1881:1881:1881) (1815:1815:1815))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (748:748:748) (764:764:764))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1134:1134:1134) (1141:1141:1141))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1236:1236:1236) (1206:1206:1206))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1327:1327:1327) (1315:1315:1315))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1845:1845:1845) (1770:1770:1770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1139:1139:1139) (1149:1149:1149))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (930:930:930))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1279:1279:1279) (1241:1241:1241))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1933:1933:1933) (1879:1879:1879))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (479:479:479))
        (PORT datab (707:707:707) (689:689:689))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1477:1477:1477))
        (PORT datab (1002:1002:1002) (972:972:972))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1068:1068:1068))
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (1127:1127:1127) (1120:1120:1120))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (825:825:825))
        (PORT datab (1016:1016:1016) (980:980:980))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (704:704:704) (697:697:697))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (727:727:727))
        (PORT datab (677:677:677) (664:664:664))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1229:1229:1229))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (668:668:668))
        (PORT datab (481:481:481) (497:497:497))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (921:921:921))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (905:905:905))
        (PORT datab (667:667:667) (674:674:674))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (701:701:701))
        (PORT datab (443:443:443) (474:474:474))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (476:476:476))
        (PORT datab (694:694:694) (677:677:677))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1423:1423:1423))
        (PORT datab (443:443:443) (473:473:473))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (977:977:977) (951:951:951))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (703:703:703))
        (PORT datab (965:965:965) (961:961:961))
        (PORT datad (673:673:673) (673:673:673))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (698:698:698))
        (PORT datab (743:743:743) (734:734:734))
        (PORT datad (710:710:710) (729:729:729))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (707:707:707))
        (PORT datab (714:714:714) (713:713:713))
        (PORT datad (260:260:260) (325:325:325))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (512:512:512))
        (PORT datab (465:465:465) (504:504:504))
        (PORT datad (680:680:680) (681:681:681))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (694:694:694))
        (PORT datab (499:499:499) (514:514:514))
        (PORT datad (1257:1257:1257) (1230:1230:1230))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (984:984:984))
        (PORT datab (290:290:290) (362:362:362))
        (PORT datad (704:704:704) (693:693:693))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (787:787:787))
        (PORT datab (1035:1035:1035) (1004:1004:1004))
        (PORT datac (780:780:780) (797:797:797))
        (PORT datad (740:740:740) (756:756:756))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (496:496:496))
        (PORT datab (423:423:423) (457:457:457))
        (PORT datac (660:660:660) (647:647:647))
        (PORT datad (1287:1287:1287) (1261:1261:1261))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_114\|auto_generated\|aeb_int\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (591:591:591) (553:553:553))
        (PORT datac (382:382:382) (362:362:362))
        (PORT datad (604:604:604) (550:550:550))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~112)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (583:583:583))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (423:423:423))
        (PORT datab (644:644:644) (587:587:587))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (417:417:417))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (357:357:357) (338:338:338))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1773:1773:1773) (1669:1669:1669))
        (PORT datab (300:300:300) (369:369:369))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (981:981:981))
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (882:882:882))
        (PORT datab (479:479:479) (494:494:494))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (1289:1289:1289) (1274:1274:1274))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (498:498:498))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (1660:1660:1660) (1594:1594:1594))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (377:377:377))
        (PORT datab (493:493:493) (506:506:506))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (466:466:466))
        (PORT datab (1327:1327:1327) (1289:1289:1289))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (696:696:696))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (928:928:928))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (663:663:663))
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (713:713:713) (707:707:707))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (683:683:683))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (700:700:700))
        (PORT datab (433:433:433) (463:463:463))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (666:666:666))
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datad (712:712:712) (722:722:722))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (674:674:674))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (692:692:692))
        (PORT datab (689:689:689) (681:681:681))
        (PORT datad (1255:1255:1255) (1228:1228:1228))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (377:377:377))
        (PORT datab (1316:1316:1316) (1276:1276:1276))
        (PORT datad (604:604:604) (555:555:555))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (874:874:874))
        (PORT datab (738:738:738) (717:717:717))
        (PORT datad (1288:1288:1288) (1262:1262:1262))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (683:683:683))
        (PORT datab (465:465:465) (505:505:505))
        (PORT datad (680:680:680) (681:681:681))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (697:697:697))
        (PORT datab (977:977:977) (931:931:931))
        (PORT datad (710:710:710) (729:729:729))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (697:697:697))
        (PORT datab (714:714:714) (713:713:713))
        (PORT datad (260:260:260) (325:325:325))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1162:1162:1162))
        (PORT datab (1835:1835:1835) (1759:1759:1759))
        (PORT datad (673:673:673) (673:673:673))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1560:1560:1560))
        (PORT datab (1004:1004:1004) (981:981:981))
        (PORT datad (707:707:707) (697:697:697))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|variable_compare_111\|auto_generated\|aeb_int\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1640:1640:1640))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (574:574:574) (524:524:524))
        (PORT datad (352:352:352) (336:336:336))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datad (1432:1432:1432) (1331:1331:1331))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1477:1477:1477) (1368:1368:1368))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_88\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (943:943:943) (933:933:933))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_88\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (798:798:798))
        (PORT datab (269:269:269) (342:342:342))
        (PORT datac (231:231:231) (301:301:301))
        (PORT datad (940:940:940) (929:929:929))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (802:802:802))
        (PORT datab (268:268:268) (341:341:341))
        (PORT datad (941:941:941) (931:931:931))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (440:440:440) (462:462:462))
        (PORT datad (358:358:358) (342:342:342))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_94\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1128:1128:1128) (1133:1133:1133))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (363:363:363))
        (PORT datab (788:788:788) (789:789:789))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (359:359:359))
        (PORT datab (790:790:790) (791:791:791))
        (PORT datac (407:407:407) (433:433:433))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (914:914:914) (868:868:868))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_91\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (660:660:660) (658:658:658))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_91\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (670:670:670))
        (PORT datab (276:276:276) (352:352:352))
        (PORT datad (658:658:658) (656:656:656))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (672:672:672))
        (PORT datab (277:277:277) (353:353:353))
        (PORT datac (401:401:401) (436:436:436))
        (PORT datad (657:657:657) (654:654:654))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (268:268:268) (340:340:340))
        (PORT datad (347:347:347) (329:329:329))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_85\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (341:341:341))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_85\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (361:361:361))
        (PORT datab (297:297:297) (373:373:373))
        (PORT datad (237:237:237) (302:302:302))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (358:358:358))
        (PORT datab (296:296:296) (372:372:372))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (375:375:375))
        (PORT datab (649:649:649) (613:613:613))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideAnd0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (730:730:730))
        (PORT datab (1026:1026:1026) (967:967:967))
        (PORT datac (697:697:697) (673:673:673))
        (PORT datad (1009:1009:1009) (969:969:969))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_73\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (1642:1642:1642) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (733:733:733))
        (PORT datab (1298:1298:1298) (1266:1266:1266))
        (PORT datac (398:398:398) (421:421:421))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (734:734:734))
        (PORT datab (1301:1301:1301) (1269:1269:1269))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (439:439:439) (461:461:461))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_76\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1266:1266:1266) (1236:1236:1236))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_76\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (PORT datab (941:941:941) (902:902:902))
        (PORT datad (1263:1263:1263) (1233:1233:1233))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1275:1275:1275))
        (PORT datab (938:938:938) (899:899:899))
        (PORT datac (392:392:392) (424:424:424))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (378:378:378))
        (PORT datab (643:643:643) (645:645:645))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_79\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (753:753:753) (771:771:771))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_79\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (807:807:807))
        (PORT datab (1328:1328:1328) (1274:1274:1274))
        (PORT datac (409:409:409) (438:438:438))
        (PORT datad (241:241:241) (305:305:305))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (814:814:814))
        (PORT datab (1327:1327:1327) (1272:1272:1272))
        (PORT datad (237:237:237) (301:301:301))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (411:411:411))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_82\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (978:978:978) (950:950:950))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_82\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (357:357:357))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datad (979:979:979) (951:951:951))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (362:362:362))
        (PORT datab (267:267:267) (340:340:340))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (977:977:977) (949:949:949))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (553:553:553))
        (PORT datab (389:389:389) (373:373:373))
        (PORT datad (238:238:238) (302:302:302))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideAnd0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (687:687:687))
        (PORT datab (740:740:740) (700:700:700))
        (PORT datac (681:681:681) (656:656:656))
        (PORT datad (973:973:973) (936:936:936))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_106\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1120:1120:1120) (1137:1137:1137))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (800:800:800))
        (PORT datab (289:289:289) (362:362:362))
        (PORT datac (627:627:627) (618:618:618))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (801:801:801))
        (PORT datab (291:291:291) (364:364:364))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (695:695:695))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_103\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1352:1352:1352) (1343:1343:1343))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (358:358:358))
        (PORT datab (1012:1012:1012) (1004:1004:1004))
        (PORT datad (237:237:237) (302:302:302))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (361:361:361))
        (PORT datab (1009:1009:1009) (1000:1000:1000))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (582:582:582))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (405:405:405) (429:429:429))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_100\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (989:989:989) (971:971:971))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_100\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1014:1014:1014))
        (PORT datab (706:706:706) (694:694:694))
        (PORT datac (230:230:230) (300:300:300))
        (PORT datad (656:656:656) (644:644:644))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1014:1014:1014))
        (PORT datab (707:707:707) (694:694:694))
        (PORT datad (656:656:656) (643:643:643))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (616:616:616) (563:563:563))
        (PORT datad (655:655:655) (648:648:648))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_97\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (683:683:683))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_97\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datab (492:492:492) (513:513:513))
        (PORT datac (398:398:398) (422:422:422))
        (PORT datad (680:680:680) (681:681:681))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (987:987:987))
        (PORT datab (493:493:493) (515:515:515))
        (PORT datad (679:679:679) (681:681:681))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1323:1323:1323))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideAnd0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1396:1396:1396))
        (PORT datab (647:647:647) (601:601:601))
        (PORT datac (593:593:593) (551:551:551))
        (PORT datad (663:663:663) (635:635:635))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_61\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT asdata (1153:1153:1153) (1175:1175:1175))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1421:1421:1421))
        (PORT datab (816:816:816) (834:834:834))
        (PORT datad (628:628:628) (614:614:614))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1422:1422:1422))
        (PORT datab (819:819:819) (837:837:837))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (574:574:574))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (659:659:659) (648:648:648))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_70\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (989:989:989) (972:972:972))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_70\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1009:1009:1009))
        (PORT datab (277:277:277) (353:353:353))
        (PORT datac (429:429:429) (450:450:450))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (PORT datab (276:276:276) (352:352:352))
        (PORT datad (987:987:987) (970:970:970))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (374:374:374))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_64\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1377:1377:1377) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (706:706:706))
        (PORT datab (1041:1041:1041) (1022:1022:1022))
        (PORT datac (397:397:397) (421:421:421))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (706:706:706))
        (PORT datab (1039:1039:1039) (1020:1020:1020))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_67\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1024:1024:1024) (1018:1018:1018))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_67\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1055:1055:1055))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (229:229:229) (300:300:300))
        (PORT datad (417:417:417) (442:442:442))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datad (1021:1021:1021) (1016:1016:1016))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (567:567:567))
        (PORT datab (583:583:583) (536:536:536))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideAnd0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (443:443:443) (420:420:420))
        (PORT datac (584:584:584) (534:534:534))
        (PORT datad (597:597:597) (549:549:549))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideAnd0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (732:732:732))
        (PORT datab (1023:1023:1023) (964:964:964))
        (PORT datac (699:699:699) (675:675:675))
        (PORT datad (1010:1010:1010) (970:970:970))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (691:691:691))
        (PORT datab (737:737:737) (696:696:696))
        (PORT datac (678:678:678) (653:653:653))
        (PORT datad (969:969:969) (931:931:931))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (442:442:442) (419:419:419))
        (PORT datac (584:584:584) (533:533:533))
        (PORT datad (596:596:596) (549:549:549))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (213:213:213))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1395:1395:1395))
        (PORT datab (647:647:647) (601:601:601))
        (PORT datac (592:592:592) (550:550:550))
        (PORT datad (664:664:664) (636:636:636))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~108)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (428:428:428) (445:445:445))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (361:361:361))
        (PORT datab (385:385:385) (374:374:374))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (362:362:362))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideXor0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datab (439:439:439) (416:416:416))
        (PORT datac (583:583:583) (532:532:532))
        (PORT datad (593:593:593) (545:545:545))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideXor0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (689:689:689))
        (PORT datab (738:738:738) (698:698:698))
        (PORT datac (679:679:679) (654:654:654))
        (PORT datad (971:971:971) (934:934:934))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideXor0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (729:729:729))
        (PORT datab (1026:1026:1026) (967:967:967))
        (PORT datac (697:697:697) (673:673:673))
        (PORT datad (1009:1009:1009) (969:969:969))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_60\|WideXor0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1391:1391:1391))
        (PORT datab (651:651:651) (606:606:606))
        (PORT datac (589:589:589) (547:547:547))
        (PORT datad (667:667:667) (640:640:640))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (407:407:407))
        (PORT datab (681:681:681) (689:689:689))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (688:688:688))
        (PORT datab (378:378:378) (368:368:368))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|comb\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (947:947:947))
        (PORT datab (697:697:697) (642:642:642))
        (PORT datac (237:237:237) (311:311:311))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_1\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (388:388:388))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (613:613:613) (602:602:602))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|unary_1\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (944:944:944) (898:898:898))
        (PORT datac (367:367:367) (355:355:355))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output119a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT asdata (602:602:602) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT asdata (774:774:774) (793:793:793))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT asdata (605:605:605) (673:673:673))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (321:321:321))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1587:1587:1587) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT asdata (1071:1071:1071) (1077:1077:1077))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (PORT ena (2584:2584:2584) (2489:2489:2489))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT asdata (808:808:808) (828:828:828))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2563:2563:2563) (2458:2458:2458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT asdata (608:608:608) (680:680:680))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2563:2563:2563) (2458:2458:2458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (2563:2563:2563) (2458:2458:2458))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (372:372:372))
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (498:498:498))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (745:745:745))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (744:744:744))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1237:1237:1237) (1158:1158:1158))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1237:1237:1237) (1158:1158:1158))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (501:501:501))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (456:456:456) (479:479:479))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1237:1237:1237) (1158:1158:1158))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1237:1237:1237) (1158:1158:1158))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (428:428:428) (457:457:457))
        (PORT datac (470:470:470) (497:497:497))
        (PORT datad (453:453:453) (474:474:474))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT asdata (629:629:629) (703:703:703))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1237:1237:1237) (1158:1158:1158))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1237:1237:1237) (1158:1158:1158))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (767:767:767))
        (PORT datab (766:766:766) (754:754:754))
        (PORT datad (399:399:399) (421:421:421))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (PORT ena (1237:1237:1237) (1158:1158:1158))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (516:516:516))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (620:620:620) (589:589:589))
        (PORT datad (660:660:660) (636:636:636))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT asdata (1638:1638:1638) (1601:1601:1601))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT datac (242:242:242) (321:321:321))
        (PORT datad (676:676:676) (681:681:681))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1267:1267:1267) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (463:463:463))
        (PORT datad (453:453:453) (476:476:476))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (353:353:353) (336:336:336))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (504:504:504))
        (PORT datab (695:695:695) (640:640:640))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (653:653:653) (627:627:627))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1267:1267:1267) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (518:518:518))
        (PORT datab (391:391:391) (374:374:374))
        (PORT datac (620:620:620) (589:589:589))
        (PORT datad (662:662:662) (637:637:637))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1267:1267:1267) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (506:506:506))
        (PORT datab (384:384:384) (372:372:372))
        (PORT datac (620:620:620) (589:589:589))
        (PORT datad (654:654:654) (628:628:628))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1267:1267:1267) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (520:520:520))
        (PORT datab (694:694:694) (638:638:638))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (663:663:663) (639:639:639))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1267:1267:1267) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (517:517:517))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (620:620:620) (589:589:589))
        (PORT datad (661:661:661) (636:636:636))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1267:1267:1267) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (505:505:505))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (620:620:620) (589:589:589))
        (PORT datad (654:654:654) (628:628:628))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1898:1898:1898))
        (PORT ena (1267:1267:1267) (1191:1191:1191))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (530:530:530))
        (PORT datab (765:765:765) (754:754:754))
        (PORT datac (731:731:731) (730:730:730))
        (PORT datad (456:456:456) (477:477:477))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (501:501:501))
        (PORT datab (502:502:502) (518:518:518))
        (PORT datac (356:356:356) (338:338:338))
        (PORT datad (457:457:457) (480:480:480))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (518:518:518))
        (PORT datab (721:721:721) (740:740:740))
        (PORT datac (619:619:619) (588:588:588))
        (PORT datad (662:662:662) (637:637:637))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (571:571:571))
        (PORT datab (1652:1652:1652) (1596:1596:1596))
        (PORT datac (380:380:380) (366:366:366))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (726:726:726))
        (PORT datad (447:447:447) (470:470:470))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (426:426:426) (408:408:408))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (523:523:523))
        (PORT datab (753:753:753) (729:729:729))
        (PORT datad (447:447:447) (469:469:469))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (731:731:731) (723:723:723))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (508:508:508))
        (PORT datab (755:755:755) (731:731:731))
        (PORT datac (657:657:657) (650:650:650))
        (PORT datad (406:406:406) (433:433:433))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (768:768:768) (751:751:751))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (484:484:484))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datad (268:268:268) (336:336:336))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (754:754:754) (731:731:731))
        (PORT datad (596:596:596) (549:549:549))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (388:388:388) (371:371:371))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datad (268:268:268) (336:336:336))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (589:589:589))
        (PORT datab (748:748:748) (723:723:723))
        (PORT datad (430:430:430) (452:452:452))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (765:765:765) (743:743:743))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (496:496:496))
        (PORT datab (750:750:750) (726:726:726))
        (PORT datac (617:617:617) (564:564:564))
        (PORT datad (432:432:432) (454:454:454))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (732:732:732) (724:724:724))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datad (414:414:414) (444:444:444))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (243:243:243) (270:270:270))
        (PORT datad (267:267:267) (335:335:335))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (501:501:501))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1088:1088:1088) (1093:1093:1093))
        (PORT datad (401:401:401) (391:391:391))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (703:703:703))
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (359:359:359))
        (PORT datac (1271:1271:1271) (1237:1237:1237))
        (PORT datad (1034:1034:1034) (1017:1017:1017))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1066:1066:1066))
        (PORT datad (406:406:406) (428:428:428))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1946:1946:1946) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (773:773:773))
        (PORT datab (789:789:789) (790:790:790))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (380:380:380))
        (PORT datad (677:677:677) (682:682:682))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (PORT ena (1368:1368:1368) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1123:1123:1123) (1120:1120:1120))
        (PORT datad (407:407:407) (399:399:399))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (393:393:393))
        (PORT datab (717:717:717) (674:674:674))
        (PORT datac (1088:1088:1088) (1092:1092:1092))
        (PORT datad (402:402:402) (393:393:393))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (745:745:745))
        (PORT datab (1154:1154:1154) (1166:1166:1166))
        (PORT datac (2913:2913:2913) (3126:3126:3126))
        (PORT datad (1132:1132:1132) (1141:1141:1141))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (726:726:726))
        (PORT datab (1170:1170:1170) (1185:1185:1185))
        (PORT datac (235:235:235) (307:307:307))
        (PORT datad (1117:1117:1117) (1124:1124:1124))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (742:742:742))
        (PORT datab (1156:1156:1156) (1169:1169:1169))
        (PORT datac (235:235:235) (306:306:306))
        (PORT datad (1130:1130:1130) (1139:1139:1139))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (728:728:728))
        (PORT datab (1168:1168:1168) (1183:1183:1183))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (1119:1119:1119) (1126:1126:1126))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (739:739:739))
        (PORT datab (1158:1158:1158) (1172:1172:1172))
        (PORT datac (234:234:234) (305:305:305))
        (PORT datad (1128:1128:1128) (1136:1136:1136))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (738:738:738))
        (PORT datab (1160:1160:1160) (1173:1173:1173))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (1127:1127:1127) (1135:1135:1135))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1173:1173:1173))
        (PORT datab (1172:1172:1172) (1187:1187:1187))
        (PORT datac (404:404:404) (428:428:428))
        (PORT datad (701:701:701) (676:676:676))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1189:1189:1189))
        (PORT datab (1158:1158:1158) (1171:1171:1171))
        (PORT datac (434:434:434) (455:455:455))
        (PORT datad (714:714:714) (692:692:692))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1181:1181:1181))
        (PORT datab (266:266:266) (337:337:337))
        (PORT datac (1080:1080:1080) (994:994:994))
        (PORT datad (1128:1128:1128) (1134:1134:1134))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (744:744:744))
        (PORT datab (1155:1155:1155) (1168:1168:1168))
        (PORT datac (234:234:234) (305:305:305))
        (PORT datad (1131:1131:1131) (1140:1140:1140))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1185:1185:1185))
        (PORT datab (1161:1161:1161) (1175:1175:1175))
        (PORT datac (403:403:403) (428:428:428))
        (PORT datad (711:711:711) (689:689:689))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1184:1184:1184))
        (PORT datab (1162:1162:1162) (1176:1176:1176))
        (PORT datac (401:401:401) (430:430:430))
        (PORT datad (710:710:710) (687:687:687))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (703:703:703))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (664:664:664) (660:660:660))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (697:697:697) (701:701:701))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1180:1180:1180))
        (PORT datab (1166:1166:1166) (1181:1181:1181))
        (PORT datac (406:406:406) (429:429:429))
        (PORT datad (706:706:706) (683:683:683))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1001:1001:1001) (993:993:993))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (731:731:731) (745:745:745))
        (PORT datad (442:442:442) (463:463:463))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (384:384:384))
        (PORT datab (270:270:270) (344:344:344))
        (PORT datac (700:700:700) (715:715:715))
        (PORT datad (275:275:275) (337:337:337))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (751:751:751))
        (PORT datac (211:211:211) (239:239:239))
        (PORT datad (703:703:703) (661:661:661))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1347:1347:1347) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (700:700:700))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datac (698:698:698) (713:713:713))
        (PORT datad (356:356:356) (341:341:341))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1347:1347:1347) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (700:700:700))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (699:699:699) (714:714:714))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT asdata (1560:1560:1560) (1480:1480:1480))
        (PORT ena (1300:1300:1300) (1216:1216:1216))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2969:2969:2969) (3183:3183:3183))
        (PORT datad (428:428:428) (457:457:457))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (813:813:813))
        (PORT datab (694:694:694) (629:629:629))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (816:816:816))
        (PORT datac (429:429:429) (452:452:452))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (350:350:350))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (990:990:990))
        (PORT datac (1199:1199:1199) (1119:1119:1119))
        (PORT datad (1233:1233:1233) (1189:1189:1189))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (692:692:692))
        (PORT datab (279:279:279) (355:355:355))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (592:592:592) (542:542:542))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (348:348:348))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (362:362:362))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (367:367:367))
        (PORT datab (280:280:280) (358:358:358))
        (PORT datac (247:247:247) (325:325:325))
        (PORT datad (251:251:251) (320:320:320))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (942:942:942))
        (PORT datab (1270:1270:1270) (1218:1218:1218))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (362:362:362) (348:348:348))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (777:777:777) (763:763:763))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (777:777:777) (763:763:763))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (350:350:350))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (776:776:776) (762:762:762))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (776:776:776) (761:761:761))
        (PORT sload (833:833:833) (898:898:898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (370:370:370))
        (PORT datab (283:283:283) (361:361:361))
        (PORT datac (249:249:249) (328:328:328))
        (PORT datad (253:253:253) (322:322:322))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1313:1313:1313) (1253:1253:1253))
        (PORT sload (833:833:833) (898:898:898))
        (PORT ena (1232:1232:1232) (1145:1145:1145))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (249:249:249) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1336:1336:1336) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (801:801:801) (813:813:813))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (613:613:613) (608:608:608))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT asdata (1266:1266:1266) (1213:1213:1213))
        (PORT clrn (1945:1945:1945) (1898:1898:1898))
        (PORT ena (1357:1357:1357) (1300:1300:1300))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1081:1081:1081))
        (PORT datab (769:769:769) (776:776:776))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1627:1627:1627) (1528:1528:1528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (613:613:613) (608:608:608))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1083:1083:1083))
        (PORT datab (771:771:771) (777:777:777))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1553:1553:1553) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1316:1316:1316))
        (PORT datab (477:477:477) (490:490:490))
        (PORT datad (430:430:430) (450:450:450))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1239:1239:1239))
        (PORT datab (1298:1298:1298) (1215:1215:1215))
        (PORT datac (644:644:644) (617:617:617))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (231:231:231) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1576:1576:1576) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (712:712:712) (715:715:715))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1627:1627:1627) (1528:1528:1528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (712:712:712) (715:715:715))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1553:1553:1553) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1320:1320:1320))
        (PORT datab (477:477:477) (489:489:489))
        (PORT datad (433:433:433) (452:452:452))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1576:1576:1576) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (941:941:941) (920:920:920))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (462:462:462))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1553:1553:1553) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (439:439:439) (463:463:463))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1627:1627:1627) (1528:1528:1528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1319:1319:1319))
        (PORT datac (441:441:441) (459:459:459))
        (PORT datad (409:409:409) (431:431:431))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1576:1576:1576) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (976:976:976) (954:954:954))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (463:463:463))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1627:1627:1627) (1528:1528:1528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (441:441:441) (464:464:464))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1553:1553:1553) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1321:1321:1321))
        (PORT datac (406:406:406) (436:436:436))
        (PORT datad (404:404:404) (426:426:426))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (478:478:478))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT asdata (1703:1703:1703) (1682:1682:1682))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT asdata (1702:1702:1702) (1681:1681:1681))
        (PORT ena (1309:1309:1309) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (485:485:485))
        (PORT datac (1571:1571:1571) (1526:1526:1526))
        (PORT datad (392:392:392) (415:415:415))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1915:1915:1915) (1869:1869:1869))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (410:410:410) (438:438:438))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT asdata (1702:1702:1702) (1681:1681:1681))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT asdata (1701:1701:1701) (1681:1681:1681))
        (PORT ena (1309:1309:1309) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (463:463:463))
        (PORT datac (1571:1571:1571) (1527:1527:1527))
        (PORT datad (417:417:417) (437:437:437))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1915:1915:1915) (1869:1869:1869))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (457:457:457))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1310:1310:1310) (1298:1298:1298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1310:1310:1310) (1298:1298:1298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1309:1309:1309) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (454:454:454))
        (PORT datac (1571:1571:1571) (1529:1529:1529))
        (PORT datad (420:420:420) (438:438:438))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1915:1915:1915) (1869:1869:1869))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (426:426:426) (449:449:449))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (998:998:998) (979:979:979))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (999:999:999) (979:979:979))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1309:1309:1309) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (489:489:489))
        (PORT datac (1574:1574:1574) (1530:1530:1530))
        (PORT datad (419:419:419) (437:437:437))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1915:1915:1915) (1869:1869:1869))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1239:1239:1239))
        (PORT datab (1298:1298:1298) (1215:1215:1215))
        (PORT datac (646:646:646) (618:618:618))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (231:231:231) (259:259:259))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (729:729:729))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1377:1377:1377) (1322:1322:1322))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (715:715:715) (731:731:731))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1309:1309:1309) (1248:1248:1248))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (487:487:487))
        (PORT datab (1607:1607:1607) (1560:1560:1560))
        (PORT datac (403:403:403) (426:426:426))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1915:1915:1915) (1869:1869:1869))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (231:231:231) (259:259:259))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (231:231:231) (260:260:260))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (262:262:262) (295:295:295))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (470:470:470))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1332:1332:1332) (1320:1320:1320))
        (PORT ena (1627:1627:1627) (1528:1528:1528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1332:1332:1332) (1320:1320:1320))
        (PORT ena (1553:1553:1553) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1316:1316:1316))
        (PORT datac (438:438:438) (459:459:459))
        (PORT datad (408:408:408) (432:432:432))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (770:770:770))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (747:747:747) (746:746:746))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (746:746:746) (745:745:745))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1576:1576:1576) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (949:949:949) (926:926:926))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (460:460:460))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1553:1553:1553) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (460:460:460))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1627:1627:1627) (1528:1528:1528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1318:1318:1318))
        (PORT datab (479:479:479) (490:490:490))
        (PORT datac (439:439:439) (457:457:457))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (346:346:346))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (748:748:748) (747:747:747))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (746:746:746) (745:745:745))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1576:1576:1576) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (322:322:322))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1106:1106:1106) (1113:1113:1113))
        (PORT ena (1553:1553:1553) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1108:1108:1108) (1115:1115:1115))
        (PORT ena (1627:1627:1627) (1528:1528:1528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1315:1315:1315))
        (PORT datac (405:405:405) (438:438:438))
        (PORT datad (406:406:406) (427:427:427))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (746:746:746) (745:745:745))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (PORT ena (1576:1576:1576) (1477:1477:1477))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (907:907:907) (887:887:887))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1627:1627:1627) (1528:1528:1528))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (913:913:913) (893:893:893))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1553:1553:1553) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1314:1314:1314))
        (PORT datab (708:708:708) (681:681:681))
        (PORT datac (440:440:440) (459:459:459))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1934:1934:1934) (1872:1872:1872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (747:747:747) (747:747:747))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (747:747:747) (746:746:746))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datac (748:748:748) (747:747:747))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1945:1945:1945) (1899:1899:1899))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (653:653:653))
        (PORT datab (437:437:437) (434:434:434))
        (PORT datac (1084:1084:1084) (1088:1088:1088))
        (PORT datad (281:281:281) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (859:859:859))
        (PORT datab (377:377:377) (367:367:367))
        (PORT datad (347:347:347) (332:332:332))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1944:1944:1944) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1873:1873:1873) (1815:1815:1815))
        (PORT datab (281:281:281) (357:357:357))
        (PORT datac (1000:1000:1000) (992:992:992))
        (PORT datad (678:678:678) (683:683:683))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1918:1918:1918) (1834:1834:1834))
        (PORT ena (1544:1544:1544) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1205:1205:1205) (1178:1178:1178))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (604:604:604) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (991:991:991))
        (PORT datab (1119:1119:1119) (1100:1100:1100))
        (PORT datac (1198:1198:1198) (1118:1118:1118))
        (PORT datad (1233:1233:1233) (1188:1188:1188))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1547:1547:1547))
        (PORT datab (847:847:847) (857:857:857))
        (PORT datac (981:981:981) (973:973:973))
        (PORT datad (778:778:778) (795:795:795))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1339:1339:1339) (1296:1296:1296))
        (PORT sload (854:854:854) (878:878:878))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1340:1340:1340) (1298:1298:1298))
        (PORT sload (854:854:854) (878:878:878))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1341:1341:1341) (1298:1298:1298))
        (PORT sload (854:854:854) (878:878:878))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1341:1341:1341) (1299:1299:1299))
        (PORT sload (854:854:854) (878:878:878))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (351:351:351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1342:1342:1342) (1300:1300:1300))
        (PORT sload (854:854:854) (878:878:878))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (480:480:480))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (589:589:589))
        (PORT datab (849:849:849) (859:859:859))
        (PORT datac (246:246:246) (324:324:324))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1336:1336:1336) (1284:1284:1284))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1253:1253:1253) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1336:1336:1336) (1284:1284:1284))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1253:1253:1253) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1337:1337:1337) (1285:1285:1285))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1253:1253:1253) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1337:1337:1337) (1285:1285:1285))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1253:1253:1253) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1337:1337:1337) (1285:1285:1285))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1253:1253:1253) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1337:1337:1337) (1285:1285:1285))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (1253:1253:1253) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1207:1207:1207) (1177:1177:1177))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1274:1274:1274) (1233:1233:1233))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT asdata (1657:1657:1657) (1641:1641:1641))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1688:1688:1688) (1669:1669:1669))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (604:604:604) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT asdata (764:764:764) (795:795:795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (994:994:994) (972:972:972))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1121:1121:1121) (1137:1137:1137))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1278:1278:1278) (1241:1241:1241))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (773:773:773) (801:801:801))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (1014:1014:1014) (995:995:995))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (408:408:408) (431:431:431))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1633:1633:1633) (1584:1584:1584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (931:931:931))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (707:707:707) (715:715:715))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (763:763:763) (777:777:777))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (947:947:947) (921:921:921))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (1511:1511:1511) (1462:1462:1462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (329:329:329))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1239:1239:1239) (1210:1210:1210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (714:714:714) (727:727:727))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (392:392:392) (415:415:415))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (602:602:602) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (746:746:746) (762:762:762))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (1413:1413:1413) (1405:1405:1405))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (605:605:605) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (604:604:604) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (989:989:989) (986:986:986))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (1306:1306:1306) (1287:1287:1287))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT asdata (603:603:603) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (766:766:766))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT asdata (604:604:604) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (971:971:971) (965:965:965))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT asdata (770:770:770) (791:791:791))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1029:1029:1029) (1034:1034:1034))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT asdata (1447:1447:1447) (1439:1439:1439))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT asdata (1126:1126:1126) (1142:1142:1142))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (972:972:972) (957:957:957))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (1570:1570:1570) (1572:1572:1572))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT asdata (605:605:605) (674:674:674))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (1596:1596:1596) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT asdata (643:643:643) (711:711:711))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (1302:1302:1302) (1270:1270:1270))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (603:603:603) (672:672:672))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1956:1956:1956))
        (PORT asdata (604:604:604) (673:673:673))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (976:976:976) (961:961:961))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT asdata (601:601:601) (669:669:669))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1312:1312:1312) (1275:1275:1275))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1051:1051:1051))
        (PORT d[1] (1145:1145:1145) (1136:1136:1136))
        (PORT d[2] (1103:1103:1103) (1095:1095:1095))
        (PORT d[3] (1063:1063:1063) (1055:1055:1055))
        (PORT d[4] (783:783:783) (789:789:789))
        (PORT d[5] (1078:1078:1078) (1059:1059:1059))
        (PORT d[6] (1106:1106:1106) (1092:1092:1092))
        (PORT d[7] (1112:1112:1112) (1101:1101:1101))
        (PORT d[8] (826:826:826) (837:837:837))
        (PORT d[9] (1110:1110:1110) (1102:1102:1102))
        (PORT d[10] (799:799:799) (811:811:811))
        (PORT d[11] (820:820:820) (832:832:832))
        (PORT d[12] (1420:1420:1420) (1392:1392:1392))
        (PORT d[13] (1113:1113:1113) (1097:1097:1097))
        (PORT d[14] (1081:1081:1081) (1062:1062:1062))
        (PORT d[15] (1083:1083:1083) (1065:1065:1065))
        (PORT d[16] (1008:1008:1008) (983:983:983))
        (PORT d[17] (778:778:778) (779:779:779))
        (PORT d[18] (751:751:751) (752:752:752))
        (PORT d[19] (716:716:716) (703:703:703))
        (PORT d[20] (787:787:787) (780:780:780))
        (PORT d[21] (723:723:723) (712:712:712))
        (PORT d[22] (965:965:965) (930:930:930))
        (PORT d[23] (722:722:722) (706:706:706))
        (PORT d[24] (1090:1090:1090) (1076:1076:1076))
        (PORT d[25] (1023:1023:1023) (987:987:987))
        (PORT d[26] (956:956:956) (931:931:931))
        (PORT d[27] (1076:1076:1076) (1049:1049:1049))
        (PORT d[28] (985:985:985) (947:947:947))
        (PORT d[29] (1124:1124:1124) (1114:1114:1114))
        (PORT d[30] (1122:1122:1122) (1117:1117:1117))
        (PORT d[31] (831:831:831) (843:843:843))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1163:1163:1163))
        (PORT d[1] (1082:1082:1082) (1088:1088:1088))
        (PORT d[2] (1085:1085:1085) (1088:1088:1088))
        (PORT d[3] (827:827:827) (850:850:850))
        (PORT d[4] (1362:1362:1362) (1352:1352:1352))
        (PORT d[5] (1377:1377:1377) (1364:1364:1364))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (987:987:987))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT d[0] (1580:1580:1580) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1087:1087:1087))
        (PORT d[1] (1176:1176:1176) (1167:1167:1167))
        (PORT d[2] (1106:1106:1106) (1111:1111:1111))
        (PORT d[3] (1105:1105:1105) (1098:1098:1098))
        (PORT d[4] (1084:1084:1084) (1082:1082:1082))
        (PORT d[5] (1163:1163:1163) (1163:1163:1163))
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (PORT ena (2257:2257:2257) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD ena (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2207:2207:2207))
        (PORT d[0] (2257:2257:2257) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (274:274:274))
        (PORT datab (847:847:847) (857:857:857))
        (PORT datac (245:245:245) (323:323:323))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (675:675:675))
        (PORT datac (1034:1034:1034) (1010:1010:1010))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (689:689:689) (646:646:646))
        (PORT datac (1034:1034:1034) (1010:1010:1010))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (651:651:651))
        (PORT datac (1037:1037:1037) (1013:1013:1013))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (685:685:685))
        (PORT datac (1037:1037:1037) (1013:1013:1013))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (721:721:721) (670:670:670))
        (PORT datac (1034:1034:1034) (1011:1011:1011))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (720:720:720) (674:674:674))
        (PORT datac (1035:1035:1035) (1011:1011:1011))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1055:1055:1055))
        (PORT datac (414:414:414) (388:388:388))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (456:456:456) (424:424:424))
        (PORT datac (1035:1035:1035) (1011:1011:1011))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (1036:1036:1036) (1012:1012:1012))
        (PORT datad (406:406:406) (381:381:381))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (1037:1037:1037) (1013:1013:1013))
        (PORT datad (385:385:385) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1055:1055:1055))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (406:406:406) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (381:381:381) (358:358:358))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1057:1057:1057))
        (PORT datac (382:382:382) (370:370:370))
        (PORT datad (420:420:420) (439:439:439))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (1036:1036:1036) (1012:1012:1012))
        (PORT datad (410:410:410) (386:386:386))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datac (1036:1036:1036) (1012:1012:1012))
        (PORT datad (386:386:386) (366:366:366))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datac (1036:1036:1036) (1012:1012:1012))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1952:1952:1952) (1906:1906:1906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1055:1055:1055))
        (PORT datab (708:708:708) (674:674:674))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1953:1953:1953) (1907:1907:1907))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1144:1144:1144))
        (PORT datac (695:695:695) (701:701:701))
        (PORT datad (696:696:696) (654:654:654))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1142:1142:1142))
        (PORT datac (710:710:710) (668:668:668))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1143:1143:1143))
        (PORT datac (681:681:681) (639:639:639))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (753:753:753) (703:703:703))
        (PORT datac (1107:1107:1107) (1097:1097:1097))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1141:1141:1141))
        (PORT datac (680:680:680) (642:642:642))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1144:1144:1144))
        (PORT datab (719:719:719) (689:689:689))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (656:656:656))
        (PORT datac (1109:1109:1109) (1100:1100:1100))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (690:690:690))
        (PORT datac (1109:1109:1109) (1100:1100:1100))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (1107:1107:1107) (1097:1097:1097))
        (PORT datad (377:377:377) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1145:1145:1145))
        (PORT datab (408:408:408) (393:393:393))
        (PORT datac (234:234:234) (306:306:306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1142:1142:1142))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (620:620:620) (563:563:563))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1144:1144:1144))
        (PORT datab (407:407:407) (392:392:392))
        (PORT datac (234:234:234) (306:306:306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1143:1143:1143))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (401:401:401) (376:376:376))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1142:1142:1142))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (413:413:413) (389:389:389))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1144:1144:1144))
        (PORT datac (385:385:385) (362:362:362))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (393:393:393))
        (PORT datac (1107:1107:1107) (1097:1097:1097))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1947:1947:1947) (1901:1901:1901))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1384:1384:1384))
        (PORT datac (660:660:660) (646:646:646))
        (PORT datad (976:976:976) (954:954:954))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1384:1384:1384))
        (PORT datab (997:997:997) (967:967:967))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1385:1385:1385))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (942:942:942) (921:921:921))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1897:1897:1897))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (667:667:667))
        (PORT datac (988:988:988) (963:963:963))
        (PORT datad (750:750:750) (756:756:756))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1001:1001:1001))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (439:439:439) (460:460:460))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (988:988:988) (963:963:963))
        (PORT datad (437:437:437) (457:457:457))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (936:936:936) (888:888:888))
        (PORT ena (1544:1544:1544) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (987:987:987) (962:962:962))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (600:600:600) (547:547:547))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1544:1544:1544) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1003:1003:1003))
        (PORT datac (236:236:236) (308:308:308))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (1001:1001:1001) (945:945:945))
        (PORT ena (1544:1544:1544) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1002:1002:1002))
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1001:1001:1001))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (232:232:232) (304:304:304))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT asdata (971:971:971) (917:917:917))
        (PORT ena (1544:1544:1544) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1003:1003:1003))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (385:385:385) (371:371:371))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1544:1544:1544) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datac (988:988:988) (963:963:963))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (469:469:469))
        (PORT datac (989:989:989) (964:964:964))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1943:1943:1943) (1896:1896:1896))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (768:768:768))
        (PORT datab (1215:1215:1215) (1176:1176:1176))
        (PORT datac (973:973:973) (968:968:968))
        (PORT datad (1140:1140:1140) (1082:1082:1082))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (769:769:769))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (976:976:976) (971:971:971))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1231:1231:1231))
        (PORT datab (742:742:742) (770:770:770))
        (PORT datac (756:756:756) (767:767:767))
        (PORT datad (1222:1222:1222) (1172:1172:1172))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (745:745:745) (774:774:774))
        (PORT datac (753:753:753) (764:764:764))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (781:781:781))
        (PORT datab (433:433:433) (464:464:464))
        (PORT datac (187:187:187) (215:215:215))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (908:908:908) (853:853:853))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1251:1251:1251))
        (PORT datab (666:666:666) (639:639:639))
        (PORT datac (565:565:565) (518:518:518))
        (PORT datad (1278:1278:1278) (1268:1268:1268))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (457:457:457))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (456:456:456))
        (PORT datab (311:311:311) (383:383:383))
        (PORT datac (419:419:419) (449:449:449))
        (PORT datad (304:304:304) (391:391:391))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1089:1089:1089))
        (PORT datab (397:397:397) (383:383:383))
        (PORT datac (296:296:296) (394:394:394))
        (PORT datad (974:974:974) (966:966:966))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1018:1018:1018))
        (PORT datab (1044:1044:1044) (1026:1026:1026))
        (PORT datac (989:989:989) (972:972:972))
        (PORT datad (1011:1011:1011) (1017:1017:1017))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (837:837:837) (907:907:907))
        (PORT ena (1047:1047:1047) (1005:1005:1005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (427:427:427))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (837:837:837) (907:907:907))
        (PORT ena (1047:1047:1047) (1005:1005:1005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (431:431:431))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (837:837:837) (907:907:907))
        (PORT ena (1047:1047:1047) (1005:1005:1005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (456:456:456))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (837:837:837) (907:907:907))
        (PORT ena (1047:1047:1047) (1005:1005:1005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (348:348:348))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (837:837:837) (907:907:907))
        (PORT ena (1047:1047:1047) (1005:1005:1005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1030:1030:1030))
        (PORT datab (808:808:808) (845:845:845))
        (PORT datac (479:479:479) (513:513:513))
        (PORT datad (698:698:698) (697:697:697))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1013:1013:1013))
        (PORT datab (821:821:821) (829:829:829))
        (PORT datac (1225:1225:1225) (1185:1185:1185))
        (PORT datad (666:666:666) (633:633:633))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (2954:2954:2954) (3158:3158:3158))
        (PORT ena (1625:1625:1625) (1544:1544:1544))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (609:609:609) (681:681:681))
        (PORT ena (1625:1625:1625) (1544:1544:1544))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (608:608:608) (679:679:679))
        (PORT ena (1625:1625:1625) (1544:1544:1544))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (611:611:611) (683:683:683))
        (PORT ena (1625:1625:1625) (1544:1544:1544))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1015:1015:1015))
        (PORT datad (774:774:774) (790:790:790))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1012:1012:1012))
        (PORT datab (885:885:885) (820:820:820))
        (PORT datac (1151:1151:1151) (1189:1189:1189))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (776:776:776) (795:795:795))
        (PORT ena (1548:1548:1548) (1460:1460:1460))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (457:457:457))
        (PORT datab (348:348:348) (454:454:454))
        (PORT datac (294:294:294) (392:392:392))
        (PORT datad (302:302:302) (389:389:389))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (544:544:544))
        (PORT datad (381:381:381) (358:358:358))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (457:457:457))
        (PORT datab (352:352:352) (458:458:458))
        (PORT datac (293:293:293) (391:391:391))
        (PORT datad (304:304:304) (392:392:392))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (515:515:515))
        (PORT datac (344:344:344) (335:335:335))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (457:457:457))
        (PORT datab (353:353:353) (459:459:459))
        (PORT datac (294:294:294) (392:392:392))
        (PORT datad (305:305:305) (393:393:393))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (579:579:579))
        (PORT datab (240:240:240) (273:273:273))
        (PORT datad (371:371:371) (349:349:349))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (458:458:458))
        (PORT datab (352:352:352) (458:458:458))
        (PORT datac (294:294:294) (392:392:392))
        (PORT datad (304:304:304) (392:392:392))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (457:457:457))
        (PORT datab (348:348:348) (453:453:453))
        (PORT datac (294:294:294) (392:392:392))
        (PORT datad (301:301:301) (388:388:388))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (611:611:611) (682:682:682))
        (PORT ena (1548:1548:1548) (1460:1460:1460))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (546:546:546))
        (PORT datab (388:388:388) (377:377:377))
        (PORT datad (372:372:372) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (372:372:372))
        (PORT datab (647:647:647) (595:595:595))
        (PORT datad (210:210:210) (238:238:238))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (453:453:453))
        (PORT datad (302:302:302) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (456:456:456))
        (PORT datab (351:351:351) (456:456:456))
        (PORT datac (293:293:293) (391:391:391))
        (PORT datad (303:303:303) (391:391:391))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (612:612:612) (684:684:684))
        (PORT ena (1548:1548:1548) (1460:1460:1460))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (548:548:548))
        (PORT datab (388:388:388) (379:379:379))
        (PORT datad (371:371:371) (358:358:358))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (625:625:625))
        (PORT datab (637:637:637) (582:582:582))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (457:457:457))
        (PORT datab (353:353:353) (459:459:459))
        (PORT datac (294:294:294) (392:392:392))
        (PORT datad (305:305:305) (393:393:393))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (610:610:610) (681:681:681))
        (PORT ena (1548:1548:1548) (1460:1460:1460))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (457:457:457))
        (PORT datab (349:349:349) (454:454:454))
        (PORT datac (294:294:294) (392:392:392))
        (PORT datad (302:302:302) (389:389:389))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (545:545:545))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (400:400:400))
        (PORT datab (644:644:644) (604:604:604))
        (PORT datad (208:208:208) (237:237:237))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1043:1043:1043) (1025:1025:1025))
        (PORT datad (1012:1012:1012) (1019:1019:1019))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1066:1066:1066))
        (PORT datab (1043:1043:1043) (1024:1024:1024))
        (PORT datad (999:999:999) (992:992:992))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2970:2970:2970) (3169:3169:3169))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (803:803:803) (847:847:847))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (805:805:805) (846:846:846))
        (PORT sload (833:833:833) (899:899:899))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1069:1069:1069))
        (PORT datac (741:741:741) (745:745:745))
        (PORT datad (427:427:427) (462:462:462))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (1000:1000:1000) (995:995:995))
        (PORT datad (926:926:926) (973:973:973))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1494:1494:1494))
        (PORT datab (264:264:264) (310:310:310))
        (PORT datac (1043:1043:1043) (1056:1056:1056))
        (PORT datad (955:955:955) (950:950:950))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (926:926:926) (964:964:964))
        (PORT ena (1277:1277:1277) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (926:926:926) (964:964:964))
        (PORT ena (1277:1277:1277) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (576:576:576))
        (PORT datab (511:511:511) (562:562:562))
        (PORT datac (518:518:518) (572:572:572))
        (PORT datad (1040:1040:1040) (1019:1019:1019))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1017:1017:1017))
        (PORT datab (1032:1032:1032) (1024:1024:1024))
        (PORT datac (513:513:513) (557:557:557))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (926:926:926) (964:964:964))
        (PORT ena (1277:1277:1277) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (926:926:926) (964:964:964))
        (PORT ena (1277:1277:1277) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (926:926:926) (964:964:964))
        (PORT ena (1277:1277:1277) (1202:1202:1202))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (583:583:583))
        (PORT datab (551:551:551) (589:589:589))
        (PORT datac (480:480:480) (534:534:534))
        (PORT datad (1038:1038:1038) (1017:1017:1017))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1085:1085:1085))
        (PORT datab (260:260:260) (306:306:306))
        (PORT datac (524:524:524) (580:580:580))
        (PORT datad (388:388:388) (384:384:384))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (781:781:781))
        (PORT datab (550:550:550) (588:588:588))
        (PORT datac (520:520:520) (575:575:575))
        (PORT datad (493:493:493) (540:540:540))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1087:1087:1087))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (713:713:713) (724:724:724))
        (PORT datad (230:230:230) (270:270:270))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1090:1090:1090))
        (PORT datab (262:262:262) (308:308:308))
        (PORT datac (2639:2639:2639) (2821:2821:2821))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1494:1494:1494))
        (PORT datab (263:263:263) (310:310:310))
        (PORT datac (1042:1042:1042) (1055:1055:1055))
        (PORT datad (956:956:956) (951:951:951))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1085:1085:1085))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (524:524:524) (579:579:579))
        (PORT datad (497:497:497) (544:544:544))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1020:1020:1020))
        (PORT datac (1000:1000:1000) (995:995:995))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (564:564:564))
        (PORT datac (522:522:522) (577:577:577))
        (PORT datad (1039:1039:1039) (1017:1017:1017))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (551:551:551) (588:588:588))
        (PORT datac (521:521:521) (576:576:576))
        (PORT datad (494:494:494) (541:541:541))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1043:1043:1043) (1056:1056:1056))
        (PORT datad (233:233:233) (274:274:274))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (256:256:256))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (1046:1046:1046) (1059:1059:1059))
        (PORT datad (234:234:234) (275:275:275))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (2598:2598:2598) (2800:2800:2800))
        (PORT datad (1015:1015:1015) (1022:1022:1022))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1069:1069:1069))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1068:1068:1068))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1065:1065:1065))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1064:1064:1064))
        (PORT datab (671:671:671) (683:683:683))
        (PORT datac (422:422:422) (467:467:467))
        (PORT datad (795:795:795) (829:829:829))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1067:1067:1067))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (231:231:231) (258:258:258))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (899:899:899))
        (PORT datab (517:517:517) (545:545:545))
        (PORT datac (872:872:872) (820:820:820))
        (PORT datad (1118:1118:1118) (1127:1127:1127))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1311:1311:1311))
        (PORT datab (665:665:665) (638:638:638))
        (PORT datac (552:552:552) (513:513:513))
        (PORT datad (344:344:344) (326:326:326))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2721:2721:2721) (2922:2922:2922))
        (PORT datad (748:748:748) (772:772:772))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (394:394:394))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1327:1327:1327) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (630:630:630) (703:703:703))
        (PORT clrn (1604:1604:1604) (1545:1545:1545))
        (PORT sload (1032:1032:1032) (1070:1070:1070))
        (PORT ena (1035:1035:1035) (983:983:983))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1665w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1248:1248:1248))
        (PORT datab (1206:1206:1206) (1234:1234:1234))
        (PORT datac (1132:1132:1132) (1160:1160:1160))
        (PORT datad (1012:1012:1012) (987:987:987))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (860:860:860))
        (PORT datab (1181:1181:1181) (1106:1106:1106))
        (PORT datac (1653:1653:1653) (1646:1646:1646))
        (PORT datad (1066:1066:1066) (1087:1087:1087))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1765:1765:1765))
        (PORT datab (1528:1528:1528) (1420:1420:1420))
        (PORT datac (1654:1654:1654) (1648:1648:1648))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1156:1156:1156))
        (PORT datab (1704:1704:1704) (1621:1621:1621))
        (PORT datac (956:956:956) (888:888:888))
        (PORT datad (1505:1505:1505) (1453:1453:1453))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1156:1156:1156))
        (PORT datab (1244:1244:1244) (1172:1172:1172))
        (PORT datac (1144:1144:1144) (1047:1047:1047))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (684:684:684))
        (PORT datab (825:825:825) (862:862:862))
        (PORT datac (775:775:775) (789:789:789))
        (PORT datad (994:994:994) (941:941:941))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (481:481:481))
        (PORT datac (5313:5313:5313) (5565:5565:5565))
        (PORT datad (415:415:415) (435:435:435))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|initialPosition\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT asdata (1750:1750:1750) (1702:1702:1702))
        (PORT ena (1262:1262:1262) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|addr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1085:1085:1085))
        (PORT datab (691:691:691) (637:637:637))
        (PORT datac (559:559:559) (511:511:511))
        (PORT datad (397:397:397) (380:380:380))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1318:1318:1318) (1253:1253:1253))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|finalPosition\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (858:858:858))
        (PORT datab (5564:5564:5564) (5790:5790:5790))
        (PORT datac (1946:1946:1946) (1898:1898:1898))
        (PORT datad (454:454:454) (477:477:477))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1040:1040:1040))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (1178:1178:1178) (1196:1196:1196))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT asdata (588:588:588) (617:617:617))
        (PORT ena (924:924:924) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT asdata (586:586:586) (614:614:614))
        (PORT ena (924:924:924) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (979:979:979))
        (PORT datab (1337:1337:1337) (1299:1299:1299))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (1000:1000:1000) (988:988:988))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (1184:1184:1184) (1201:1201:1201))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT asdata (788:788:788) (783:783:783))
        (PORT ena (924:924:924) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|finalPosition\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (400:400:400) (398:398:398))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (924:924:924) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1010:1010:1010))
        (PORT datab (758:758:758) (782:782:782))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (442:442:442))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (419:419:419) (415:415:415))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|finalPosition\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1476:1476:1476) (1385:1385:1385))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1549:1549:1549))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (380:380:380))
        (PORT datab (1509:1509:1509) (1496:1496:1496))
        (PORT datac (258:258:258) (332:332:332))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (924:924:924) (924:924:924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (PORT datab (303:303:303) (373:373:373))
        (PORT datac (856:856:856) (888:888:888))
        (PORT datad (1865:1865:1865) (1835:1835:1835))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT asdata (580:580:580) (605:605:605))
        (PORT ena (1629:1629:1629) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|finalPosition\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1629:1629:1629) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1002:1002:1002))
        (PORT datab (821:821:821) (832:832:832))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1960:1960:1960))
        (PORT asdata (1294:1294:1294) (1251:1251:1251))
        (PORT ena (1575:1575:1575) (1483:1483:1483))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|finalPosition\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1960:1960:1960))
        (PORT asdata (1512:1512:1512) (1437:1437:1437))
        (PORT ena (1575:1575:1575) (1483:1483:1483))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (456:456:456))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datac (427:427:427) (446:446:446))
        (PORT datad (264:264:264) (330:330:330))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (897:897:897) (839:839:839))
        (PORT datad (610:610:610) (560:560:560))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (406:406:406))
        (PORT datab (458:458:458) (491:491:491))
        (PORT datac (1073:1073:1073) (1048:1048:1048))
        (PORT datad (732:732:732) (766:766:766))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (5576:5576:5576) (5808:5808:5808))
        (PORT datac (794:794:794) (843:843:843))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.END)
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1961:1961:1961))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (473:473:473))
        (PORT datad (686:686:686) (692:692:692))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.WAIT_MUSIC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5861:5861:5861) (6152:6152:6152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (731:731:731))
        (PORT datab (4417:4417:4417) (4658:4658:4658))
        (PORT datac (2620:2620:2620) (2474:2474:2474))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (814:814:814) (823:823:823))
        (PORT datac (2062:2062:2062) (1919:1919:1919))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5430:5430:5430) (5757:5757:5757))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|state\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (2690:2690:2690) (2537:2537:2537))
        (PORT datac (5319:5319:5319) (5571:5571:5571))
        (PORT datad (4369:4369:4369) (4618:4618:4618))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|state\.GET_INDEX)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|controllerReset)
    (DELAY
      (ABSOLUTE
        (PORT datab (5577:5577:5577) (5809:5809:5809))
        (PORT datac (796:796:796) (846:846:846))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (862:862:862) (855:855:855))
        (PORT datad (670:670:670) (637:637:637))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|lrck_last\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4856:4856:4856) (5090:5090:5090))
        (PORT datac (428:428:428) (471:471:471))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|lrck_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (1515:1515:1515) (1500:1500:1500))
        (PORT datac (1110:1110:1110) (1133:1133:1133))
        (PORT datad (827:827:827) (869:869:869))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1118:1118:1118))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (936:936:936) (979:979:979))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.WAIT_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (PORT datab (1513:1513:1513) (1498:1498:1498))
        (PORT datac (1113:1113:1113) (1137:1137:1137))
        (PORT datad (818:818:818) (858:858:858))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|state\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (900:900:900))
        (PORT datab (5355:5355:5355) (5605:5605:5605))
        (PORT datac (704:704:704) (704:704:704))
        (PORT datad (335:335:335) (436:436:436))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|state\.GET_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|fetchReset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (803:803:803))
        (PORT datab (258:258:258) (294:294:294))
        (PORT datac (409:409:409) (434:434:434))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|state\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1959:1959:1959))
        (PORT asdata (1293:1293:1293) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|addrOut\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1020:1020:1020) (1018:1018:1018))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (975:975:975))
        (PORT datab (1389:1389:1389) (1395:1395:1395))
        (PORT datac (1575:1575:1575) (1537:1537:1537))
        (PORT datad (1009:1009:1009) (947:947:947))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1310:1310:1310))
        (PORT datab (1018:1018:1018) (955:955:955))
        (PORT datac (1579:1579:1579) (1542:1542:1542))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1581:1581:1581))
        (PORT datab (1397:1397:1397) (1405:1405:1405))
        (PORT datac (1661:1661:1661) (1531:1531:1531))
        (PORT datad (1545:1545:1545) (1461:1461:1461))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|rom\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (1916:1916:1916))
        (PORT datab (1394:1394:1394) (1402:1402:1402))
        (PORT datac (1660:1660:1660) (1518:1518:1518))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1387:1387:1387))
        (PORT datab (1211:1211:1211) (1132:1132:1132))
        (PORT datac (771:771:771) (785:785:785))
        (PORT datad (791:791:791) (820:820:820))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|ftMem\|dataOut\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (664:664:664) (662:662:662))
        (PORT datac (779:779:779) (819:819:819))
        (PORT datad (5531:5531:5531) (5752:5752:5752))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|memoInt\|dataOut\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (684:684:684))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|memoInt\|dataOut\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1411:1411:1411) (1355:1355:1355))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|lrck_posedge)
    (DELAY
      (ABSOLUTE
        (PORT datac (426:426:426) (469:469:469))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (492:492:492))
        (PORT datab (277:277:277) (352:352:352))
        (PORT datac (199:199:199) (233:233:233))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4856:4856:4856) (5089:5089:5089))
        (PORT datab (772:772:772) (802:802:802))
        (PORT datac (201:201:201) (235:235:235))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (926:926:926))
        (PORT datab (805:805:805) (818:818:818))
        (PORT datac (524:524:524) (578:578:578))
        (PORT datad (450:450:450) (470:470:470))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\[20\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4852:4852:4852) (5084:5084:5084))
        (PORT datab (307:307:307) (386:386:386))
        (PORT datac (203:203:203) (237:237:237))
        (PORT datad (251:251:251) (319:319:319))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (922:922:922))
        (PORT datab (313:313:313) (388:388:388))
        (PORT datac (528:528:528) (583:583:583))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (925:925:925))
        (PORT datab (1434:1434:1434) (1414:1414:1414))
        (PORT datac (525:525:525) (579:579:579))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (922:922:922))
        (PORT datab (786:786:786) (812:812:812))
        (PORT datac (528:528:528) (582:582:582))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (924:924:924))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (526:526:526) (580:580:580))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (927:927:927))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (523:523:523) (577:577:577))
        (PORT datad (743:743:743) (760:760:760))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (921:921:921))
        (PORT datab (293:293:293) (367:367:367))
        (PORT datac (529:529:529) (583:583:583))
        (PORT datad (436:436:436) (474:474:474))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (955:955:955))
        (PORT datab (797:797:797) (811:811:811))
        (PORT datac (1108:1108:1108) (1132:1132:1132))
        (PORT datad (831:831:831) (874:874:874))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (790:790:790))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (1109:1109:1109) (1132:1132:1132))
        (PORT datad (831:831:831) (873:873:873))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (798:798:798) (805:805:805))
        (PORT datac (1109:1109:1109) (1132:1132:1132))
        (PORT datad (830:830:830) (872:872:872))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (731:731:731))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (1109:1109:1109) (1133:1133:1133))
        (PORT datad (829:829:829) (871:871:871))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1113:1113:1113))
        (PORT datab (426:426:426) (455:455:455))
        (PORT datac (759:759:759) (785:785:785))
        (PORT datad (415:415:415) (444:444:444))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (6016:6016:6016) (6259:6259:6259))
        (PORT ena (1341:1341:1341) (1288:1288:1288))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1114:1114:1114))
        (PORT datab (293:293:293) (367:367:367))
        (PORT datac (759:759:759) (784:784:784))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (6016:6016:6016) (6259:6259:6259))
        (PORT ena (1341:1341:1341) (1288:1288:1288))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1178:1178:1178))
        (PORT datab (1102:1102:1102) (1100:1100:1100))
        (PORT datac (404:404:404) (434:434:434))
        (PORT datad (824:824:824) (865:865:865))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1110:1110:1110))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (762:762:762) (788:788:788))
        (PORT datad (418:418:418) (439:439:439))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (6016:6016:6016) (6259:6259:6259))
        (PORT ena (1341:1341:1341) (1288:1288:1288))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1115:1115:1115))
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (758:758:758) (783:783:783))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (6016:6016:6016) (6259:6259:6259))
        (PORT ena (1341:1341:1341) (1288:1288:1288))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (PORT datab (799:799:799) (821:821:821))
        (PORT datac (1059:1059:1059) (1071:1071:1071))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (6016:6016:6016) (6259:6259:6259))
        (PORT ena (1341:1341:1341) (1288:1288:1288))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (925:925:925))
        (PORT datab (314:314:314) (388:388:388))
        (PORT datac (525:525:525) (580:580:580))
        (PORT datad (942:942:942) (931:931:931))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (922:922:922))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (528:528:528) (583:583:583))
        (PORT datad (1455:1455:1455) (1430:1430:1430))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (925:925:925))
        (PORT datab (784:784:784) (810:810:810))
        (PORT datac (525:525:525) (579:579:579))
        (PORT datad (402:402:402) (424:424:424))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (923:923:923))
        (PORT datab (295:295:295) (369:369:369))
        (PORT datac (527:527:527) (582:582:582))
        (PORT datad (433:433:433) (469:469:469))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (926:926:926))
        (PORT datab (774:774:774) (796:796:796))
        (PORT datac (524:524:524) (578:578:578))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (920:920:920))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datac (530:530:530) (584:584:584))
        (PORT datad (697:697:697) (711:711:711))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5304:5304:5304) (5569:5569:5569))
        (PORT ena (1051:1051:1051) (1012:1012:1012))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1002:1002:1002))
        (PORT datab (795:795:795) (808:808:808))
        (PORT datac (1113:1113:1113) (1137:1137:1137))
        (PORT datad (823:823:823) (864:864:864))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (1200:1200:1200) (1163:1163:1163))
        (PORT datac (1111:1111:1111) (1134:1134:1134))
        (PORT datad (827:827:827) (869:869:869))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (924:924:924))
        (PORT datab (797:797:797) (805:805:805))
        (PORT datac (1108:1108:1108) (1131:1131:1131))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1180:1180:1180))
        (PORT datab (1263:1263:1263) (1188:1188:1188))
        (PORT datac (235:235:235) (307:307:307))
        (PORT datad (821:821:821) (862:862:862))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1181:1181:1181))
        (PORT datab (725:725:725) (721:721:721))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (820:820:820) (861:861:861))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1111:1111:1111))
        (PORT datab (294:294:294) (369:369:369))
        (PORT datac (761:761:761) (787:787:787))
        (PORT datad (417:417:417) (437:437:437))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (6016:6016:6016) (6259:6259:6259))
        (PORT ena (1341:1341:1341) (1288:1288:1288))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (912:912:912))
        (PORT datab (1101:1101:1101) (1099:1099:1099))
        (PORT datac (1113:1113:1113) (1137:1137:1137))
        (PORT datad (659:659:659) (648:648:648))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5743:5743:5743) (5999:5999:5999))
        (PORT ena (1323:1323:1323) (1264:1264:1264))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|codecInt\|dataBuffer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1116:1116:1116))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (757:757:757) (782:782:782))
        (PORT datad (395:395:395) (419:419:419))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst2\|codecInt\|dataBuffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (6016:6016:6016) (6259:6259:6259))
        (PORT ena (1341:1341:1341) (1288:1288:1288))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|sclk\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1746:1746:1746))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (421:421:421))
        (PORT datab (700:700:700) (694:694:694))
        (PORT datac (450:450:450) (492:492:492))
        (PORT datad (670:670:670) (660:660:660))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (428:428:428))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (685:685:685) (685:685:685))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (427:427:427))
        (PORT datab (695:695:695) (689:689:689))
        (PORT datac (452:452:452) (494:494:494))
        (PORT datad (669:669:669) (659:659:659))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (427:427:427))
        (PORT datab (705:705:705) (700:700:700))
        (PORT datac (685:685:685) (684:684:684))
        (PORT datad (666:666:666) (656:656:656))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (696:696:696))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (450:450:450) (492:492:492))
        (PORT datad (645:645:645) (640:640:640))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (429:429:429))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (673:673:673) (671:671:671))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (423:423:423))
        (PORT datab (721:721:721) (713:713:713))
        (PORT datac (451:451:451) (492:492:492))
        (PORT datad (646:646:646) (641:641:641))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datac (668:668:668) (666:666:666))
        (PORT datad (669:669:669) (658:658:658))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (479:479:479))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (261:261:261) (325:325:325))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Mux0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (547:547:547))
        (PORT datab (426:426:426) (397:397:397))
        (PORT datac (445:445:445) (472:472:472))
        (PORT datad (383:383:383) (364:364:364))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst2\|contr\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (PORT datab (289:289:289) (361:361:361))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (453:453:453) (485:485:485))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (1001:1001:1001) (993:993:993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (485:485:485))
      )
    )
  )
)
