# Copyright (c) 2011-2023 Columbia University, System Level Design Group
# SPDX-License-Identifier: Apache-2.0
#-----------------------------------------------------------
#              MIG-TA1                                     -
#-----------------------------------------------------------

# {ta1_eb1_CLK_IN_P}
set_property PACKAGE_PIN P38 [get_ports {c0_sys_clk_p}]
# {ta1_eb1_CLK_IN_N}
set_property PACKAGE_PIN N38 [get_ports {c0_sys_clk_n}]
# {ta1_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN W37 [get_ports {c0_ddr4_act_n}]
# {ta1_eb1_DDR4_A0}
set_property PACKAGE_PIN R39 [get_ports {c0_ddr4_adr[0]}]
# {ta1_eb1_DDR4_A1}
set_property PACKAGE_PIN R40 [get_ports {c0_ddr4_adr[1]}]
# {ta1_eb1_DDR4_A2}
set_property PACKAGE_PIN W40 [get_ports {c0_ddr4_adr[2]}]
# {ta1_eb1_DDR4_A3}
set_property PACKAGE_PIN V40 [get_ports {c0_ddr4_adr[3]}]
# {ta1_eb1_DDR4_A4}
set_property PACKAGE_PIN U37 [get_ports {c0_ddr4_adr[4]}]
# {ta1_eb1_DDR4_A5}
set_property PACKAGE_PIN U38 [get_ports {c0_ddr4_adr[5]}]
# {ta1_eb1_DDR4_A6}
set_property PACKAGE_PIN W38 [get_ports {c0_ddr4_adr[6]}]
# {ta1_eb1_DDR4_A7}
set_property PACKAGE_PIN V38 [get_ports {c0_ddr4_adr[7]}]
# {ta1_eb1_DDR4_A8}
set_property PACKAGE_PIN T39 [get_ports {c0_ddr4_adr[8]}]
# {ta1_eb1_DDR4_A9}
set_property PACKAGE_PIN T40 [get_ports {c0_ddr4_adr[9]}]
# {ta1_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN L39 [get_ports {c0_ddr4_adr[10]}]
# {ta1_eb1_DDR4_A11}
set_property PACKAGE_PIN L40 [get_ports {c0_ddr4_adr[11]}]
# {ta1_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN P40 [get_ports {c0_ddr4_adr[12]}]
# {ta1_eb1_DDR4_A13}
set_property PACKAGE_PIN N40 [get_ports {c0_ddr4_adr[13]}]
# {ta1_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN M37 [get_ports {c0_ddr4_adr[14]}]
# {ta1_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN L37 [get_ports {c0_ddr4_adr[15]}]
# {ta1_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN N39 [get_ports {c0_ddr4_adr[16]}]
# {ta1_eb1_DDR4_BA0}
set_property PACKAGE_PIN M39 [get_ports {c0_ddr4_ba[0]}]
# {ta1_eb1_DDR4_BA1}
set_property PACKAGE_PIN R37 [get_ports {c0_ddr4_ba[1]}]
# {ta1_eb1_DDR4_BG0}
set_property PACKAGE_PIN P37 [get_ports {c0_ddr4_bg[0]}]
# {ta1_eb1_DDR4_BG1}
set_property PACKAGE_PIN R35 [get_ports {c0_ddr4_bg[1]}]
# {ta1_eb1_DDR4_CK_C}
set_property PACKAGE_PIN U39 [get_ports {c0_ddr4_ck_c[0]}]
# {ta1_eb1_DDR4_CK_T}
set_property PACKAGE_PIN V39 [get_ports {c0_ddr4_ck_t[0]}]
# {ta1_eb1_DDR4_CKE}
set_property PACKAGE_PIN M38 [get_ports {c0_ddr4_cke[0]}]
# {ta1_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN U36 [get_ports {c0_ddr4_cke[1]}]
# {ta1_eb1_DDR4_CS_N}
set_property PACKAGE_PIN K37 [get_ports {c0_ddr4_cs_n[0]}]
# {ta1_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN V35 [get_ports {c0_ddr4_cs_n[1]}]
# {ta1_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN D40 [get_ports {c0_ddr4_dm_dbi_n[0]}]
# {ta1_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN A34 [get_ports {c0_ddr4_dm_dbi_n[1]}]
# {ta1_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN A32 [get_ports {c0_ddr4_dm_dbi_n[2]}]
# {ta1_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN G29 [get_ports {c0_ddr4_dm_dbi_n[3]}]
# {ta1_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN H39 [get_ports {c0_ddr4_dm_dbi_n[4]}]
# {ta1_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN P35 [get_ports {c0_ddr4_dm_dbi_n[5]}]
# {ta1_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN G36 [get_ports {c0_ddr4_dm_dbi_n[6]}]
# {ta1_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN G32 [get_ports {c0_ddr4_dm_dbi_n[7]}]
# {ta1_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN D28 [get_ports {c0_ddr4_dm_dbi_n[8]}]
# {ta1_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN E38 [get_ports {c0_ddr4_dq[0]}]
# {ta1_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN D38 [get_ports {c0_ddr4_dq[1]}]
# {ta1_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN A39 [get_ports {c0_ddr4_dq[2]}]
# {ta1_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN A40 [get_ports {c0_ddr4_dq[3]}]
# {ta1_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN C38 [get_ports {c0_ddr4_dq[4]}]
# {ta1_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN C39 [get_ports {c0_ddr4_dq[5]}]
# {ta1_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN E39 [get_ports {c0_ddr4_dq[6]}]
# {ta1_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN E40 [get_ports {c0_ddr4_dq[7]}]
# {ta1_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN C34 [get_ports {c0_ddr4_dq[8]}]
# {ta1_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN B34 [get_ports {c0_ddr4_dq[9]}]
# {ta1_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN B37 [get_ports {c0_ddr4_dq[10]}]
# {ta1_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN A37 [get_ports {c0_ddr4_dq[11]}]
# {ta1_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN D35 [get_ports {c0_ddr4_dq[12]}]
# {ta1_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN D36 [get_ports {c0_ddr4_dq[13]}]
# {ta1_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN C35 [get_ports {c0_ddr4_dq[14]}]
# {ta1_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN C36 [get_ports {c0_ddr4_dq[15]}]
# {ta1_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN F32 [get_ports {c0_ddr4_dq[16]}]
# {ta1_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN E32 [get_ports {c0_ddr4_dq[17]}]
# {ta1_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN D32 [get_ports {c0_ddr4_dq[18]}]
# {ta1_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN D31 [get_ports {c0_ddr4_dq[19]}]
# {ta1_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN C31 [get_ports {c0_ddr4_dq[20]}]
# {ta1_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN B31 [get_ports {c0_ddr4_dq[21]}]
# {ta1_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN D33 [get_ports {c0_ddr4_dq[22]}]
# {ta1_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN C33 [get_ports {c0_ddr4_dq[23]}]
# {ta1_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN H29 [get_ports {c0_ddr4_dq[24]}]
# {ta1_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN H28 [get_ports {c0_ddr4_dq[25]}]
# {ta1_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN E28 [get_ports {c0_ddr4_dq[26]}]
# {ta1_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN E27 [get_ports {c0_ddr4_dq[27]}]
# {ta1_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN J28 [get_ports {c0_ddr4_dq[28]}]
# {ta1_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN J27 [get_ports {c0_ddr4_dq[29]}]
# {ta1_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN G27 [get_ports {c0_ddr4_dq[30]}]
# {ta1_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN F27 [get_ports {c0_ddr4_dq[31]}]
# {ta1_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN J37 [get_ports {c0_ddr4_dq[32]}]
# {ta1_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN J38 [get_ports {c0_ddr4_dq[33]}]
# {ta1_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN K39 [get_ports {c0_ddr4_dq[34]}]
# {ta1_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN K40 [get_ports {c0_ddr4_dq[35]}]
# {ta1_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN H38 [get_ports {c0_ddr4_dq[36]}]
# {ta1_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN G38 [get_ports {c0_ddr4_dq[37]}]
# {ta1_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN G37 [get_ports {c0_ddr4_dq[38]}]
# {ta1_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN F37 [get_ports {c0_ddr4_dq[39]}]
# {ta1_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN N35 [get_ports {c0_ddr4_dq[40]}]
# {ta1_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN N36 [get_ports {c0_ddr4_dq[41]}]
# {ta1_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN M36 [get_ports {c0_ddr4_dq[42]}]
# {ta1_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN L36 [get_ports {c0_ddr4_dq[43]}]
# {ta1_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN N34 [get_ports {c0_ddr4_dq[44]}]
# {ta1_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN M34 [get_ports {c0_ddr4_dq[45]}]
# {ta1_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN L34 [get_ports {c0_ddr4_dq[46]}]
# {ta1_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN L35 [get_ports {c0_ddr4_dq[47]}]
# {ta1_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN H34 [get_ports {c0_ddr4_dq[48]}]
# {ta1_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN G34 [get_ports {c0_ddr4_dq[49]}]
# {ta1_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN J35 [get_ports {c0_ddr4_dq[50]}]
# {ta1_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN J36 [get_ports {c0_ddr4_dq[51]}]
# {ta1_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN F35 [get_ports {c0_ddr4_dq[52]}]
# {ta1_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN E35 [get_ports {c0_ddr4_dq[53]}]
# {ta1_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN H35 [get_ports {c0_ddr4_dq[54]}]
# {ta1_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN H36 [get_ports {c0_ddr4_dq[55]}]
# {ta1_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN F31 [get_ports {c0_ddr4_dq[56]}]
# {ta1_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN F30 [get_ports {c0_ddr4_dq[57]}]
# {ta1_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN J31 [get_ports {c0_ddr4_dq[58]}]
# {ta1_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN H31 [get_ports {c0_ddr4_dq[59]}]
# {ta1_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN J33 [get_ports {c0_ddr4_dq[60]}]
# {ta1_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN J32 [get_ports {c0_ddr4_dq[61]}]
# {ta1_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN H33 [get_ports {c0_ddr4_dq[62]}]
# {ta1_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN G33 [get_ports {c0_ddr4_dq[63]}]
# {ta1_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN C30 [get_ports {c0_ddr4_dq[64]}]
# {ta1_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN C29 [get_ports {c0_ddr4_dq[65]}]
# {ta1_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN E30 [get_ports {c0_ddr4_dq[66]}]
# {ta1_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN D30 [get_ports {c0_ddr4_dq[67]}]
# {ta1_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN B29 [get_ports {c0_ddr4_dq[68]}]
# {ta1_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN B28 [get_ports {c0_ddr4_dq[69]}]
# {ta1_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN B27 [get_ports {c0_ddr4_dq[70]}]
# {ta1_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN A27 [get_ports {c0_ddr4_dq[71]}]
# {ta1_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN B39 [get_ports {c0_ddr4_dqs_c[0]}]
# {ta1_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN A36 [get_ports {c0_ddr4_dqs_c[1]}]
# {ta1_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN B32 [get_ports {c0_ddr4_dqs_c[2]}]
# {ta1_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN E29 [get_ports {c0_ddr4_dqs_c[3]}]
# {ta1_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN H40 [get_ports {c0_ddr4_dqs_c[4]}]
# {ta1_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN K35 [get_ports {c0_ddr4_dqs_c[5]}]
# {ta1_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN E34 [get_ports {c0_ddr4_dqs_c[6]}]
# {ta1_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN H30 [get_ports {c0_ddr4_dqs_c[7]}]
# {ta1_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN A29 [get_ports {c0_ddr4_dqs_c[8]}]
# {ta1_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN B38 [get_ports {c0_ddr4_dqs_t[0]}]
# {ta1_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN B36 [get_ports {c0_ddr4_dqs_t[1]}]
# {ta1_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN B33 [get_ports {c0_ddr4_dqs_t[2]}]
# {ta1_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN F29 [get_ports {c0_ddr4_dqs_t[3]}]
# {ta1_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN J40 [get_ports {c0_ddr4_dqs_t[4]}]
# {ta1_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN K34 [get_ports {c0_ddr4_dqs_t[5]}]
# {ta1_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN F34 [get_ports {c0_ddr4_dqs_t[6]}]
# {ta1_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN J30 [get_ports {c0_ddr4_dqs_t[7]}]
# {ta1_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN A30 [get_ports {c0_ddr4_dqs_t[8]}]
# {ta1_eb1_DDR4_ODT}
set_property PACKAGE_PIN T37 [get_ports {c0_ddr4_odt[0]}]
# {ta1_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN V36 [get_ports {c0_ddr4_odt[1]}]
# {ta1_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN R34 [get_ports {c0_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TA2                                     -
#-----------------------------------------------------------

# {ta2_eb1_CLK_IN_P}
set_property PACKAGE_PIN F56 [get_ports {c1_sys_clk_p}]
# {ta2_eb1_CLK_IN_N}
set_property PACKAGE_PIN F57 [get_ports {c1_sys_clk_n}]
# {ta2_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN C54 [get_ports {c1_ddr4_act_n}]
# {ta2_eb1_DDR4_A0}
set_property PACKAGE_PIN C58 [get_ports {c1_ddr4_adr[0]}]
# {ta2_eb1_DDR4_A1}
set_property PACKAGE_PIN C59 [get_ports {c1_ddr4_adr[1]}]
# {ta2_eb1_DDR4_A2}
set_property PACKAGE_PIN D57 [get_ports {c1_ddr4_adr[2]}]
# {ta2_eb1_DDR4_A3}
set_property PACKAGE_PIN D58 [get_ports {c1_ddr4_adr[3]}]
# {ta2_eb1_DDR4_A4}
set_property PACKAGE_PIN B59 [get_ports {c1_ddr4_adr[4]}]
# {ta2_eb1_DDR4_A5}
set_property PACKAGE_PIN A59 [get_ports {c1_ddr4_adr[5]}]
# {ta2_eb1_DDR4_A6}
set_property PACKAGE_PIN B57 [get_ports {c1_ddr4_adr[6]}]
# {ta2_eb1_DDR4_A7}
set_property PACKAGE_PIN B58 [get_ports {c1_ddr4_adr[7]}]
# {ta2_eb1_DDR4_A8}
set_property PACKAGE_PIN D56 [get_ports {c1_ddr4_adr[8]}]
# {ta2_eb1_DDR4_A9}
set_property PACKAGE_PIN C56 [get_ports {c1_ddr4_adr[9]}]
# {ta2_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN G57 [get_ports {c1_ddr4_adr[10]}]
# {ta2_eb1_DDR4_A11}
set_property PACKAGE_PIN G58 [get_ports {c1_ddr4_adr[11]}]
# {ta2_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN J58 [get_ports {c1_ddr4_adr[12]}]
# {ta2_eb1_DDR4_A13}
set_property PACKAGE_PIN H58 [get_ports {c1_ddr4_adr[13]}]
# {ta2_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN H56 [get_ports {c1_ddr4_adr[14]}]
# {ta2_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN G56 [get_ports {c1_ddr4_adr[15]}]
# {ta2_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN J56 [get_ports {c1_ddr4_adr[16]}]
# {ta2_eb1_DDR4_BA0}
set_property PACKAGE_PIN J57 [get_ports {c1_ddr4_ba[0]}]
# {ta2_eb1_DDR4_BA1}
set_property PACKAGE_PIN E57 [get_ports {c1_ddr4_ba[1]}]
# {ta2_eb1_DDR4_BG0}
set_property PACKAGE_PIN E58 [get_ports {c1_ddr4_bg[0]}]
# {ta2_eb1_DDR4_BG1}
set_property PACKAGE_PIN B54 [get_ports {c1_ddr4_bg[1]}]
# {ta2_eb1_DDR4_CK_C}
set_property PACKAGE_PIN A56 [get_ports {c1_ddr4_ck_c[0]}]
# {ta2_eb1_DDR4_CK_T}
set_property PACKAGE_PIN B56 [get_ports {c1_ddr4_ck_t[0]}]
# {ta2_eb1_DDR4_CKE}
set_property PACKAGE_PIN E59 [get_ports {c1_ddr4_cke[0]}]
# {ta2_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN B52 [get_ports {c1_ddr4_cke[1]}]
# {ta2_eb1_DDR4_CS_N}
set_property PACKAGE_PIN E53 [get_ports {c1_ddr4_cs_n[0]}]
# {ta2_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN D55 [get_ports {c1_ddr4_cs_n[1]}]
# {ta2_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN T59 [get_ports {c1_ddr4_dm_dbi_n[0]}]
# {ta2_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN N59 [get_ports {c1_ddr4_dm_dbi_n[1]}]
# {ta2_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN R47 [get_ports {c1_ddr4_dm_dbi_n[2]}]
# {ta2_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN J50 [get_ports {c1_ddr4_dm_dbi_n[3]}]
# {ta2_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN G59 [get_ports {c1_ddr4_dm_dbi_n[4]}]
# {ta2_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN F54 [get_ports {c1_ddr4_dm_dbi_n[5]}]
# {ta2_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN J60 [get_ports {c1_ddr4_dm_dbi_n[6]}]
# {ta2_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN M48 [get_ports {c1_ddr4_dm_dbi_n[7]}]
# {ta2_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN V49 [get_ports {c1_ddr4_dm_dbi_n[8]}]
# {ta2_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN T60 [get_ports {c1_ddr4_dq[0]}]
# {ta2_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN R60 [get_ports {c1_ddr4_dq[1]}]
# {ta2_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN T61 [get_ports {c1_ddr4_dq[2]}]
# {ta2_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN T62 [get_ports {c1_ddr4_dq[3]}]
# {ta2_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN P63 [get_ports {c1_ddr4_dq[4]}]
# {ta2_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN N63 [get_ports {c1_ddr4_dq[5]}]
# {ta2_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN P60 [get_ports {c1_ddr4_dq[6]}]
# {ta2_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN P61 [get_ports {c1_ddr4_dq[7]}]
# {ta2_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN N60 [get_ports {c1_ddr4_dq[8]}]
# {ta2_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN N61 [get_ports {c1_ddr4_dq[9]}]
# {ta2_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN M62 [get_ports {c1_ddr4_dq[10]}]
# {ta2_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN M63 [get_ports {c1_ddr4_dq[11]}]
# {ta2_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN L59 [get_ports {c1_ddr4_dq[12]}]
# {ta2_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN L60 [get_ports {c1_ddr4_dq[13]}]
# {ta2_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN K59 [get_ports {c1_ddr4_dq[14]}]
# {ta2_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN K60 [get_ports {c1_ddr4_dq[15]}]
# {ta2_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN N48 [get_ports {c1_ddr4_dq[16]}]
# {ta2_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN N49 [get_ports {c1_ddr4_dq[17]}]
# {ta2_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN P47 [get_ports {c1_ddr4_dq[18]}]
# {ta2_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN P48 [get_ports {c1_ddr4_dq[19]}]
# {ta2_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN P46 [get_ports {c1_ddr4_dq[20]}]
# {ta2_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN N46 [get_ports {c1_ddr4_dq[21]}]
# {ta2_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN R49 [get_ports {c1_ddr4_dq[22]}]
# {ta2_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN R50 [get_ports {c1_ddr4_dq[23]}]
# {ta2_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN H51 [get_ports {c1_ddr4_dq[24]}]
# {ta2_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN G51 [get_ports {c1_ddr4_dq[25]}]
# {ta2_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN G46 [get_ports {c1_ddr4_dq[26]}]
# {ta2_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN G47 [get_ports {c1_ddr4_dq[27]}]
# {ta2_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN J47 [get_ports {c1_ddr4_dq[28]}]
# {ta2_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN J48 [get_ports {c1_ddr4_dq[29]}]
# {ta2_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN H49 [get_ports {c1_ddr4_dq[30]}]
# {ta2_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN G49 [get_ports {c1_ddr4_dq[31]}]
# {ta2_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN F61 [get_ports {c1_ddr4_dq[32]}]
# {ta2_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN F62 [get_ports {c1_ddr4_dq[33]}]
# {ta2_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN C60 [get_ports {c1_ddr4_dq[34]}]
# {ta2_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN C61 [get_ports {c1_ddr4_dq[35]}]
# {ta2_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN F60 [get_ports {c1_ddr4_dq[36]}]
# {ta2_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN E60 [get_ports {c1_ddr4_dq[37]}]
# {ta2_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN E62 [get_ports {c1_ddr4_dq[38]}]
# {ta2_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN D62 [get_ports {c1_ddr4_dq[39]}]
# {ta2_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN F55 [get_ports {c1_ddr4_dq[40]}]
# {ta2_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN E55 [get_ports {c1_ddr4_dq[41]}]
# {ta2_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN H53 [get_ports {c1_ddr4_dq[42]}]
# {ta2_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN G53 [get_ports {c1_ddr4_dq[43]}]
# {ta2_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN G52 [get_ports {c1_ddr4_dq[44]}]
# {ta2_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN F52 [get_ports {c1_ddr4_dq[45]}]
# {ta2_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN H54 [get_ports {c1_ddr4_dq[46]}]
# {ta2_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN G54 [get_ports {c1_ddr4_dq[47]}]
# {ta2_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN G61 [get_ports {c1_ddr4_dq[48]}]
# {ta2_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN G62 [get_ports {c1_ddr4_dq[49]}]
# {ta2_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN J62 [get_ports {c1_ddr4_dq[50]}]
# {ta2_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN J63 [get_ports {c1_ddr4_dq[51]}]
# {ta2_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN H60 [get_ports {c1_ddr4_dq[52]}]
# {ta2_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN H61 [get_ports {c1_ddr4_dq[53]}]
# {ta2_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN K62 [get_ports {c1_ddr4_dq[54]}]
# {ta2_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN K63 [get_ports {c1_ddr4_dq[55]}]
# {ta2_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN L49 [get_ports {c1_ddr4_dq[56]}]
# {ta2_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN L50 [get_ports {c1_ddr4_dq[57]}]
# {ta2_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN K49 [get_ports {c1_ddr4_dq[58]}]
# {ta2_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN K50 [get_ports {c1_ddr4_dq[59]}]
# {ta2_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN M46 [get_ports {c1_ddr4_dq[60]}]
# {ta2_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN M47 [get_ports {c1_ddr4_dq[61]}]
# {ta2_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN K47 [get_ports {c1_ddr4_dq[62]}]
# {ta2_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN K48 [get_ports {c1_ddr4_dq[63]}]
# {ta2_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN V48 [get_ports {c1_ddr4_dq[64]}]
# {ta2_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN U48 [get_ports {c1_ddr4_dq[65]}]
# {ta2_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN V46 [get_ports {c1_ddr4_dq[66]}]
# {ta2_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN U46 [get_ports {c1_ddr4_dq[67]}]
# {ta2_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN U47 [get_ports {c1_ddr4_dq[68]}]
# {ta2_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN T47 [get_ports {c1_ddr4_dq[69]}]
# {ta2_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN W50 [get_ports {c1_ddr4_dq[70]}]
# {ta2_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN V50 [get_ports {c1_ddr4_dq[71]}]
# {ta2_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN R63 [get_ports {c1_ddr4_dqs_c[0]}]
# {ta2_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN L62 [get_ports {c1_ddr4_dqs_c[1]}]
# {ta2_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN N50 [get_ports {c1_ddr4_dqs_c[2]}]
# {ta2_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN G48 [get_ports {c1_ddr4_dqs_c[3]}]
# {ta2_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN D61 [get_ports {c1_ddr4_dqs_c[4]}]
# {ta2_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN H55 [get_ports {c1_ddr4_dqs_c[5]}]
# {ta2_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN G63 [get_ports {c1_ddr4_dqs_c[6]}]
# {ta2_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN L47 [get_ports {c1_ddr4_dqs_c[7]}]
# {ta2_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN W48 [get_ports {c1_ddr4_dqs_c[8]}]
# {ta2_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN R62 [get_ports {c1_ddr4_dqs_t[0]}]
# {ta2_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN L61 [get_ports {c1_ddr4_dqs_t[1]}]
# {ta2_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN P50 [get_ports {c1_ddr4_dqs_t[2]}]
# {ta2_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN H48 [get_ports {c1_ddr4_dqs_t[3]}]
# {ta2_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN D60 [get_ports {c1_ddr4_dqs_t[4]}]
# {ta2_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN J55 [get_ports {c1_ddr4_dqs_t[5]}]
# {ta2_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN H63 [get_ports {c1_ddr4_dqs_t[6]}]
# {ta2_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN L46 [get_ports {c1_ddr4_dqs_t[7]}]
# {ta2_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN W47 [get_ports {c1_ddr4_dqs_t[8]}]
# {ta2_eb1_DDR4_ODT}
set_property PACKAGE_PIN E52 [get_ports {c1_ddr4_odt[0]}]
# {ta2_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN C55 [get_ports {c1_ddr4_odt[1]}]
# {ta2_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN B53 [get_ports {c1_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TB1                                     -
#-----------------------------------------------------------

# {tb1_eb1_CLK_IN_P}
set_property PACKAGE_PIN BY53 [get_ports {c2_sys_clk_p}]
# {tb1_eb1_CLK_IN_N}
set_property PACKAGE_PIN BY54 [get_ports {c2_sys_clk_n}]
# {tb1_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN BW53 [get_ports {c2_ddr4_act_n}]
# {tb1_eb1_DDR4_A0}
set_property PACKAGE_PIN CC49 [get_ports {c2_ddr4_adr[0]}]
# {tb1_eb1_DDR4_A1}
set_property PACKAGE_PIN CC50 [get_ports {c2_ddr4_adr[1]}]
# {tb1_eb1_DDR4_A2}
set_property PACKAGE_PIN CA51 [get_ports {c2_ddr4_adr[2]}]
# {tb1_eb1_DDR4_A3}
set_property PACKAGE_PIN CB51 [get_ports {c2_ddr4_adr[3]}]
# {tb1_eb1_DDR4_A4}
set_property PACKAGE_PIN CA49 [get_ports {c2_ddr4_adr[4]}]
# {tb1_eb1_DDR4_A5}
set_property PACKAGE_PIN CB49 [get_ports {c2_ddr4_adr[5]}]
# {tb1_eb1_DDR4_A6}
set_property PACKAGE_PIN BY50 [get_ports {c2_ddr4_adr[6]}]
# {tb1_eb1_DDR4_A7}
set_property PACKAGE_PIN CA50 [get_ports {c2_ddr4_adr[7]}]
# {tb1_eb1_DDR4_A8}
set_property PACKAGE_PIN CB52 [get_ports {c2_ddr4_adr[8]}]
# {tb1_eb1_DDR4_A9}
set_property PACKAGE_PIN CC53 [get_ports {c2_ddr4_adr[9]}]
# {tb1_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN CA56 [get_ports {c2_ddr4_adr[10]}]
# {tb1_eb1_DDR4_A11}
set_property PACKAGE_PIN CA57 [get_ports {c2_ddr4_adr[11]}]
# {tb1_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN CB56 [get_ports {c2_ddr4_adr[12]}]
# {tb1_eb1_DDR4_A13}
set_property PACKAGE_PIN CB57 [get_ports {c2_ddr4_adr[13]}]
# {tb1_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN CB53 [get_ports {c2_ddr4_adr[14]}]
# {tb1_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN CB54 [get_ports {c2_ddr4_adr[15]}]
# {tb1_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN CC54 [get_ports {c2_ddr4_adr[16]}]
# {tb1_eb1_DDR4_BA0}
set_property PACKAGE_PIN CC55 [get_ports {c2_ddr4_ba[0]}]
# {tb1_eb1_DDR4_BA1}
set_property PACKAGE_PIN CA54 [get_ports {c2_ddr4_ba[1]}]
# {tb1_eb1_DDR4_BG0}
set_property PACKAGE_PIN CA55 [get_ports {c2_ddr4_bg[0]}]
# {tb1_eb1_DDR4_BG1}
set_property PACKAGE_PIN BW50 [get_ports {c2_ddr4_bg[1]}]
# {tb1_eb1_DDR4_CK_C}
set_property PACKAGE_PIN CA52 [get_ports {c2_ddr4_ck_c[0]}]
# {tb1_eb1_DDR4_CK_T}
set_property PACKAGE_PIN BY52 [get_ports {c2_ddr4_ck_t[0]}]
# {tb1_eb1_DDR4_CKE}
set_property PACKAGE_PIN CC56 [get_ports {c2_ddr4_cke[0]}]
# {tb1_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN BV53 [get_ports {c2_ddr4_cke[1]}]
# {tb1_eb1_DDR4_CS_N}
set_property PACKAGE_PIN BU57 [get_ports {c2_ddr4_cs_n[0]}]
# {tb1_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN BT54 [get_ports {c2_ddr4_cs_n[1]}]
# {tb1_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN BF41 [get_ports {c2_ddr4_dm_dbi_n[0]}]
# {tb1_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN BN46 [get_ports {c2_ddr4_dm_dbi_n[1]}]
# {tb1_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN BV58 [get_ports {c2_ddr4_dm_dbi_n[2]}]
# {tb1_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN BN59 [get_ports {c2_ddr4_dm_dbi_n[3]}]
# {tb1_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN BP47 [get_ports {c2_ddr4_dm_dbi_n[4]}]
# {tb1_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN BV55 [get_ports {c2_ddr4_dm_dbi_n[5]}]
# {tb1_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN BJ43 [get_ports {c2_ddr4_dm_dbi_n[6]}]
# {tb1_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN BP60 [get_ports {c2_ddr4_dm_dbi_n[7]}]
# {tb1_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN CA59 [get_ports {c2_ddr4_dm_dbi_n[8]}]
# {tb1_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN BG41 [get_ports {c2_ddr4_dq[0]}]
# {tb1_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN BG42 [get_ports {c2_ddr4_dq[1]}]
# {tb1_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN BE44 [get_ports {c2_ddr4_dq[2]}]
# {tb1_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN BF44 [get_ports {c2_ddr4_dq[3]}]
# {tb1_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN BE42 [get_ports {c2_ddr4_dq[4]}]
# {tb1_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN BE43 [get_ports {c2_ddr4_dq[5]}]
# {tb1_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN BG44 [get_ports {c2_ddr4_dq[6]}]
# {tb1_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN BH44 [get_ports {c2_ddr4_dq[7]}]
# {tb1_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN BR42 [get_ports {c2_ddr4_dq[8]}]
# {tb1_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN BR43 [get_ports {c2_ddr4_dq[9]}]
# {tb1_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN BN45 [get_ports {c2_ddr4_dq[10]}]
# {tb1_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN BP45 [get_ports {c2_ddr4_dq[11]}]
# {tb1_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN BM44 [get_ports {c2_ddr4_dq[12]}]
# {tb1_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN BN44 [get_ports {c2_ddr4_dq[13]}]
# {tb1_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN BM43 [get_ports {c2_ddr4_dq[14]}]
# {tb1_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN BN43 [get_ports {c2_ddr4_dq[15]}]
# {tb1_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN BU61 [get_ports {c2_ddr4_dq[16]}]
# {tb1_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN BV61 [get_ports {c2_ddr4_dq[17]}]
# {tb1_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN BV60 [get_ports {c2_ddr4_dq[18]}]
# {tb1_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN BW60 [get_ports {c2_ddr4_dq[19]}]
# {tb1_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN BU63 [get_ports {c2_ddr4_dq[20]}]
# {tb1_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN BV63 [get_ports {c2_ddr4_dq[21]}]
# {tb1_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN BU59 [get_ports {c2_ddr4_dq[22]}]
# {tb1_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN BV59 [get_ports {c2_ddr4_dq[23]}]
# {tb1_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN BL62 [get_ports {c2_ddr4_dq[24]}]
# {tb1_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN BM62 [get_ports {c2_ddr4_dq[25]}]
# {tb1_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN BL61 [get_ports {c2_ddr4_dq[26]}]
# {tb1_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN BM61 [get_ports {c2_ddr4_dq[27]}]
# {tb1_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN BK60 [get_ports {c2_ddr4_dq[28]}]
# {tb1_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN BL60 [get_ports {c2_ddr4_dq[29]}]
# {tb1_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN BL59 [get_ports {c2_ddr4_dq[30]}]
# {tb1_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN BM59 [get_ports {c2_ddr4_dq[31]}]
# {tb1_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN BJ48 [get_ports {c2_ddr4_dq[32]}]
# {tb1_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN BK48 [get_ports {c2_ddr4_dq[33]}]
# {tb1_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN BL47 [get_ports {c2_ddr4_dq[34]}]
# {tb1_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN BM47 [get_ports {c2_ddr4_dq[35]}]
# {tb1_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN BM49 [get_ports {c2_ddr4_dq[36]}]
# {tb1_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN BN49 [get_ports {c2_ddr4_dq[37]}]
# {tb1_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN BM48 [get_ports {c2_ddr4_dq[38]}]
# {tb1_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN BN48 [get_ports {c2_ddr4_dq[39]}]
# {tb1_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN BW55 [get_ports {c2_ddr4_dq[40]}]
# {tb1_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN BY55 [get_ports {c2_ddr4_dq[41]}]
# {tb1_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN BT57 [get_ports {c2_ddr4_dq[42]}]
# {tb1_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN BU58 [get_ports {c2_ddr4_dq[43]}]
# {tb1_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN BT55 [get_ports {c2_ddr4_dq[44]}]
# {tb1_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN BT56 [get_ports {c2_ddr4_dq[45]}]
# {tb1_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN BU56 [get_ports {c2_ddr4_dq[46]}]
# {tb1_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN BV56 [get_ports {c2_ddr4_dq[47]}]
# {tb1_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN BJ46 [get_ports {c2_ddr4_dq[48]}]
# {tb1_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN BJ47 [get_ports {c2_ddr4_dq[49]}]
# {tb1_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN BL46 [get_ports {c2_ddr4_dq[50]}]
# {tb1_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN BM46 [get_ports {c2_ddr4_dq[51]}]
# {tb1_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN BK44 [get_ports {c2_ddr4_dq[52]}]
# {tb1_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN BL44 [get_ports {c2_ddr4_dq[53]}]
# {tb1_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN BJ45 [get_ports {c2_ddr4_dq[54]}]
# {tb1_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN BK45 [get_ports {c2_ddr4_dq[55]}]
# {tb1_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN BT60 [get_ports {c2_ddr4_dq[56]}]
# {tb1_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN BT61 [get_ports {c2_ddr4_dq[57]}]
# {tb1_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN BP62 [get_ports {c2_ddr4_dq[58]}]
# {tb1_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN BP63 [get_ports {c2_ddr4_dq[59]}]
# {tb1_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN BN61 [get_ports {c2_ddr4_dq[60]}]
# {tb1_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN BP61 [get_ports {c2_ddr4_dq[61]}]
# {tb1_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN BR62 [get_ports {c2_ddr4_dq[62]}]
# {tb1_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN BR63 [get_ports {c2_ddr4_dq[63]}]
# {tb1_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN CB58 [get_ports {c2_ddr4_dq[64]}]
# {tb1_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN CC58 [get_ports {c2_ddr4_dq[65]}]
# {tb1_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN BY60 [get_ports {c2_ddr4_dq[66]}]
# {tb1_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN CA61 [get_ports {c2_ddr4_dq[67]}]
# {tb1_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN BW62 [get_ports {c2_ddr4_dq[68]}]
# {tb1_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN BW63 [get_ports {c2_ddr4_dq[69]}]
# {tb1_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN BY58 [get_ports {c2_ddr4_dq[70]}]
# {tb1_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN BY59 [get_ports {c2_ddr4_dq[71]}]
# {tb1_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN BH43 [get_ports {c2_ddr4_dqs_c[0]}]
# {tb1_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN BP43 [get_ports {c2_ddr4_dqs_c[1]}]
# {tb1_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN BU62 [get_ports {c2_ddr4_dqs_c[2]}]
# {tb1_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN BK63 [get_ports {c2_ddr4_dqs_c[3]}]
# {tb1_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN BL49 [get_ports {c2_ddr4_dqs_c[4]}]
# {tb1_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN BY57 [get_ports {c2_ddr4_dqs_c[5]}]
# {tb1_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN BL42 [get_ports {c2_ddr4_dqs_c[6]}]
# {tb1_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN BT59 [get_ports {c2_ddr4_dqs_c[7]}]
# {tb1_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN CC59 [get_ports {c2_ddr4_dqs_c[8]}]
# {tb1_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN BG43 [get_ports {c2_ddr4_dqs_t[0]}]
# {tb1_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN BP42 [get_ports {c2_ddr4_dqs_t[1]}]
# {tb1_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN BT62 [get_ports {c2_ddr4_dqs_t[2]}]
# {tb1_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN BK62 [get_ports {c2_ddr4_dqs_t[3]}]
# {tb1_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN BK49 [get_ports {c2_ddr4_dqs_t[4]}]
# {tb1_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN BW57 [get_ports {c2_ddr4_dqs_t[5]}]
# {tb1_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN BK42 [get_ports {c2_ddr4_dqs_t[6]}]
# {tb1_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN BR59 [get_ports {c2_ddr4_dqs_t[7]}]
# {tb1_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN CB59 [get_ports {c2_ddr4_dqs_t[8]}]
# {tb1_eb1_DDR4_ODT}
set_property PACKAGE_PIN BU53 [get_ports {c2_ddr4_odt[0]}]
# {tb1_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN BU54 [get_ports {c2_ddr4_odt[1]}]
# {tb1_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN BV50 [get_ports {c2_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TB2                                     -
#-----------------------------------------------------------

# {tb2_eb1_CLK_IN_P}
set_property PACKAGE_PIN AR52 [get_ports {c3_sys_clk_p}]
# {tb2_eb1_CLK_IN_N}
set_property PACKAGE_PIN AR53 [get_ports {c3_sys_clk_n}]
# {tb2_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN AU47 [get_ports {c3_ddr4_act_n}]
# {tb2_eb1_DDR4_A0}
set_property PACKAGE_PIN AV54 [get_ports {c3_ddr4_adr[0]}]
# {tb2_eb1_DDR4_A1}
set_property PACKAGE_PIN AV55 [get_ports {c3_ddr4_adr[1]}]
# {tb2_eb1_DDR4_A2}
set_property PACKAGE_PIN AU56 [get_ports {c3_ddr4_adr[2]}]
# {tb2_eb1_DDR4_A3}
set_property PACKAGE_PIN AU57 [get_ports {c3_ddr4_adr[3]}]
# {tb2_eb1_DDR4_A4}
set_property PACKAGE_PIN AP55 [get_ports {c3_ddr4_adr[4]}]
# {tb2_eb1_DDR4_A5}
set_property PACKAGE_PIN AP56 [get_ports {c3_ddr4_adr[5]}]
# {tb2_eb1_DDR4_A6}
set_property PACKAGE_PIN AR54 [get_ports {c3_ddr4_adr[6]}]
# {tb2_eb1_DDR4_A7}
set_property PACKAGE_PIN AR55 [get_ports {c3_ddr4_adr[7]}]
# {tb2_eb1_DDR4_A8}
set_property PACKAGE_PIN AT54 [get_ports {c3_ddr4_adr[8]}]
# {tb2_eb1_DDR4_A9}
set_property PACKAGE_PIN AT55 [get_ports {c3_ddr4_adr[9]}]
# {tb2_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN AP50 [get_ports {c3_ddr4_adr[10]}]
# {tb2_eb1_DDR4_A11}
set_property PACKAGE_PIN AP51 [get_ports {c3_ddr4_adr[11]}]
# {tb2_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN AP52 [get_ports {c3_ddr4_adr[12]}]
# {tb2_eb1_DDR4_A13}
set_property PACKAGE_PIN AP53 [get_ports {c3_ddr4_adr[13]}]
# {tb2_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN AU51 [get_ports {c3_ddr4_adr[14]}]
# {tb2_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN AU52 [get_ports {c3_ddr4_adr[15]}]
# {tb2_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN AU53 [get_ports {c3_ddr4_adr[16]}]
# {tb2_eb1_DDR4_BA0}
set_property PACKAGE_PIN AV53 [get_ports {c3_ddr4_ba[0]}]
# {tb2_eb1_DDR4_BA1}
set_property PACKAGE_PIN AT51 [get_ports {c3_ddr4_ba[1]}]
# {tb2_eb1_DDR4_BG0}
set_property PACKAGE_PIN AT52 [get_ports {c3_ddr4_bg[0]}]
# {tb2_eb1_DDR4_BG1}
set_property PACKAGE_PIN AT45 [get_ports {c3_ddr4_bg[1]}]
# {tb2_eb1_DDR4_CK_C}
set_property PACKAGE_PIN AT57 [get_ports {c3_ddr4_ck_c[0]}]
# {tb2_eb1_DDR4_CK_T}
set_property PACKAGE_PIN AT56 [get_ports {c3_ddr4_ck_t[0]}]
# {tb2_eb1_DDR4_CKE}
set_property PACKAGE_PIN AU54 [get_ports {c3_ddr4_cke[0]}]
# {tb2_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN AP45 [get_ports {c3_ddr4_cke[1]}]
# {tb2_eb1_DDR4_CS_N}
set_property PACKAGE_PIN AR48 [get_ports {c3_ddr4_cs_n[0]}]
# {tb2_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN AV45 [get_ports {c3_ddr4_cs_n[1]}]
# {tb2_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN BA55 [get_ports {c3_ddr4_dm_dbi_n[0]}]
# {tb2_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN AW50 [get_ports {c3_ddr4_dm_dbi_n[1]}]
# {tb2_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN AP60 [get_ports {c3_ddr4_dm_dbi_n[2]}]
# {tb2_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN AN58 [get_ports {c3_ddr4_dm_dbi_n[3]}]
# {tb2_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN BB47 [get_ports {c3_ddr4_dm_dbi_n[4]}]
# {tb2_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN AT49 [get_ports {c3_ddr4_dm_dbi_n[5]}]
# {tb2_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN BA52 [get_ports {c3_ddr4_dm_dbi_n[6]}]
# {tb2_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN AL60 [get_ports {c3_ddr4_dm_dbi_n[7]}]
# {tb2_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN AU58 [get_ports {c3_ddr4_dm_dbi_n[8]}]
# {tb2_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN AW57 [get_ports {c3_ddr4_dq[0]}]
# {tb2_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN AW58 [get_ports {c3_ddr4_dq[1]}]
# {tb2_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN BC55 [get_ports {c3_ddr4_dq[2]}]
# {tb2_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN BC56 [get_ports {c3_ddr4_dq[3]}]
# {tb2_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN BB56 [get_ports {c3_ddr4_dq[4]}]
# {tb2_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN BB57 [get_ports {c3_ddr4_dq[5]}]
# {tb2_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN AY57 [get_ports {c3_ddr4_dq[6]}]
# {tb2_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN BA57 [get_ports {c3_ddr4_dq[7]}]
# {tb2_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN BA49 [get_ports {c3_ddr4_dq[8]}]
# {tb2_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN BB49 [get_ports {c3_ddr4_dq[9]}]
# {tb2_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN BC48 [get_ports {c3_ddr4_dq[10]}]
# {tb2_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN BC49 [get_ports {c3_ddr4_dq[11]}]
# {tb2_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN BA51 [get_ports {c3_ddr4_dq[12]}]
# {tb2_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN BB51 [get_ports {c3_ddr4_dq[13]}]
# {tb2_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN AY50 [get_ports {c3_ddr4_dq[14]}]
# {tb2_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN BA50 [get_ports {c3_ddr4_dq[15]}]
# {tb2_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN AM61 [get_ports {c3_ddr4_dq[16]}]
# {tb2_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN AM62 [get_ports {c3_ddr4_dq[17]}]
# {tb2_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN AN60 [get_ports {c3_ddr4_dq[18]}]
# {tb2_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN AN61 [get_ports {c3_ddr4_dq[19]}]
# {tb2_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN AP62 [get_ports {c3_ddr4_dq[20]}]
# {tb2_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN AR63 [get_ports {c3_ddr4_dq[21]}]
# {tb2_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN AR62 [get_ports {c3_ddr4_dq[22]}]
# {tb2_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN AT62 [get_ports {c3_ddr4_dq[23]}]
# {tb2_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN AK57 [get_ports {c3_ddr4_dq[24]}]
# {tb2_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN AL57 [get_ports {c3_ddr4_dq[25]}]
# {tb2_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN AJ58 [get_ports {c3_ddr4_dq[26]}]
# {tb2_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN AK58 [get_ports {c3_ddr4_dq[27]}]
# {tb2_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN AM59 [get_ports {c3_ddr4_dq[28]}]
# {tb2_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN AN59 [get_ports {c3_ddr4_dq[29]}]
# {tb2_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN AM57 [get_ports {c3_ddr4_dq[30]}]
# {tb2_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN AM58 [get_ports {c3_ddr4_dq[31]}]
# {tb2_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN AW45 [get_ports {c3_ddr4_dq[32]}]
# {tb2_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN AY45 [get_ports {c3_ddr4_dq[33]}]
# {tb2_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN AW48 [get_ports {c3_ddr4_dq[34]}]
# {tb2_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN AY48 [get_ports {c3_ddr4_dq[35]}]
# {tb2_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN BA46 [get_ports {c3_ddr4_dq[36]}]
# {tb2_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN BB46 [get_ports {c3_ddr4_dq[37]}]
# {tb2_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN AW46 [get_ports {c3_ddr4_dq[38]}]
# {tb2_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN AW47 [get_ports {c3_ddr4_dq[39]}]
# {tb2_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN AR49 [get_ports {c3_ddr4_dq[40]}]
# {tb2_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN AR50 [get_ports {c3_ddr4_dq[41]}]
# {tb2_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN AV50 [get_ports {c3_ddr4_dq[42]}]
# {tb2_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN AV51 [get_ports {c3_ddr4_dq[43]}]
# {tb2_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN AU49 [get_ports {c3_ddr4_dq[44]}]
# {tb2_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN AV49 [get_ports {c3_ddr4_dq[45]}]
# {tb2_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN AP47 [get_ports {c3_ddr4_dq[46]}]
# {tb2_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN AP48 [get_ports {c3_ddr4_dq[47]}]
# {tb2_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN BB54 [get_ports {c3_ddr4_dq[48]}]
# {tb2_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN BC54 [get_ports {c3_ddr4_dq[49]}]
# {tb2_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN AW52 [get_ports {c3_ddr4_dq[50]}]
# {tb2_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN AW53 [get_ports {c3_ddr4_dq[51]}]
# {tb2_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN AY52 [get_ports {c3_ddr4_dq[52]}]
# {tb2_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN AY53 [get_ports {c3_ddr4_dq[53]}]
# {tb2_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN AY54 [get_ports {c3_ddr4_dq[54]}]
# {tb2_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN BA54 [get_ports {c3_ddr4_dq[55]}]
# {tb2_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN AK62 [get_ports {c3_ddr4_dq[56]}]
# {tb2_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN AL62 [get_ports {c3_ddr4_dq[57]}]
# {tb2_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN AH63 [get_ports {c3_ddr4_dq[58]}]
# {tb2_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN AJ63 [get_ports {c3_ddr4_dq[59]}]
# {tb2_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN AJ62 [get_ports {c3_ddr4_dq[60]}]
# {tb2_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN AK63 [get_ports {c3_ddr4_dq[61]}]
# {tb2_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN AH60 [get_ports {c3_ddr4_dq[62]}]
# {tb2_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN AJ60 [get_ports {c3_ddr4_dq[63]}]
# {tb2_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN AR60 [get_ports {c3_ddr4_dq[64]}]
# {tb2_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN AT60 [get_ports {c3_ddr4_dq[65]}]
# {tb2_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN AT59 [get_ports {c3_ddr4_dq[66]}]
# {tb2_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN AU59 [get_ports {c3_ddr4_dq[67]}]
# {tb2_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN AR58 [get_ports {c3_ddr4_dq[68]}]
# {tb2_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN AR59 [get_ports {c3_ddr4_dq[69]}]
# {tb2_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN AT61 [get_ports {c3_ddr4_dq[70]}]
# {tb2_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN AU61 [get_ports {c3_ddr4_dq[71]}]
# {tb2_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN AW56 [get_ports {c3_ddr4_dqs_c[0]}]
# {tb2_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN BC51 [get_ports {c3_ddr4_dqs_c[1]}]
# {tb2_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN AP63 [get_ports {c3_ddr4_dqs_c[2]}]
# {tb2_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN AK60 [get_ports {c3_ddr4_dqs_c[3]}]
# {tb2_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN BA47 [get_ports {c3_ddr4_dqs_c[4]}]
# {tb2_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN AV48 [get_ports {c3_ddr4_dqs_c[5]}]
# {tb2_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN BC53 [get_ports {c3_ddr4_dqs_c[6]}]
# {tb2_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN AJ61 [get_ports {c3_ddr4_dqs_c[7]}]
# {tb2_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN AV60 [get_ports {c3_ddr4_dqs_c[8]}]
# {tb2_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN AV56 [get_ports {c3_ddr4_dqs_t[0]}]
# {tb2_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN BC50 [get_ports {c3_ddr4_dqs_t[1]}]
# {tb2_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN AN63 [get_ports {c3_ddr4_dqs_t[2]}]
# {tb2_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN AK59 [get_ports {c3_ddr4_dqs_t[3]}]
# {tb2_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN AY47 [get_ports {c3_ddr4_dqs_t[4]}]
# {tb2_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN AU48 [get_ports {c3_ddr4_dqs_t[5]}]
# {tb2_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN BB53 [get_ports {c3_ddr4_dqs_t[6]}]
# {tb2_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN AH61 [get_ports {c3_ddr4_dqs_t[7]}]
# {tb2_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN AV59 [get_ports {c3_ddr4_dqs_t[8]}]
# {tb2_eb1_DDR4_ODT}
set_property PACKAGE_PIN AU44 [get_ports {c3_ddr4_odt[0]}]
# {tb2_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN AV46 [get_ports {c3_ddr4_odt[1]}]
# {tb2_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN AT44 [get_ports {c3_ddr4_reset_n}]

# IOSTANDARD
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c0_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_sys_clk_p}]

set_property DRIVE 8 [get_ports c0_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c1_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c1_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c1_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c1_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c1_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_sys_clk_p}]

set_property DRIVE 8 [get_ports c1_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c2_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c2_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c2_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c2_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c2_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_sys_clk_p}]

set_property DRIVE 8 [get_ports c2_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c3_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c3_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c3_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c3_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c3_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_sys_clk_p}]

set_property DRIVE 8 [get_ports c3_ddr4_reset_n]

