Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: IFetch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IFetch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IFetch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : IFetch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"/home/wu/ise12.3/lab6/myCpu/IFetch.v\" into library work
Parsing module <IFetch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <IFetch>.
WARNING:HDLCompiler:1127 - "/home/wu/ise12.3/lab6/myCpu/IFetch.v" Line 155: Assignment to dw ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IFetch>.
    Related source file is "/home/wu/ise12.3/lab6/myCpu/IFetch.v".
        NOP = 5'b00000
        HALT = 5'b00001
        LOAD = 5'b00010
        STORE = 5'b00011
        LDIH = 5'b10000
        ADD = 5'b01000
        ADDI = 5'b01001
        ADDC = 5'b10001
        SUB = 5'b10010
        CMP = 5'b01100
        AND = 5'b01101
        OR = 5'b01110
        XOR = 5'b01111
        SLL = 5'b00100
        SLA = 5'b00101
        JUMP = 5'b11000
        JMPR = 5'b11001
        BZ = 5'b11010
        BNZ = 5'b11011
        BN = 5'b11100
        BC = 5'b11110
        GR0 = 3'b000
        GR1 = 3'b001
        GR2 = 3'b010
        GR3 = 3'b011
        IDLE = 1'b0
        EXEC = 1'b1
WARNING:Xst:647 - Input <ySelect<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <idIr>.
    Found 16-bit register for signal <smdr>.
    Found 16-bit register for signal <regB>.
    Found 16-bit register for signal <regA>.
    Found 16-bit register for signal <exIr>.
    Found 16-bit register for signal <dDataOut>.
    Found 16-bit register for signal <ALUo>.
    Found 16-bit register for signal <regC>.
    Found 16-bit register for signal <memIr>.
    Found 16-bit register for signal <regC1>.
    Found 16-bit register for signal <wbIr>.
    Found 1-bit register for signal <gr<3><15>>.
    Found 1-bit register for signal <gr<3><14>>.
    Found 1-bit register for signal <gr<3><13>>.
    Found 1-bit register for signal <gr<3><12>>.
    Found 1-bit register for signal <gr<3><11>>.
    Found 1-bit register for signal <gr<3><10>>.
    Found 1-bit register for signal <gr<3><9>>.
    Found 1-bit register for signal <gr<3><8>>.
    Found 1-bit register for signal <gr<3><7>>.
    Found 1-bit register for signal <gr<3><6>>.
    Found 1-bit register for signal <gr<3><5>>.
    Found 1-bit register for signal <gr<3><4>>.
    Found 1-bit register for signal <gr<3><3>>.
    Found 1-bit register for signal <gr<3><2>>.
    Found 1-bit register for signal <gr<3><1>>.
    Found 1-bit register for signal <gr<3><0>>.
    Found 1-bit register for signal <gr<2><15>>.
    Found 1-bit register for signal <gr<2><14>>.
    Found 1-bit register for signal <gr<2><13>>.
    Found 1-bit register for signal <gr<2><12>>.
    Found 1-bit register for signal <gr<2><11>>.
    Found 1-bit register for signal <gr<2><10>>.
    Found 1-bit register for signal <gr<2><9>>.
    Found 1-bit register for signal <gr<2><8>>.
    Found 1-bit register for signal <gr<2><7>>.
    Found 1-bit register for signal <gr<2><6>>.
    Found 1-bit register for signal <gr<2><5>>.
    Found 1-bit register for signal <gr<2><4>>.
    Found 1-bit register for signal <gr<2><3>>.
    Found 1-bit register for signal <gr<2><2>>.
    Found 1-bit register for signal <gr<2><1>>.
    Found 1-bit register for signal <gr<2><0>>.
    Found 1-bit register for signal <gr<1><15>>.
    Found 1-bit register for signal <gr<1><14>>.
    Found 1-bit register for signal <gr<1><13>>.
    Found 1-bit register for signal <gr<1><12>>.
    Found 1-bit register for signal <gr<1><11>>.
    Found 1-bit register for signal <gr<1><10>>.
    Found 1-bit register for signal <gr<1><9>>.
    Found 1-bit register for signal <gr<1><8>>.
    Found 1-bit register for signal <gr<1><7>>.
    Found 1-bit register for signal <gr<1><6>>.
    Found 1-bit register for signal <gr<1><5>>.
    Found 1-bit register for signal <gr<1><4>>.
    Found 1-bit register for signal <gr<1><3>>.
    Found 1-bit register for signal <gr<1><2>>.
    Found 1-bit register for signal <gr<1><1>>.
    Found 1-bit register for signal <gr<1><0>>.
    Found 1-bit register for signal <gr<0><15>>.
    Found 1-bit register for signal <gr<0><14>>.
    Found 1-bit register for signal <gr<0><13>>.
    Found 1-bit register for signal <gr<0><12>>.
    Found 1-bit register for signal <gr<0><11>>.
    Found 1-bit register for signal <gr<0><10>>.
    Found 1-bit register for signal <gr<0><9>>.
    Found 1-bit register for signal <gr<0><8>>.
    Found 1-bit register for signal <gr<0><7>>.
    Found 1-bit register for signal <gr<0><6>>.
    Found 1-bit register for signal <gr<0><5>>.
    Found 1-bit register for signal <gr<0><4>>.
    Found 1-bit register for signal <gr<0><3>>.
    Found 1-bit register for signal <gr<0><2>>.
    Found 1-bit register for signal <gr<0><1>>.
    Found 1-bit register for signal <gr<0><0>>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <gr<7><15>>.
    Found 1-bit register for signal <gr<7><14>>.
    Found 1-bit register for signal <gr<7><13>>.
    Found 1-bit register for signal <gr<7><12>>.
    Found 1-bit register for signal <gr<7><11>>.
    Found 1-bit register for signal <gr<7><10>>.
    Found 1-bit register for signal <gr<7><9>>.
    Found 1-bit register for signal <gr<7><8>>.
    Found 1-bit register for signal <gr<7><7>>.
    Found 1-bit register for signal <gr<7><6>>.
    Found 1-bit register for signal <gr<7><5>>.
    Found 1-bit register for signal <gr<7><4>>.
    Found 1-bit register for signal <gr<7><3>>.
    Found 1-bit register for signal <gr<7><2>>.
    Found 1-bit register for signal <gr<7><1>>.
    Found 1-bit register for signal <gr<7><0>>.
    Found 1-bit register for signal <gr<6><15>>.
    Found 1-bit register for signal <gr<6><14>>.
    Found 1-bit register for signal <gr<6><13>>.
    Found 1-bit register for signal <gr<6><12>>.
    Found 1-bit register for signal <gr<6><11>>.
    Found 1-bit register for signal <gr<6><10>>.
    Found 1-bit register for signal <gr<6><9>>.
    Found 1-bit register for signal <gr<6><8>>.
    Found 1-bit register for signal <gr<6><7>>.
    Found 1-bit register for signal <gr<6><6>>.
    Found 1-bit register for signal <gr<6><5>>.
    Found 1-bit register for signal <gr<6><4>>.
    Found 1-bit register for signal <gr<6><3>>.
    Found 1-bit register for signal <gr<6><2>>.
    Found 1-bit register for signal <gr<6><1>>.
    Found 1-bit register for signal <gr<6><0>>.
    Found 1-bit register for signal <gr<5><15>>.
    Found 1-bit register for signal <gr<5><14>>.
    Found 1-bit register for signal <gr<5><13>>.
    Found 1-bit register for signal <gr<5><12>>.
    Found 1-bit register for signal <gr<5><11>>.
    Found 1-bit register for signal <gr<5><10>>.
    Found 1-bit register for signal <gr<5><9>>.
    Found 1-bit register for signal <gr<5><8>>.
    Found 1-bit register for signal <gr<5><7>>.
    Found 1-bit register for signal <gr<5><6>>.
    Found 1-bit register for signal <gr<5><5>>.
    Found 1-bit register for signal <gr<5><4>>.
    Found 1-bit register for signal <gr<5><3>>.
    Found 1-bit register for signal <gr<5><2>>.
    Found 1-bit register for signal <gr<5><1>>.
    Found 1-bit register for signal <gr<5><0>>.
    Found 1-bit register for signal <gr<4><15>>.
    Found 1-bit register for signal <gr<4><14>>.
    Found 1-bit register for signal <gr<4><13>>.
    Found 1-bit register for signal <gr<4><12>>.
    Found 1-bit register for signal <gr<4><11>>.
    Found 1-bit register for signal <gr<4><10>>.
    Found 1-bit register for signal <gr<4><9>>.
    Found 1-bit register for signal <gr<4><8>>.
    Found 1-bit register for signal <gr<4><7>>.
    Found 1-bit register for signal <gr<4><6>>.
    Found 1-bit register for signal <gr<4><5>>.
    Found 1-bit register for signal <gr<4><4>>.
    Found 1-bit register for signal <gr<4><3>>.
    Found 1-bit register for signal <gr<4><2>>.
    Found 1-bit register for signal <gr<4><1>>.
    Found 1-bit register for signal <gr<4><0>>.
    Found 16-bit subtractor for signal <regA[15]_regB[15]_sub_49_OUT> created at line 166.
    Found 16-bit adder for signal <regA[15]_regB[15]_add_45_OUT> created at line 163.
    Found 16-bit 8-to-1 multiplexer for signal <idIr[6]_gr[7][15]_wide_mux_22_OUT> created at line 138.
    Found 16-bit 8-to-1 multiplexer for signal <idIr[2]_gr[7][15]_wide_mux_29_OUT> created at line 148.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 305 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <IFetch> synthesized.
RTL-Simplification CPUSTAT: 0.33 
RTL-BasicInf CPUSTAT: 0.77 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.01 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 80
 1-bit register                                        : 65
 16-bit register                                       : 15
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 8-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <exIr_0> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_1> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_2> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_3> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_4> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_5> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_6> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_7> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_0> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_1> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_2> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_3> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_4> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_5> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_6> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_7> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_0> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_1> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_2> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_3> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_4> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_5> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_6> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_7> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_0> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_1> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_2> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_3> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_4> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_5> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_6> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <exIr_7> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_0> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_1> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_2> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_3> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_4> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_5> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_6> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <memIr_7> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_0> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_1> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_2> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_3> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_4> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_5> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_6> of sequential type is unconnected in block <IFetch>.
WARNING:Xst:2677 - Node <wbIr_7> of sequential type is unconnected in block <IFetch>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 281
 Flip-Flops                                            : 281
# Multiplexers                                         : 6
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 8-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IFetch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IFetch, actual ratio is 5.
FlipFlop state has been replicated 2 time(s)
FlipFlop wbIr_10 has been replicated 1 time(s)
FlipFlop wbIr_8 has been replicated 1 time(s)
FlipFlop wbIr_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 286
 Flip-Flops                                            : 286

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IFetch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 320
#      INV                         : 1
#      LUT3                        : 49
#      LUT4                        : 5
#      LUT5                        : 92
#      LUT6                        : 110
#      MUXCY                       : 15
#      MUXF7                       : 32
#      XORCY                       : 16
# FlipFlops/Latches                : 286
#      FDCE                        : 219
#      FDE                         : 64
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 35
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             286  out of  18224     1%  
 Number of Slice LUTs:                  257  out of   9112     2%  
    Number used as Logic:               257  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    393
   Number with an unused Flip Flop:     107  out of    393    27%  
   Number with an unused LUT:           136  out of    393    34%  
   Number of fully used LUT-FF pairs:   150  out of    393    38%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          89
 Number of bonded IOBs:                  52  out of    232    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 286   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.104ns (Maximum Frequency: 243.686MHz)
   Minimum input arrival time before clock: 4.714ns
   Maximum output required time after clock: 3.819ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.104ns (frequency: 243.686MHz)
  Total number of paths / destination ports: 4116 / 553
-------------------------------------------------------------------------
Delay:               4.104ns (Levels of Logic = 2)
  Source:            wbIr_14 (FF)
  Destination:       gr_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: wbIr_14 to gr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   1.081  wbIr_14 (wbIr_14)
     LUT6:I1->O            4   0.254   0.684  _n1252_inv21_1 (_n1252_inv21)
     LUT5:I4->O           16   0.254   1.004  _n1540_inv1 (_n1540_inv)
     FDE:CE                    0.302          gr_0
    ----------------------------------------
    Total                      4.104ns (1.335ns logic, 2.769ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 324 / 321
-------------------------------------------------------------------------
Offset:              4.714ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       state (FF)
  Destination Clock: clock rising

  Data Path: reset to state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.228   0.714  reset_IBUF (reset_IBUF)
     INV:I->O            222   0.255   2.058  reset_inv761_INV_0 (reset_inv)
     FDR:R                     0.459          state
    ----------------------------------------
    Total                      4.714ns (1.942ns logic, 2.772ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.819ns (Levels of Logic = 1)
  Source:            smdr1_15 (FF)
  Destination:       dDataOut<15> (PAD)
  Source Clock:      clock rising

  Data Path: smdr1_15 to dDataOut<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   0.579  smdr1_15 (smdr1_15)
     OBUF:I->O                 2.715          dDataOut_15_OBUF (dDataOut<15>)
    ----------------------------------------
    Total                      3.819ns (3.240ns logic, 0.579ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.104|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.06 secs
 
--> 


Total memory usage is 365244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :    0 (   0 filtered)

