{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625765983707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625765983708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 14:39:43 2021 " "Processing started: Thu Jul 08 14:39:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625765983708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625765983708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mean_4_clocks -c mean_4_clocks " "Command: quartus_map --read_settings_files=on --write_settings_files=off mean_4_clocks -c mean_4_clocks" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625765983708 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1625765984087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mean_4_clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mean_4_clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mean_4_clocks-arch " "Found design unit 1: mean_4_clocks-arch" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625765984535 ""} { "Info" "ISGN_ENTITY_NAME" "1 mean_4_clocks " "Found entity 1: mean_4_clocks" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625765984535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625765984535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mean_4_clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mean_4_clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mean_4_clocks-test " "Found design unit 1: tb_mean_4_clocks-test" {  } { { "tb_mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/tb_mean_4_clocks.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625765984537 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mean_4_clocks " "Found entity 1: tb_mean_4_clocks" {  } { { "tb_mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/tb_mean_4_clocks.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625765984537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625765984537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mean_4_clocks " "Elaborating entity \"mean_4_clocks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625765984567 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[2\] GND " "Pin \"OUTPUT\[2\]\" is stuck at GND" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625765984920 "|mean_4_clocks|OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[3\] GND " "Pin \"OUTPUT\[3\]\" is stuck at GND" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625765984920 "|mean_4_clocks|OUTPUT[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1625765984920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625765985072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625765985072 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625765985103 "|mean_4_clocks|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[3\] " "No output dependent on input pin \"INPUT\[3\]\"" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625765985103 "|mean_4_clocks|INPUT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[2\] " "No output dependent on input pin \"INPUT\[2\]\"" {  } { { "mean_4_clocks.vhd" "" { Text "C:/altera/13.0sp1/aula6/mean_4_clocks.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625765985103 "|mean_4_clocks|INPUT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1625765985103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625765985104 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625765985104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625765985104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625765985104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625765985140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 14:39:45 2021 " "Processing ended: Thu Jul 08 14:39:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625765985140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625765985140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625765985140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625765985140 ""}
