<dec f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h' l='596' type='4'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h' l='1096' c='_ZN4llvm5X86II18getMemoryOperandNoEm'/>
<doc f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h' l='594'>/// RawFrmSrc - This form is for instructions that use the source index
    /// register SI/ESI/RSI with a possible segment override.</doc>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='405' c='_ZNK12_GLOBAL__N_113X86AsmBackend22determinePaddingPrefixERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp' l='725' c='_ZNK12_GLOBAL__N_116X86MCCodeEmitter14emitPrefixImplERjRKN4llvm6MCInstERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp' l='1453' c='_ZNK12_GLOBAL__N_116X86MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/X86/Target.cpp' l='183' c='_ZN4llvm8exegesisL20isInvalidMemoryInstrERKNS0_11InstructionE'/>
