{"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArrayDefinition\/init(name:size:elementType:)","interfaceLanguage":"swift"},"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"symbol","abstract":[{"text":"Creates a new ","type":"text"},{"code":"ArrayDefinition","type":"codeVoice"},{"text":" with the given name, size and element type.","type":"text"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/arraydefinition\/init(name:size:elementtype:)"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"symbolKind":"init","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"size"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"elementType"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Type","preciseIdentifier":"s:11VHDLParsing4TypeO"},{"kind":"text","text":")"}],"externalID":"s:11VHDLParsing15ArrayDefinitionV4name4size11elementTypeAcA12VariableNameV_SayAA10VectorSizeOGAA0G0Otcfc","roleHeading":"Initializer","title":"init(name:size:elementType:)","modules":[{"name":"VHDLParsing"}],"role":"symbol"},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":", ","kind":"text"},{"text":"size","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"VectorSize","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO"},{"text":"], ","kind":"text"},{"text":"elementType","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Type","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","preciseIdentifier":"s:11VHDLParsing4TypeO"},{"text":")","kind":"text"}]}]},{"kind":"parameters","parameters":[{"name":"name","content":[{"inlineContent":[{"type":"text","text":"The name of the array type."}],"type":"paragraph"}]},{"name":"size","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The size of the array."}]}]},{"name":"elementType","content":[{"inlineContent":[{"type":"text","text":"The type of the elements stored in the array."}],"type":"paragraph"}]}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArrayDefinition"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/ArrayDefinition":{"navigatorTitle":[{"kind":"identifier","text":"ArrayDefinition"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/arraydefinition","abstract":[{"text":"Definition of a new array type.","type":"text"}],"role":"symbol","title":"ArrayDefinition","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrayDefinition"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArrayDefinition","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ArrayDefinition/init(name:size:elementType:)":{"kind":"symbol","url":"\/documentation\/vhdlparsing\/arraydefinition\/init(name:size:elementtype:)","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"ArrayDefinition"},{"type":"text","text":" with the given name, size and element type."}],"role":"symbol","title":"init(name:size:elementType:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"size"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing10VectorSizeO","kind":"typeIdentifier","text":"VectorSize"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"elementType"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing4TypeO","kind":"typeIdentifier","text":"Type"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArrayDefinition\/init(name:size:elementType:)","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/Type":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Type"}],"title":"Type","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Type"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A type in "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlparsing\/type"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}