

================================================================
== Vitis HLS Report for 'generic_round_double_s'
================================================================
* Date:           Thu Apr 10 17:55:58 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        cicada_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  3.064 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.500 ns|  12.500 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:188]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_read" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 5 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 6 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.98ns)   --->   "%icmp_ln1019 = icmp_ult  i11 %tmp_253, i11 1022"   --->   Operation 7 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.98ns)   --->   "%icmp_ln1019_1 = icmp_ugt  i11 %tmp_253, i11 1075"   --->   Operation 8 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 52, i32 57"   --->   Operation 9 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln527 = zext i6 %index"   --->   Operation 10 'zext' 'zext_ln527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln527" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:208]   --->   Operation 11 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.26ns)   --->   "%mask = load i6 %mask_table_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:213]   --->   Operation 12 'load' 'mask' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%one_half_table_addr = getelementptr i53 %one_half_table, i64 0, i64 %zext_ln527" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:209]   --->   Operation 13 'getelementptr' 'one_half_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.26ns)   --->   "%one_half = load i6 %one_half_table_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:209]   --->   Operation 14 'load' 'one_half' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 15 [1/2] (2.26ns)   --->   "%mask = load i6 %mask_table_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:213]   --->   Operation 15 'load' 'mask' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_2 : Operation 16 [1/2] (2.26ns)   --->   "%one_half = load i6 %one_half_table_addr" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:209]   --->   Operation 16 'load' 'one_half' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 53> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 17 'bitselect' 'p_Result_s' <Predicate = (icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%p_Result_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_s, i63 0"   --->   Operation 18 'bitconcatenate' 'p_Result_34' <Predicate = (icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i53 %one_half" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:204]   --->   Operation 19 'zext' 'zext_ln204' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.81ns)   --->   "%data_V_1 = add i64 %zext_ln204, i64 %data_V"   --->   Operation 20 'add' 'data_V_1' <Predicate = (!icmp_ln1019)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%tmp_254 = trunc i64 %data_V_1"   --->   Operation 21 'trunc' 'tmp_254' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%xor_ln1481 = xor i52 %mask, i52 4503599627370495"   --->   Operation 22 'xor' 'xor_ln1481' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%xs_sig_V = and i52 %tmp_254, i52 %xor_ln1481"   --->   Operation 23 'and' 'xs_sig_V' <Predicate = (!icmp_ln1019)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %data_V_1, i32 52, i32 63"   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%p_Result_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %tmp, i52 %xs_sig_V"   --->   Operation 25 'bitconcatenate' 'p_Result_35' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln1019)   --->   "%select_ln1019 = select i1 %icmp_ln1019, i64 %p_Result_34, i64 %p_Result_35"   --->   Operation 26 'select' 'select_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.62ns) (out node of the LUT)   --->   "%bitcast_ln1019 = bitcast i64 %select_ln1019"   --->   Operation 27 'bitcast' 'bitcast_ln1019' <Predicate = true> <Delay = 0.62>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019_1)   --->   "%xor_ln1019 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 28 'xor' 'xor_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019_1)   --->   "%and_ln1019 = and i1 %icmp_ln1019_1, i1 %xor_ln1019"   --->   Operation 29 'and' 'and_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln1019_1 = select i1 %and_ln1019, i64 %x_read, i64 %bitcast_ln1019"   --->   Operation 30 'select' 'select_ln1019_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln216 = ret i64 %select_ln1019_1" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_round.h:216]   --->   Operation 31 'ret' 'ret_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read              (read          ) [ 0111]
data_V              (bitcast       ) [ 0111]
tmp_253             (partselect    ) [ 0000]
icmp_ln1019         (icmp          ) [ 0111]
icmp_ln1019_1       (icmp          ) [ 0111]
index               (partselect    ) [ 0000]
zext_ln527          (zext          ) [ 0000]
mask_table_addr     (getelementptr ) [ 0110]
one_half_table_addr (getelementptr ) [ 0110]
mask                (load          ) [ 0101]
one_half            (load          ) [ 0101]
p_Result_s          (bitselect     ) [ 0000]
p_Result_34         (bitconcatenate) [ 0000]
zext_ln204          (zext          ) [ 0000]
data_V_1            (add           ) [ 0000]
tmp_254             (trunc         ) [ 0000]
xor_ln1481          (xor           ) [ 0000]
xs_sig_V            (and           ) [ 0000]
tmp                 (partselect    ) [ 0000]
p_Result_35         (bitconcatenate) [ 0000]
select_ln1019       (select        ) [ 0000]
bitcast_ln1019      (bitcast       ) [ 0000]
xor_ln1019          (xor           ) [ 0000]
and_ln1019          (and           ) [ 0000]
select_ln1019_1     (select        ) [ 0000]
ret_ln216           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mask_table">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="one_half_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i12.i52"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="x_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mask_table_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="52" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="6" slack="0"/>
<pin id="50" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="0"/>
<pin id="55" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="one_half_table_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="53" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="6" slack="0"/>
<pin id="63" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="one_half_table_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="53" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_half/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_253_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="0" index="3" bw="7" slack="0"/>
<pin id="81" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_253/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln1019_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln1019_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="index_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="0" index="3" bw="7" slack="0"/>
<pin id="103" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln527_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln527/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Result_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="2"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_Result_34_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_34/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln204_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="53" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_V_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="53" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_V_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_254_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_254/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="xor_ln1481_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="52" slack="1"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1481/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="xs_sig_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="52" slack="0"/>
<pin id="148" dir="0" index="1" bw="52" slack="0"/>
<pin id="149" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="0" index="3" bw="7" slack="0"/>
<pin id="157" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_35_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="0" index="2" bw="52" slack="0"/>
<pin id="166" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln1019_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="2"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="0"/>
<pin id="174" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1019/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bitcast_ln1019_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1019/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xor_ln1019_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="2"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1019/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="and_ln1019_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1019/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln1019_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="2"/>
<pin id="194" dir="0" index="2" bw="64" slack="0"/>
<pin id="195" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1019_1/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="x_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="2"/>
<pin id="200" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="data_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="2"/>
<pin id="205" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="209" class="1005" name="icmp_ln1019_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="2"/>
<pin id="211" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln1019_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="2"/>
<pin id="217" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="mask_table_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="1"/>
<pin id="222" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="one_half_table_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="one_half_table_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="mask_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="52" slack="1"/>
<pin id="232" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="mask "/>
</bind>
</comp>

<comp id="235" class="1005" name="one_half_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="53" slack="1"/>
<pin id="237" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="one_half "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="40" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="72" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="76" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="76" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="72" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="98" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="141" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="132" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="152" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="146" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="121" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="162" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="177" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="40" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="206"><net_src comp="72" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="212"><net_src comp="86" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="218"><net_src comp="92" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="223"><net_src comp="46" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="228"><net_src comp="59" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="233"><net_src comp="53" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="238"><net_src comp="66" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_round<double> : x | {1 }
	Port: generic_round<double> : mask_table | {1 2 }
	Port: generic_round<double> : one_half_table | {1 2 }
  - Chain level:
	State 1
		tmp_253 : 1
		icmp_ln1019 : 2
		icmp_ln1019_1 : 2
		index : 1
		zext_ln527 : 2
		mask_table_addr : 3
		mask : 4
		one_half_table_addr : 3
		one_half : 4
	State 2
	State 3
		p_Result_34 : 1
		data_V_1 : 1
		tmp_254 : 2
		xs_sig_V : 3
		tmp : 2
		p_Result_35 : 3
		select_ln1019 : 4
		bitcast_ln1019 : 5
		select_ln1019_1 : 6
		ret_ln216 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|  select  |  select_ln1019_fu_170  |    0    |    64   |
|          | select_ln1019_1_fu_191 |    0    |    64   |
|----------|------------------------|---------|---------|
|    add   |     data_V_1_fu_132    |    0    |    71   |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln1481_fu_141   |    0    |    52   |
|          |    xor_ln1019_fu_181   |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |     xs_sig_V_fu_146    |    0    |    52   |
|          |    and_ln1019_fu_186   |    0    |    2    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln1019_fu_86   |    0    |    11   |
|          |   icmp_ln1019_1_fu_92  |    0    |    11   |
|----------|------------------------|---------|---------|
|   read   |    x_read_read_fu_40   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_253_fu_76     |    0    |    0    |
|partselect|       index_fu_98      |    0    |    0    |
|          |       tmp_fu_152       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln527_fu_108   |    0    |    0    |
|          |    zext_ln204_fu_129   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|    p_Result_s_fu_114   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|   p_Result_34_fu_121   |    0    |    0    |
|          |   p_Result_35_fu_162   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |     tmp_254_fu_137     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   329   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       data_V_reg_203      |   64   |
|   icmp_ln1019_1_reg_215   |    1   |
|    icmp_ln1019_reg_209    |    1   |
|        mask_reg_230       |   52   |
|  mask_table_addr_reg_220  |    6   |
|      one_half_reg_235     |   53   |
|one_half_table_addr_reg_225|    6   |
|       x_read_reg_198      |   64   |
+---------------------------+--------+
|           Total           |   247  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.688  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   329  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   247  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   247  |   347  |
+-----------+--------+--------+--------+
