/*
 * CMSIS Cortex-M+ Device Peripheral Access Layer Header File.
 * This file contains all the peripheral register's definitions, bits
 * definitions and memory mapping for ZB32L03x devices.
 * 
 * This file contains:
 * - Data structures and the address mapping for all peripherals
 * - Peripheral's registers declarations and bits definition
 *
 * @file     ZB32L030.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     25. May 2022
 * @note     Generated by SVDConv V3.3.38 on Wednesday, 25.05.2022 14:58:45
 *           from File './ZB32L030.svd',
 *           last modified on Wednesday, 25.05.2022 06:52:20
 */




// -------------------------  Register Item Address: MMP_ALIAS_DATA0  -----------------------------
// SVD Line: 91

unsigned int MMP_ALIAS_DATA0 __AT (0x00000000);



// -----------------------------  Register Item: MMP_ALIAS_DATA0  ---------------------------------
// SVD Line: 91

//  <item> SFDITEM_REG__MMP_ALIAS_DATA0
//    <name> DATA0 </name>
//    <i> [Bits 31..0] RW (@ 0x00000000) The first address </i>
//    <edit> 
//      <loc> ( (unsigned int)((MMP_ALIAS_DATA0 >> 0) & 0xFFFFFFFF), ((MMP_ALIAS_DATA0 = (MMP_ALIAS_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Peripheral View: MMP_ALIAS  -----------------------------------
// SVD Line: 81

//  <view> MMP_ALIAS
//    <name> MMP_ALIAS </name>
//    <item> SFDITEM_REG__MMP_ALIAS_DATA0 </item>
//  </view>
//  


// -------------------------  Register Item Address: EFLASH_MEM_DATA0  ----------------------------
// SVD Line: 91

unsigned int EFLASH_MEM_DATA0 __AT (0x00000000);



// -----------------------------  Register Item: EFLASH_MEM_DATA0  --------------------------------
// SVD Line: 91

//  <item> SFDITEM_REG__EFLASH_MEM_DATA0
//    <name> DATA0 </name>
//    <i> [Bits 31..0] RW (@ 0x00000000) The first address </i>
//    <edit> 
//      <loc> ( (unsigned int)((EFLASH_MEM_DATA0 >> 0) & 0xFFFFFFFF), ((EFLASH_MEM_DATA0 = (EFLASH_MEM_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Peripheral View: EFLASH_MEM  ----------------------------------
// SVD Line: 101

//  <view> EFLASH_MEM
//    <name> EFLASH_MEM </name>
//    <item> SFDITEM_REG__EFLASH_MEM_DATA0 </item>
//  </view>
//  


// -------------------------  Register Item Address: ESRAM_MEM_DATA0  -----------------------------
// SVD Line: 91

unsigned int ESRAM_MEM_DATA0 __AT (0x20000000);



// -----------------------------  Register Item: ESRAM_MEM_DATA0  ---------------------------------
// SVD Line: 91

//  <item> SFDITEM_REG__ESRAM_MEM_DATA0
//    <name> DATA0 </name>
//    <i> [Bits 31..0] RW (@ 0x20000000) The first address </i>
//    <edit> 
//      <loc> ( (unsigned int)((ESRAM_MEM_DATA0 >> 0) & 0xFFFFFFFF), ((ESRAM_MEM_DATA0 = (ESRAM_MEM_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Peripheral View: ESRAM_MEM  -----------------------------------
// SVD Line: 105

//  <view> ESRAM_MEM
//    <name> ESRAM_MEM </name>
//    <item> SFDITEM_REG__ESRAM_MEM_DATA0 </item>
//  </view>
//  


// --------------------------  Register Item Address: DEV_UID_DATA0  ------------------------------
// SVD Line: 91

unsigned int DEV_UID_DATA0 __AT (0x180000F0);



// ------------------------------  Register Item: DEV_UID_DATA0  ----------------------------------
// SVD Line: 91

//  <item> SFDITEM_REG__DEV_UID_DATA0
//    <name> DATA0 </name>
//    <i> [Bits 31..0] RW (@ 0x180000F0) The first address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DEV_UID_DATA0 >> 0) & 0xFFFFFFFF), ((DEV_UID_DATA0 = (DEV_UID_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Peripheral View: DEV_UID  ------------------------------------
// SVD Line: 109

//  <view> DEV_UID
//    <name> DEV_UID </name>
//    <item> SFDITEM_REG__DEV_UID_DATA0 </item>
//  </view>
//  


// ---------------------------  Register Item Address: OPA_OP1_CR0  -------------------------------
// SVD Line: 123

unsigned int OPA_OP1_CR0 __AT (0x40005400);



// ------------------------------  Field Item: OPA_OP1_CR0_OP1EN  ---------------------------------
// SVD Line: 131

//  <item> SFDITEM_FIELD__OPA_OP1_CR0_OP1EN
//    <name> OP1EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005400) OP1 Enable </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP1_CR0 ) </loc>
//      <o.0..0> OP1EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: OPA_OP1_CR0_SW1PVSS  --------------------------------
// SVD Line: 138

//  <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1PVSS
//    <name> SW1PVSS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005400) OP1 VP short to VSS </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP1_CR0 ) </loc>
//      <o.1..1> SW1PVSS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: OPA_OP1_CR0_SW1NVSS  --------------------------------
// SVD Line: 145

//  <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1NVSS
//    <name> SW1NVSS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005400) OP1 VN short to VSS </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP1_CR0 ) </loc>
//      <o.2..2> SW1NVSS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: OPA_OP1_CR0_SW1_0  ---------------------------------
// SVD Line: 152

//  <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1_0
//    <name> SW1_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005400) OP1 select configuration </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP1_CR0 ) </loc>
//      <o.16..16> SW1_0
//    </check>
//  </item>
//  


// ------------------------------  Field Item: OPA_OP1_CR0_SW1_1  ---------------------------------
// SVD Line: 159

//  <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1_1
//    <name> SW1_1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005400) OP1 select configuration </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP1_CR0 ) </loc>
//      <o.17..17> SW1_1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: OPA_OP1_CR0_SW1_2  ---------------------------------
// SVD Line: 166

//  <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1_2
//    <name> SW1_2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005400) OP1 select configuration </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP1_CR0 ) </loc>
//      <o.18..18> SW1_2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: OPA_OP1_CR0_SW1_7  ---------------------------------
// SVD Line: 173

//  <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1_7
//    <name> SW1_7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005400) OP1 select configuration </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP1_CR0 ) </loc>
//      <o.23..23> SW1_7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: OPA_OP1_CR0_SW12EN  ---------------------------------
// SVD Line: 180

//  <item> SFDITEM_FIELD__OPA_OP1_CR0_SW12EN
//    <name> SW12EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40005400) OP1 output to OP2 input </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP1_CR0 ) </loc>
//      <o.31..31> SW12EN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: OPA_OP1_CR0  ----------------------------------
// SVD Line: 123

//  <rtree> SFDITEM_REG__OPA_OP1_CR0
//    <name> OP1_CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005400) OP1 Control Register 0 </i>
//    <loc> ( (unsigned int)((OPA_OP1_CR0 >> 0) & 0xFFFFFFFF), ((OPA_OP1_CR0 = (OPA_OP1_CR0 & ~(0x80870007UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80870007) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPA_OP1_CR0_OP1EN </item>
//    <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1PVSS </item>
//    <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1NVSS </item>
//    <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1_0 </item>
//    <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1_1 </item>
//    <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1_2 </item>
//    <item> SFDITEM_FIELD__OPA_OP1_CR0_SW1_7 </item>
//    <item> SFDITEM_FIELD__OPA_OP1_CR0_SW12EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: OPA_OP2_CR0  -------------------------------
// SVD Line: 189

unsigned int OPA_OP2_CR0 __AT (0x40005404);



// ------------------------------  Field Item: OPA_OP2_CR0_OP2EN  ---------------------------------
// SVD Line: 197

//  <item> SFDITEM_FIELD__OPA_OP2_CR0_OP2EN
//    <name> OP2EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005404) OP2 Enable </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP2_CR0 ) </loc>
//      <o.0..0> OP2EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: OPA_OP2_CR0_SW2PVSS  --------------------------------
// SVD Line: 204

//  <item> SFDITEM_FIELD__OPA_OP2_CR0_SW2PVSS
//    <name> SW2PVSS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005404) OP2 VP short to VSS </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP2_CR0 ) </loc>
//      <o.1..1> SW2PVSS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: OPA_OP2_CR0_SW2NVSS  --------------------------------
// SVD Line: 211

//  <item> SFDITEM_FIELD__OPA_OP2_CR0_SW2NVSS
//    <name> SW2NVSS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005404) OP2 VN short to VSS </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OP2_CR0 ) </loc>
//      <o.2..2> SW2NVSS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: OPA_OP2_CR0_SW2  ----------------------------------
// SVD Line: 218

//  <item> SFDITEM_FIELD__OPA_OP2_CR0_SW2
//    <name> SW2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40005404) OP2 select configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPA_OP2_CR0 >> 16) & 0xFF), ((OPA_OP2_CR0 = (OPA_OP2_CR0 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: OPA_OP2_CR0  ----------------------------------
// SVD Line: 189

//  <rtree> SFDITEM_REG__OPA_OP2_CR0
//    <name> OP2_CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005404) OP2 Control Register 0 </i>
//    <loc> ( (unsigned int)((OPA_OP2_CR0 >> 0) & 0xFFFFFFFF), ((OPA_OP2_CR0 = (OPA_OP2_CR0 & ~(0xFF0007UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF0007) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPA_OP2_CR0_OP2EN </item>
//    <item> SFDITEM_FIELD__OPA_OP2_CR0_SW2PVSS </item>
//    <item> SFDITEM_FIELD__OPA_OP2_CR0_SW2NVSS </item>
//    <item> SFDITEM_FIELD__OPA_OP2_CR0_SW2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: OPA_OPDAC_CR  ------------------------------
// SVD Line: 227

unsigned int OPA_OPDAC_CR __AT (0x40005408);



// -----------------------------  Field Item: OPA_OPDAC_CR_OPDAC  ---------------------------------
// SVD Line: 235

//  <item> SFDITEM_FIELD__OPA_OPDAC_CR_OPDAC
//    <name> OPDAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005408) Enable OPA use DAC_C0O voltage output </i>
//    <edit> 
//      <loc> ( (unsigned char)((OPA_OPDAC_CR >> 0) & 0x3F), ((OPA_OPDAC_CR = (OPA_OPDAC_CR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: OPA_OPDAC_CR_OPDAC_EN  -------------------------------
// SVD Line: 242

//  <item> SFDITEM_FIELD__OPA_OPDAC_CR_OPDAC_EN
//    <name> OPDAC_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005408) OPA DAC control Enable </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OPDAC_CR ) </loc>
//      <o.8..8> OPDAC_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: OPA_OPDAC_CR_OPDAC_BUF_EN  -----------------------------
// SVD Line: 249

//  <item> SFDITEM_FIELD__OPA_OPDAC_CR_OPDAC_BUF_EN
//    <name> OPDAC_BUF_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005408) OPA DAC buffer control Enable </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OPDAC_CR ) </loc>
//      <o.9..9> OPDAC_BUF_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OPA_OPDAC_CR_OPDAC_VREF  ------------------------------
// SVD Line: 256

//  <item> SFDITEM_FIELD__OPA_OPDAC_CR_OPDAC_VREF
//    <name> OPDAC_VREF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005408) OPA DAC reference voltage select </i>
//    <check> 
//      <loc> ( (unsigned int) OPA_OPDAC_CR ) </loc>
//      <o.10..10> OPDAC_VREF
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: OPA_OPDAC_CR  ----------------------------------
// SVD Line: 227

//  <rtree> SFDITEM_REG__OPA_OPDAC_CR
//    <name> OPDAC_CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005408) DAC (OP1/OP2) Contorl Registet </i>
//    <loc> ( (unsigned int)((OPA_OPDAC_CR >> 0) & 0xFFFFFFFF), ((OPA_OPDAC_CR = (OPA_OPDAC_CR & ~(0x73FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x73F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OPA_OPDAC_CR_OPDAC </item>
//    <item> SFDITEM_FIELD__OPA_OPDAC_CR_OPDAC_EN </item>
//    <item> SFDITEM_FIELD__OPA_OPDAC_CR_OPDAC_BUF_EN </item>
//    <item> SFDITEM_FIELD__OPA_OPDAC_CR_OPDAC_VREF </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: OPA  --------------------------------------
// SVD Line: 113

//  <view> OPA
//    <name> OPA </name>
//    <item> SFDITEM_REG__OPA_OP1_CR0 </item>
//    <item> SFDITEM_REG__OPA_OP2_CR0 </item>
//    <item> SFDITEM_REG__OPA_OPDAC_CR </item>
//  </view>
//  


// ------------------------------  Register Item Address: VC_CR0  ---------------------------------
// SVD Line: 281

unsigned int VC_CR0 __AT (0x40004080);



// -------------------------------  Field Item: VC_CR0_VPxINSEL  ----------------------------------
// SVD Line: 289

//  <item> SFDITEM_FIELD__VC_CR0_VPxINSEL
//    <name> VPxINSEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004080) \nInput Voltage '+' select\n0 : Reserved - do not use\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : VC_P4 = VC_P4 input channel\n5 : VC_P5 = VC_P5 input channel\n6 : VC_P6 = VC_P6 input channel\n7 : VC_P7 = VC_P7 input channel\n8 : VC_P8 = VC_P8 input channel\n9 : VC_P9 = VC_P9 input channel\n10 : VC_P10 = VC_P10 input channel\n11 : VC_P11 = VC_P11 input channel\n12 : VC_P12 = VC_P12 input channel\n13 : VC_P13 = VC_P13 input channel\n14 : VC_P14 = VC_P14 input channel\n15 : VC_P15 = VC_P15 input channel </i>
//    <combo> 
//      <loc> ( (unsigned int) VC_CR0 ) </loc>
//      <o.3..0> VPxINSEL
//        <0=> 0: 
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: VC_P4 = VC_P4 input channel
//        <5=> 5: VC_P5 = VC_P5 input channel
//        <6=> 6: VC_P6 = VC_P6 input channel
//        <7=> 7: VC_P7 = VC_P7 input channel
//        <8=> 8: VC_P8 = VC_P8 input channel
//        <9=> 9: VC_P9 = VC_P9 input channel
//        <10=> 10: VC_P10 = VC_P10 input channel
//        <11=> 11: VC_P11 = VC_P11 input channel
//        <12=> 12: VC_P12 = VC_P12 input channel
//        <13=> 13: VC_P13 = VC_P13 input channel
//        <14=> 14: VC_P14 = VC_P14 input channel
//        <15=> 15: VC_P15 = VC_P15 input channel
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: VC_CR0_VNxINSEL  ----------------------------------
// SVD Line: 358

//  <item> SFDITEM_FIELD__VC_CR0_VNxINSEL
//    <name> VNxINSEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40004080) \nInput Voltage '-' select\n0 : VC_N0 = VC_N0 input channel\n1 : VC_N1 = VC_N0=1 input channel\n2 : VC_N2 = VC_N2 input channel\n3 : VC_N3 = VC_N3 input channel\n4 : VC_N4 = VC_N4 input channel\n5 : VC_N5 = VC_N5 input channel\n6 : VC_N6 = VC_N6 input channel\n7 : VC_N7 = VC_N7 input channel\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : VC_N10 = VC_N10 input channel\n11 : VC_N11 = VC_N11 (DAC0O) input channel\n12 : Reserved - do not use\n13 : VC_N13 = VC_N13 (1.2V) input channel\n14 : VC_N14 = VC_N14 (ADCVREF) input channel\n15 : VC_N15 = VC_N15 (VCAP) input channel </i>
//    <combo> 
//      <loc> ( (unsigned int) VC_CR0 ) </loc>
//      <o.11..8> VNxINSEL
//        <0=> 0: VC_N0 = VC_N0 input channel
//        <1=> 1: VC_N1 = VC_N0=1 input channel
//        <2=> 2: VC_N2 = VC_N2 input channel
//        <3=> 3: VC_N3 = VC_N3 input channel
//        <4=> 4: VC_N4 = VC_N4 input channel
//        <5=> 5: VC_N5 = VC_N5 input channel
//        <6=> 6: VC_N6 = VC_N6 input channel
//        <7=> 7: VC_N7 = VC_N7 input channel
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: VC_N10 = VC_N10 input channel
//        <11=> 11: VC_N11 = VC_N11 (DAC0O) input channel
//        <12=> 12: 
//        <13=> 13: VC_N13 = VC_N13 (1.2V) input channel
//        <14=> 14: VC_N14 = VC_N14 (ADCVREF) input channel
//        <15=> 15: VC_N15 = VC_N15 (VCAP) input channel
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: VC_CR0_DACVREF  -----------------------------------
// SVD Line: 432

//  <item> SFDITEM_FIELD__VC_CR0_DACVREF
//    <name> DACVREF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004080) DAC Vref </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR0 ) </loc>
//      <o.12..12> DACVREF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC_CR0_DAC_CxO  -----------------------------------
// SVD Line: 439

//  <item> SFDITEM_FIELD__VC_CR0_DAC_CxO
//    <name> DAC_CxO </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x40004080) DAC Voltage output </i>
//    <edit> 
//      <loc> ( (unsigned char)((VC_CR0 >> 16) & 0x3F), ((VC_CR0 = (VC_CR0 & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: VC_CR0_DAC_CxEN  ----------------------------------
// SVD Line: 446

//  <item> SFDITEM_FIELD__VC_CR0_DAC_CxEN
//    <name> DAC_CxEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40004080) DAC Cx (x=0,1) enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR0 ) </loc>
//      <o.22..22> DAC_CxEN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: VC_CR0  -------------------------------------
// SVD Line: 281

//  <rtree> SFDITEM_REG__VC_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004080) VC Control 0 </i>
//    <loc> ( (unsigned int)((VC_CR0 >> 0) & 0xFFFFFFFF), ((VC_CR0 = (VC_CR0 & ~(0x7F1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC_CR0_VPxINSEL </item>
//    <item> SFDITEM_FIELD__VC_CR0_VNxINSEL </item>
//    <item> SFDITEM_FIELD__VC_CR0_DACVREF </item>
//    <item> SFDITEM_FIELD__VC_CR0_DAC_CxO </item>
//    <item> SFDITEM_FIELD__VC_CR0_DAC_CxEN </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: VC_CR1  ---------------------------------
// SVD Line: 455

unsigned int VC_CR1 __AT (0x40004084);



// ---------------------------------  Field Item: VC_CR1_VCEN  ------------------------------------
// SVD Line: 463

//  <item> SFDITEM_FIELD__VC_CR1_VCEN
//    <name> VCEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004084) VC Enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR1 ) </loc>
//      <o.0..0> VCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC_CR1_VCHY_EN  -----------------------------------
// SVD Line: 470

//  <item> SFDITEM_FIELD__VC_CR1_VCHY_EN
//    <name> VCHY_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004084) VC Hysteresis Enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR1 ) </loc>
//      <o.1..1> VCHY_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC_CR1_FLTCLK_SEL  ---------------------------------
// SVD Line: 477

//  <item> SFDITEM_FIELD__VC_CR1_FLTCLK_SEL
//    <name> FLTCLK_SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40004084) Filter clock select </i>
//    <edit> 
//      <loc> ( (unsigned char)((VC_CR1 >> 2) & 0x3), ((VC_CR1 = (VC_CR1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: VC_CR1_FLTEN  ------------------------------------
// SVD Line: 484

//  <item> SFDITEM_FIELD__VC_CR1_FLTEN
//    <name> FLTEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004084) Digital Filter enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR1 ) </loc>
//      <o.8..8> FLTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC_CR1_FALLINTEN  ----------------------------------
// SVD Line: 491

//  <item> SFDITEM_FIELD__VC_CR1_FALLINTEN
//    <name> FALLINTEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004084) Falling interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR1 ) </loc>
//      <o.12..12> FALLINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC_CR1_RISEINTEN  ----------------------------------
// SVD Line: 498

//  <item> SFDITEM_FIELD__VC_CR1_RISEINTEN
//    <name> RISEINTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004084) Rising interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR1 ) </loc>
//      <o.13..13> RISEINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC_CR1_HIGHINTEN  ----------------------------------
// SVD Line: 505

//  <item> SFDITEM_FIELD__VC_CR1_HIGHINTEN
//    <name> HIGHINTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004084) High level interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR1 ) </loc>
//      <o.14..14> HIGHINTEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: VC_CR1_INT_EN  -----------------------------------
// SVD Line: 512

//  <item> SFDITEM_FIELD__VC_CR1_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004084) Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_CR1 ) </loc>
//      <o.15..15> INT_EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC_CR1_FLT_NUM  -----------------------------------
// SVD Line: 519

//  <item> SFDITEM_FIELD__VC_CR1_FLT_NUM
//    <name> FLT_NUM </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40004084) Sample counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((VC_CR1 >> 16) & 0xFFFF), ((VC_CR1 = (VC_CR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: VC_CR1  -------------------------------------
// SVD Line: 455

//  <rtree> SFDITEM_REG__VC_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004084) VC Control 1 </i>
//    <loc> ( (unsigned int)((VC_CR1 >> 0) & 0xFFFFFFFF), ((VC_CR1 = (VC_CR1 & ~(0xFFFFF10FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF10F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC_CR1_VCEN </item>
//    <item> SFDITEM_FIELD__VC_CR1_VCHY_EN </item>
//    <item> SFDITEM_FIELD__VC_CR1_FLTCLK_SEL </item>
//    <item> SFDITEM_FIELD__VC_CR1_FLTEN </item>
//    <item> SFDITEM_FIELD__VC_CR1_FALLINTEN </item>
//    <item> SFDITEM_FIELD__VC_CR1_RISEINTEN </item>
//    <item> SFDITEM_FIELD__VC_CR1_HIGHINTEN </item>
//    <item> SFDITEM_FIELD__VC_CR1_INT_EN </item>
//    <item> SFDITEM_FIELD__VC_CR1_FLT_NUM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: VC_OUTCFG  --------------------------------
// SVD Line: 528

unsigned int VC_OUTCFG __AT (0x40004088);



// -----------------------------  Field Item: VC_OUTCFG_INV_TIMX  ---------------------------------
// SVD Line: 536

//  <item> SFDITEM_FIELD__VC_OUTCFG_INV_TIMX
//    <name> INV_TIMX </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004088) INV TIMX </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.0..0> INV_TIMX
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC_OUTCFG_TIM10_EN  ---------------------------------
// SVD Line: 543

//  <item> SFDITEM_FIELD__VC_OUTCFG_TIM10_EN
//    <name> TIM10_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004088) TIM10 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.1..1> TIM10_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC_OUTCFG_TIM11_EN  ---------------------------------
// SVD Line: 550

//  <item> SFDITEM_FIELD__VC_OUTCFG_TIM11_EN
//    <name> TIM11_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004088) TIM11 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.2..2> TIM11_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC_OUTCFG_LPTIM_EN  ---------------------------------
// SVD Line: 557

//  <item> SFDITEM_FIELD__VC_OUTCFG_LPTIM_EN
//    <name> LPTIM_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004088) LPTIM enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.4..4> LPTIM_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC_OUTCFG_LPTIMEXT_EN  -------------------------------
// SVD Line: 564

//  <item> SFDITEM_FIELD__VC_OUTCFG_LPTIMEXT_EN
//    <name> LPTIMEXT_EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004088) LPTIMEXT enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.5..5> LPTIMEXT_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC_OUTCFG_INV_PCA  ---------------------------------
// SVD Line: 571

//  <item> SFDITEM_FIELD__VC_OUTCFG_INV_PCA
//    <name> INV_PCA </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004088) INV PCA </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.6..6> INV_PCA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC_OUTCFG_PCACAP0_EN  --------------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__VC_OUTCFG_PCACAP0_EN
//    <name> PCACAP0_EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004088) PCACAP0 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.7..7> PCACAP0_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC_OUTCFG_PCAECI_EN  --------------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__VC_OUTCFG_PCAECI_EN
//    <name> PCAECI_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004088) PCAECI enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.8..8> PCAECI_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC_OUTCFG_INV_TM1CH1  --------------------------------
// SVD Line: 592

//  <item> SFDITEM_FIELD__VC_OUTCFG_INV_TM1CH1
//    <name> INV_TM1CH1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004088) INV TM1CH1 </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.9..9> INV_TM1CH1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC_OUTCFG_TM1CH1_EN  --------------------------------
// SVD Line: 599

//  <item> SFDITEM_FIELD__VC_OUTCFG_TM1CH1_EN
//    <name> TM1CH1_EN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004088) TM1CH1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.10..10> TM1CH1_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC_OUTCFG_INV_TM1CH2  --------------------------------
// SVD Line: 606

//  <item> SFDITEM_FIELD__VC_OUTCFG_INV_TM1CH2
//    <name> INV_TM1CH2 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004088) INV TM1CH2 </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.11..11> INV_TM1CH2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC_OUTCFG_TM1CH2_EN  --------------------------------
// SVD Line: 613

//  <item> SFDITEM_FIELD__VC_OUTCFG_TM1CH2_EN
//    <name> TM1CH2_EN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004088) TM1CH2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.12..12> TM1CH2_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC_OUTCFG_INV_TM1CH3  --------------------------------
// SVD Line: 620

//  <item> SFDITEM_FIELD__VC_OUTCFG_INV_TM1CH3
//    <name> INV_TM1CH3 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004088) INV TM1CH3 </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.13..13> INV_TM1CH3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC_OUTCFG_TIM1CH3_EN  --------------------------------
// SVD Line: 627

//  <item> SFDITEM_FIELD__VC_OUTCFG_TIM1CH3_EN
//    <name> TIM1CH3_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004088) TIM1CH3 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.14..14> TIM1CH3_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC_OUTCFG_INV_TM1CH4  --------------------------------
// SVD Line: 634

//  <item> SFDITEM_FIELD__VC_OUTCFG_INV_TM1CH4
//    <name> INV_TM1CH4 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004088) INV TM1CH4 </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.15..15> INV_TM1CH4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC_OUTCFG_TM1CH4_EN  --------------------------------
// SVD Line: 641

//  <item> SFDITEM_FIELD__VC_OUTCFG_TM1CH4_EN
//    <name> TM1CH4_EN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40004088) TM1CH4 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.16..16> TM1CH4_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC_OUTCFG_TM1BKE  ----------------------------------
// SVD Line: 648

//  <item> SFDITEM_FIELD__VC_OUTCFG_TM1BKE
//    <name> TM1BKE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40004088) TM1 brake </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.17..17> TM1BKE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC_OUTCFG_INV_PAD  ---------------------------------
// SVD Line: 655

//  <item> SFDITEM_FIELD__VC_OUTCFG_INV_PAD
//    <name> INV_PAD </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40004088) INV PAD output </i>
//    <check> 
//      <loc> ( (unsigned int) VC_OUTCFG ) </loc>
//      <o.18..18> INV_PAD
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: VC_OUTCFG  -----------------------------------
// SVD Line: 528

//  <rtree> SFDITEM_REG__VC_OUTCFG
//    <name> OUTCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004088) VC Output Config </i>
//    <loc> ( (unsigned int)((VC_OUTCFG >> 0) & 0xFFFFFFFF), ((VC_OUTCFG = (VC_OUTCFG & ~(0x7FFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC_OUTCFG_INV_TIMX </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_TIM10_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_TIM11_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_LPTIM_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_LPTIMEXT_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_INV_PCA </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_PCACAP0_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_PCAECI_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_INV_TM1CH1 </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_TM1CH1_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_INV_TM1CH2 </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_TM1CH2_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_INV_TM1CH3 </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_TIM1CH3_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_INV_TM1CH4 </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_TM1CH4_EN </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_TM1BKE </item>
//    <item> SFDITEM_FIELD__VC_OUTCFG_INV_PAD </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: VC_SR  ----------------------------------
// SVD Line: 664

unsigned int VC_SR __AT (0x4000408C);



// ---------------------------------  Field Item: VC_SR_INTF  -------------------------------------
// SVD Line: 672

//  <item> SFDITEM_FIELD__VC_SR_INTF
//    <name> INTF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000408C) VC interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) VC_SR ) </loc>
//      <o.0..0> INTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC_SR_VC_FLOUT  -----------------------------------
// SVD Line: 679

//  <item> SFDITEM_FIELD__VC_SR_VC_FLOUT
//    <name> VC_FLOUT </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000408C) VC filter output </i>
//    <check> 
//      <loc> ( (unsigned int) VC_SR ) </loc>
//      <o.1..1> VC_FLOUT
//    </check>
//  </item>
//  


// ----------------------------------  Register RTree: VC_SR  -------------------------------------
// SVD Line: 664

//  <rtree> SFDITEM_REG__VC_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000408C) VC Status Register </i>
//    <loc> ( (unsigned int)((VC_SR >> 0) & 0xFFFFFFFF), ((VC_SR = (VC_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC_SR_INTF </item>
//    <item> SFDITEM_FIELD__VC_SR_VC_FLOUT </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: VC  --------------------------------------
// SVD Line: 267

//  <view> VC
//    <name> VC </name>
//    <item> SFDITEM_REG__VC_CR0 </item>
//    <item> SFDITEM_REG__VC_CR1 </item>
//    <item> SFDITEM_REG__VC_OUTCFG </item>
//    <item> SFDITEM_REG__VC_SR </item>
//  </view>
//  


// -----------------------------  Register Item Address: VC0_CR0  ---------------------------------
// SVD Line: 281

unsigned int VC0_CR0 __AT (0x40004080);



// ------------------------------  Field Item: VC0_CR0_VPxINSEL  ----------------------------------
// SVD Line: 289

//  <item> SFDITEM_FIELD__VC0_CR0_VPxINSEL
//    <name> VPxINSEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004080) \nInput Voltage '+' select\n0 : Reserved - do not use\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : VC_P4 = VC_P4 input channel\n5 : VC_P5 = VC_P5 input channel\n6 : VC_P6 = VC_P6 input channel\n7 : VC_P7 = VC_P7 input channel\n8 : VC_P8 = VC_P8 input channel\n9 : VC_P9 = VC_P9 input channel\n10 : VC_P10 = VC_P10 input channel\n11 : VC_P11 = VC_P11 input channel\n12 : VC_P12 = VC_P12 input channel\n13 : VC_P13 = VC_P13 input channel\n14 : VC_P14 = VC_P14 input channel\n15 : VC_P15 = VC_P15 input channel </i>
//    <combo> 
//      <loc> ( (unsigned int) VC0_CR0 ) </loc>
//      <o.3..0> VPxINSEL
//        <0=> 0: 
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: VC_P4 = VC_P4 input channel
//        <5=> 5: VC_P5 = VC_P5 input channel
//        <6=> 6: VC_P6 = VC_P6 input channel
//        <7=> 7: VC_P7 = VC_P7 input channel
//        <8=> 8: VC_P8 = VC_P8 input channel
//        <9=> 9: VC_P9 = VC_P9 input channel
//        <10=> 10: VC_P10 = VC_P10 input channel
//        <11=> 11: VC_P11 = VC_P11 input channel
//        <12=> 12: VC_P12 = VC_P12 input channel
//        <13=> 13: VC_P13 = VC_P13 input channel
//        <14=> 14: VC_P14 = VC_P14 input channel
//        <15=> 15: VC_P15 = VC_P15 input channel
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: VC0_CR0_VNxINSEL  ----------------------------------
// SVD Line: 358

//  <item> SFDITEM_FIELD__VC0_CR0_VNxINSEL
//    <name> VNxINSEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40004080) \nInput Voltage '-' select\n0 : VC_N0 = VC_N0 input channel\n1 : VC_N1 = VC_N0=1 input channel\n2 : VC_N2 = VC_N2 input channel\n3 : VC_N3 = VC_N3 input channel\n4 : VC_N4 = VC_N4 input channel\n5 : VC_N5 = VC_N5 input channel\n6 : VC_N6 = VC_N6 input channel\n7 : VC_N7 = VC_N7 input channel\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : VC_N10 = VC_N10 input channel\n11 : VC_N11 = VC_N11 (DAC0O) input channel\n12 : Reserved - do not use\n13 : VC_N13 = VC_N13 (1.2V) input channel\n14 : VC_N14 = VC_N14 (ADCVREF) input channel\n15 : VC_N15 = VC_N15 (VCAP) input channel </i>
//    <combo> 
//      <loc> ( (unsigned int) VC0_CR0 ) </loc>
//      <o.11..8> VNxINSEL
//        <0=> 0: VC_N0 = VC_N0 input channel
//        <1=> 1: VC_N1 = VC_N0=1 input channel
//        <2=> 2: VC_N2 = VC_N2 input channel
//        <3=> 3: VC_N3 = VC_N3 input channel
//        <4=> 4: VC_N4 = VC_N4 input channel
//        <5=> 5: VC_N5 = VC_N5 input channel
//        <6=> 6: VC_N6 = VC_N6 input channel
//        <7=> 7: VC_N7 = VC_N7 input channel
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: VC_N10 = VC_N10 input channel
//        <11=> 11: VC_N11 = VC_N11 (DAC0O) input channel
//        <12=> 12: 
//        <13=> 13: VC_N13 = VC_N13 (1.2V) input channel
//        <14=> 14: VC_N14 = VC_N14 (ADCVREF) input channel
//        <15=> 15: VC_N15 = VC_N15 (VCAP) input channel
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: VC0_CR0_DACVREF  ----------------------------------
// SVD Line: 432

//  <item> SFDITEM_FIELD__VC0_CR0_DACVREF
//    <name> DACVREF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004080) DAC Vref </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR0 ) </loc>
//      <o.12..12> DACVREF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC0_CR0_DAC_CxO  ----------------------------------
// SVD Line: 439

//  <item> SFDITEM_FIELD__VC0_CR0_DAC_CxO
//    <name> DAC_CxO </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x40004080) DAC Voltage output </i>
//    <edit> 
//      <loc> ( (unsigned char)((VC0_CR0 >> 16) & 0x3F), ((VC0_CR0 = (VC0_CR0 & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: VC0_CR0_DAC_CxEN  ----------------------------------
// SVD Line: 446

//  <item> SFDITEM_FIELD__VC0_CR0_DAC_CxEN
//    <name> DAC_CxEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40004080) DAC Cx (x=0,1) enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR0 ) </loc>
//      <o.22..22> DAC_CxEN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: VC0_CR0  ------------------------------------
// SVD Line: 281

//  <rtree> SFDITEM_REG__VC0_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004080) VC Control 0 </i>
//    <loc> ( (unsigned int)((VC0_CR0 >> 0) & 0xFFFFFFFF), ((VC0_CR0 = (VC0_CR0 & ~(0x7F1F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F1F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC0_CR0_VPxINSEL </item>
//    <item> SFDITEM_FIELD__VC0_CR0_VNxINSEL </item>
//    <item> SFDITEM_FIELD__VC0_CR0_DACVREF </item>
//    <item> SFDITEM_FIELD__VC0_CR0_DAC_CxO </item>
//    <item> SFDITEM_FIELD__VC0_CR0_DAC_CxEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: VC0_CR1  ---------------------------------
// SVD Line: 455

unsigned int VC0_CR1 __AT (0x40004084);



// --------------------------------  Field Item: VC0_CR1_VCEN  ------------------------------------
// SVD Line: 463

//  <item> SFDITEM_FIELD__VC0_CR1_VCEN
//    <name> VCEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004084) VC Enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR1 ) </loc>
//      <o.0..0> VCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC0_CR1_VCHY_EN  ----------------------------------
// SVD Line: 470

//  <item> SFDITEM_FIELD__VC0_CR1_VCHY_EN
//    <name> VCHY_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004084) VC Hysteresis Enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR1 ) </loc>
//      <o.1..1> VCHY_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC0_CR1_FLTCLK_SEL  ---------------------------------
// SVD Line: 477

//  <item> SFDITEM_FIELD__VC0_CR1_FLTCLK_SEL
//    <name> FLTCLK_SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40004084) Filter clock select </i>
//    <edit> 
//      <loc> ( (unsigned char)((VC0_CR1 >> 2) & 0x3), ((VC0_CR1 = (VC0_CR1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: VC0_CR1_FLTEN  -----------------------------------
// SVD Line: 484

//  <item> SFDITEM_FIELD__VC0_CR1_FLTEN
//    <name> FLTEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004084) Digital Filter enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR1 ) </loc>
//      <o.8..8> FLTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC0_CR1_FALLINTEN  ---------------------------------
// SVD Line: 491

//  <item> SFDITEM_FIELD__VC0_CR1_FALLINTEN
//    <name> FALLINTEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004084) Falling interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR1 ) </loc>
//      <o.12..12> FALLINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC0_CR1_RISEINTEN  ---------------------------------
// SVD Line: 498

//  <item> SFDITEM_FIELD__VC0_CR1_RISEINTEN
//    <name> RISEINTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004084) Rising interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR1 ) </loc>
//      <o.13..13> RISEINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC0_CR1_HIGHINTEN  ---------------------------------
// SVD Line: 505

//  <item> SFDITEM_FIELD__VC0_CR1_HIGHINTEN
//    <name> HIGHINTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004084) High level interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR1 ) </loc>
//      <o.14..14> HIGHINTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC0_CR1_INT_EN  -----------------------------------
// SVD Line: 512

//  <item> SFDITEM_FIELD__VC0_CR1_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004084) Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_CR1 ) </loc>
//      <o.15..15> INT_EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC0_CR1_FLT_NUM  ----------------------------------
// SVD Line: 519

//  <item> SFDITEM_FIELD__VC0_CR1_FLT_NUM
//    <name> FLT_NUM </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40004084) Sample counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((VC0_CR1 >> 16) & 0xFFFF), ((VC0_CR1 = (VC0_CR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: VC0_CR1  ------------------------------------
// SVD Line: 455

//  <rtree> SFDITEM_REG__VC0_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004084) VC Control 1 </i>
//    <loc> ( (unsigned int)((VC0_CR1 >> 0) & 0xFFFFFFFF), ((VC0_CR1 = (VC0_CR1 & ~(0xFFFFF10FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF10F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC0_CR1_VCEN </item>
//    <item> SFDITEM_FIELD__VC0_CR1_VCHY_EN </item>
//    <item> SFDITEM_FIELD__VC0_CR1_FLTCLK_SEL </item>
//    <item> SFDITEM_FIELD__VC0_CR1_FLTEN </item>
//    <item> SFDITEM_FIELD__VC0_CR1_FALLINTEN </item>
//    <item> SFDITEM_FIELD__VC0_CR1_RISEINTEN </item>
//    <item> SFDITEM_FIELD__VC0_CR1_HIGHINTEN </item>
//    <item> SFDITEM_FIELD__VC0_CR1_INT_EN </item>
//    <item> SFDITEM_FIELD__VC0_CR1_FLT_NUM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: VC0_OUTCFG  -------------------------------
// SVD Line: 528

unsigned int VC0_OUTCFG __AT (0x40004088);



// -----------------------------  Field Item: VC0_OUTCFG_INV_TIMX  --------------------------------
// SVD Line: 536

//  <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TIMX
//    <name> INV_TIMX </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004088) INV TIMX </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.0..0> INV_TIMX
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC0_OUTCFG_TIM10_EN  --------------------------------
// SVD Line: 543

//  <item> SFDITEM_FIELD__VC0_OUTCFG_TIM10_EN
//    <name> TIM10_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004088) TIM10 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.1..1> TIM10_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC0_OUTCFG_TIM11_EN  --------------------------------
// SVD Line: 550

//  <item> SFDITEM_FIELD__VC0_OUTCFG_TIM11_EN
//    <name> TIM11_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004088) TIM11 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.2..2> TIM11_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC0_OUTCFG_LPTIM_EN  --------------------------------
// SVD Line: 557

//  <item> SFDITEM_FIELD__VC0_OUTCFG_LPTIM_EN
//    <name> LPTIM_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004088) LPTIM enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.4..4> LPTIM_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: VC0_OUTCFG_LPTIMEXT_EN  -------------------------------
// SVD Line: 564

//  <item> SFDITEM_FIELD__VC0_OUTCFG_LPTIMEXT_EN
//    <name> LPTIMEXT_EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004088) LPTIMEXT enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.5..5> LPTIMEXT_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC0_OUTCFG_INV_PCA  ---------------------------------
// SVD Line: 571

//  <item> SFDITEM_FIELD__VC0_OUTCFG_INV_PCA
//    <name> INV_PCA </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004088) INV PCA </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.6..6> INV_PCA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_PCACAP0_EN  -------------------------------
// SVD Line: 578

//  <item> SFDITEM_FIELD__VC0_OUTCFG_PCACAP0_EN
//    <name> PCACAP0_EN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004088) PCACAP0 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.7..7> PCACAP0_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_PCAECI_EN  --------------------------------
// SVD Line: 585

//  <item> SFDITEM_FIELD__VC0_OUTCFG_PCAECI_EN
//    <name> PCAECI_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004088) PCAECI enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.8..8> PCAECI_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_INV_TM1CH1  -------------------------------
// SVD Line: 592

//  <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TM1CH1
//    <name> INV_TM1CH1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004088) INV TM1CH1 </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.9..9> INV_TM1CH1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_TM1CH1_EN  --------------------------------
// SVD Line: 599

//  <item> SFDITEM_FIELD__VC0_OUTCFG_TM1CH1_EN
//    <name> TM1CH1_EN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004088) TM1CH1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.10..10> TM1CH1_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_INV_TM1CH2  -------------------------------
// SVD Line: 606

//  <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TM1CH2
//    <name> INV_TM1CH2 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004088) INV TM1CH2 </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.11..11> INV_TM1CH2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_TM1CH2_EN  --------------------------------
// SVD Line: 613

//  <item> SFDITEM_FIELD__VC0_OUTCFG_TM1CH2_EN
//    <name> TM1CH2_EN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004088) TM1CH2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.12..12> TM1CH2_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_INV_TM1CH3  -------------------------------
// SVD Line: 620

//  <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TM1CH3
//    <name> INV_TM1CH3 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004088) INV TM1CH3 </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.13..13> INV_TM1CH3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_TIM1CH3_EN  -------------------------------
// SVD Line: 627

//  <item> SFDITEM_FIELD__VC0_OUTCFG_TIM1CH3_EN
//    <name> TIM1CH3_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004088) TIM1CH3 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.14..14> TIM1CH3_EN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_INV_TM1CH4  -------------------------------
// SVD Line: 634

//  <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TM1CH4
//    <name> INV_TM1CH4 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004088) INV TM1CH4 </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.15..15> INV_TM1CH4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC0_OUTCFG_TM1CH4_EN  --------------------------------
// SVD Line: 641

//  <item> SFDITEM_FIELD__VC0_OUTCFG_TM1CH4_EN
//    <name> TM1CH4_EN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40004088) TM1CH4 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.16..16> TM1CH4_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC0_OUTCFG_TM1BKE  ---------------------------------
// SVD Line: 648

//  <item> SFDITEM_FIELD__VC0_OUTCFG_TM1BKE
//    <name> TM1BKE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40004088) TM1 brake </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.17..17> TM1BKE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC0_OUTCFG_INV_PAD  ---------------------------------
// SVD Line: 655

//  <item> SFDITEM_FIELD__VC0_OUTCFG_INV_PAD
//    <name> INV_PAD </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40004088) INV PAD output </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_OUTCFG ) </loc>
//      <o.18..18> INV_PAD
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: VC0_OUTCFG  -----------------------------------
// SVD Line: 528

//  <rtree> SFDITEM_REG__VC0_OUTCFG
//    <name> OUTCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004088) VC Output Config </i>
//    <loc> ( (unsigned int)((VC0_OUTCFG >> 0) & 0xFFFFFFFF), ((VC0_OUTCFG = (VC0_OUTCFG & ~(0x7FFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TIMX </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_TIM10_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_TIM11_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_LPTIM_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_LPTIMEXT_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_INV_PCA </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_PCACAP0_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_PCAECI_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TM1CH1 </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_TM1CH1_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TM1CH2 </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_TM1CH2_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TM1CH3 </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_TIM1CH3_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_INV_TM1CH4 </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_TM1CH4_EN </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_TM1BKE </item>
//    <item> SFDITEM_FIELD__VC0_OUTCFG_INV_PAD </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: VC0_SR  ---------------------------------
// SVD Line: 664

unsigned int VC0_SR __AT (0x4000408C);



// ---------------------------------  Field Item: VC0_SR_INTF  ------------------------------------
// SVD Line: 672

//  <item> SFDITEM_FIELD__VC0_SR_INTF
//    <name> INTF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000408C) VC interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_SR ) </loc>
//      <o.0..0> INTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC0_SR_VC_FLOUT  ----------------------------------
// SVD Line: 679

//  <item> SFDITEM_FIELD__VC0_SR_VC_FLOUT
//    <name> VC_FLOUT </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000408C) VC filter output </i>
//    <check> 
//      <loc> ( (unsigned int) VC0_SR ) </loc>
//      <o.1..1> VC_FLOUT
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: VC0_SR  -------------------------------------
// SVD Line: 664

//  <rtree> SFDITEM_REG__VC0_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000408C) VC Status Register </i>
//    <loc> ( (unsigned int)((VC0_SR >> 0) & 0xFFFFFFFF), ((VC0_SR = (VC0_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC0_SR_INTF </item>
//    <item> SFDITEM_FIELD__VC0_SR_VC_FLOUT </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: VC0  --------------------------------------
// SVD Line: 690

//  <view> VC0
//    <name> VC0 </name>
//    <item> SFDITEM_REG__VC0_CR0 </item>
//    <item> SFDITEM_REG__VC0_CR1 </item>
//    <item> SFDITEM_REG__VC0_OUTCFG </item>
//    <item> SFDITEM_REG__VC0_SR </item>
//  </view>
//  


// -----------------------------  Register Item Address: VC1_CR0  ---------------------------------
// SVD Line: 713

unsigned int VC1_CR0 __AT (0x40004100);



// ------------------------------  Field Item: VC1_CR0_VPxINSEL  ----------------------------------
// SVD Line: 721

//  <item> SFDITEM_FIELD__VC1_CR0_VPxINSEL
//    <name> VPxINSEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004100) \nInput Voltage '+' select\n0 : VC_P0 = VC_P0 input channel\n1 : VC_P1 = VC_P1 input channel\n2 : VC_P2 = VC_P2 input channel\n3 : VC_P3 = VC_P3 input channel\n4 : VC_P4 = VC_P4 input channel\n5 : VC_P5 = VC_P5 input channel\n6 : VC_P6 = VC_P6 input channel\n7 : VC_P7 = VC_P7 input channel\n8 : VC_P8 = VC_P8 input channel\n9 : VC_P9 = VC_P9 input channel\n10 : VC_P10 = VC_P10 input channel\n11 : VC_P11 = VC_P11 input channel\n12 : VC_P12 = VC_P12 input channel\n13 : VC_P13 = VC_P13 input channel\n14 : VC_P14 = VC_P14 input channel\n15 : VC_P15 = VC_P15 input channel </i>
//    <combo> 
//      <loc> ( (unsigned int) VC1_CR0 ) </loc>
//      <o.3..0> VPxINSEL
//        <0=> 0: VC_P0 = VC_P0 input channel
//        <1=> 1: VC_P1 = VC_P1 input channel
//        <2=> 2: VC_P2 = VC_P2 input channel
//        <3=> 3: VC_P3 = VC_P3 input channel
//        <4=> 4: VC_P4 = VC_P4 input channel
//        <5=> 5: VC_P5 = VC_P5 input channel
//        <6=> 6: VC_P6 = VC_P6 input channel
//        <7=> 7: VC_P7 = VC_P7 input channel
//        <8=> 8: VC_P8 = VC_P8 input channel
//        <9=> 9: VC_P9 = VC_P9 input channel
//        <10=> 10: VC_P10 = VC_P10 input channel
//        <11=> 11: VC_P11 = VC_P11 input channel
//        <12=> 12: VC_P12 = VC_P12 input channel
//        <13=> 13: VC_P13 = VC_P13 input channel
//        <14=> 14: VC_P14 = VC_P14 input channel
//        <15=> 15: VC_P15 = VC_P15 input channel
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: VC1_CR0_VNxINSEL  ----------------------------------
// SVD Line: 810

//  <item> SFDITEM_FIELD__VC1_CR0_VNxINSEL
//    <name> VNxINSEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40004100) \nInput Voltage '-' select\n0 : Reserved - do not use\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : VC_N4 = VC_N4 input channel\n5 : VC_N5 = VC_N5 input channel\n6 : VC_N6 = VC_N6 input channel\n7 : VC_N7 = VC_N7 input channel\n8 : VC_N8 = VC_N8 input channel\n9 : VC_N9 = VC_N9 input channel\n10 : VC_N10 = VC_N10 input channel\n11 : VC_N11 = VC_N11 (DAC1O) input channel\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : VC_N14 = VC_N14 (1.2V) input channel\n15 : VC_N15 = VC_N15 (VCAP) input channel </i>
//    <combo> 
//      <loc> ( (unsigned int) VC1_CR0 ) </loc>
//      <o.11..8> VNxINSEL
//        <0=> 0: 
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: VC_N4 = VC_N4 input channel
//        <5=> 5: VC_N5 = VC_N5 input channel
//        <6=> 6: VC_N6 = VC_N6 input channel
//        <7=> 7: VC_N7 = VC_N7 input channel
//        <8=> 8: VC_N8 = VC_N8 input channel
//        <9=> 9: VC_N9 = VC_N9 input channel
//        <10=> 10: VC_N10 = VC_N10 input channel
//        <11=> 11: VC_N11 = VC_N11 (DAC1O) input channel
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: VC_N14 = VC_N14 (1.2V) input channel
//        <15=> 15: VC_N15 = VC_N15 (VCAP) input channel
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: VC1_CR0_DAC_CxO  ----------------------------------
// SVD Line: 869

//  <item> SFDITEM_FIELD__VC1_CR0_DAC_CxO
//    <name> DAC_CxO </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x40004100) DAC Voltage output </i>
//    <edit> 
//      <loc> ( (unsigned char)((VC1_CR0 >> 16) & 0x3F), ((VC1_CR0 = (VC1_CR0 & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: VC1_CR0  ------------------------------------
// SVD Line: 713

//  <rtree> SFDITEM_REG__VC1_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004100) VC Control 0 </i>
//    <loc> ( (unsigned int)((VC1_CR0 >> 0) & 0xFFFFFFFF), ((VC1_CR0 = (VC1_CR0 & ~(0x3F0F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F0F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC1_CR0_VPxINSEL </item>
//    <item> SFDITEM_FIELD__VC1_CR0_VNxINSEL </item>
//    <item> SFDITEM_FIELD__VC1_CR0_DAC_CxO </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: VC1_CR1  ---------------------------------
// SVD Line: 878

unsigned int VC1_CR1 __AT (0x40004104);



// --------------------------------  Field Item: VC1_CR1_VCEN  ------------------------------------
// SVD Line: 886

//  <item> SFDITEM_FIELD__VC1_CR1_VCEN
//    <name> VCEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004104) VC Enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_CR1 ) </loc>
//      <o.0..0> VCEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC1_CR1_VCHY_EN  ----------------------------------
// SVD Line: 893

//  <item> SFDITEM_FIELD__VC1_CR1_VCHY_EN
//    <name> VCHY_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004104) VC Hysteresis Enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_CR1 ) </loc>
//      <o.1..1> VCHY_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC1_CR1_FLTCLK_SEL  ---------------------------------
// SVD Line: 900

//  <item> SFDITEM_FIELD__VC1_CR1_FLTCLK_SEL
//    <name> FLTCLK_SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40004104) Filter clock select </i>
//    <edit> 
//      <loc> ( (unsigned char)((VC1_CR1 >> 2) & 0x3), ((VC1_CR1 = (VC1_CR1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: VC1_CR1_FLTEN  -----------------------------------
// SVD Line: 907

//  <item> SFDITEM_FIELD__VC1_CR1_FLTEN
//    <name> FLTEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004104) Digital Filter enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_CR1 ) </loc>
//      <o.8..8> FLTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC1_CR1_FALLINTEN  ---------------------------------
// SVD Line: 914

//  <item> SFDITEM_FIELD__VC1_CR1_FALLINTEN
//    <name> FALLINTEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004104) Falling interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_CR1 ) </loc>
//      <o.12..12> FALLINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC1_CR1_RISEINTEN  ---------------------------------
// SVD Line: 921

//  <item> SFDITEM_FIELD__VC1_CR1_RISEINTEN
//    <name> RISEINTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004104) Rising interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_CR1 ) </loc>
//      <o.13..13> RISEINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: VC1_CR1_HIGHINTEN  ---------------------------------
// SVD Line: 928

//  <item> SFDITEM_FIELD__VC1_CR1_HIGHINTEN
//    <name> HIGHINTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004104) High level interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_CR1 ) </loc>
//      <o.14..14> HIGHINTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC1_CR1_INT_EN  -----------------------------------
// SVD Line: 935

//  <item> SFDITEM_FIELD__VC1_CR1_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004104) Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_CR1 ) </loc>
//      <o.15..15> INT_EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC1_CR1_FLT_NUM  ----------------------------------
// SVD Line: 942

//  <item> SFDITEM_FIELD__VC1_CR1_FLT_NUM
//    <name> FLT_NUM </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40004104) Sample counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((VC1_CR1 >> 16) & 0xFFFF), ((VC1_CR1 = (VC1_CR1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: VC1_CR1  ------------------------------------
// SVD Line: 878

//  <rtree> SFDITEM_REG__VC1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004104) VC Control 1 </i>
//    <loc> ( (unsigned int)((VC1_CR1 >> 0) & 0xFFFFFFFF), ((VC1_CR1 = (VC1_CR1 & ~(0xFFFFF10FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF10F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC1_CR1_VCEN </item>
//    <item> SFDITEM_FIELD__VC1_CR1_VCHY_EN </item>
//    <item> SFDITEM_FIELD__VC1_CR1_FLTCLK_SEL </item>
//    <item> SFDITEM_FIELD__VC1_CR1_FLTEN </item>
//    <item> SFDITEM_FIELD__VC1_CR1_FALLINTEN </item>
//    <item> SFDITEM_FIELD__VC1_CR1_RISEINTEN </item>
//    <item> SFDITEM_FIELD__VC1_CR1_HIGHINTEN </item>
//    <item> SFDITEM_FIELD__VC1_CR1_INT_EN </item>
//    <item> SFDITEM_FIELD__VC1_CR1_FLT_NUM </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: VC1_OUTCFG  -------------------------------
// SVD Line: 951

unsigned int VC1_OUTCFG __AT (0x40004108);



// ---------------------------  Field Item: VC1_OUTCFG_INV_TM1ACH1  -------------------------------
// SVD Line: 959

//  <item> SFDITEM_FIELD__VC1_OUTCFG_INV_TM1ACH1
//    <name> INV_TM1ACH1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004108) INV TM1ACH1 </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.9..9> INV_TM1ACH1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC1_OUTCFG_TM1ACH1_EN  -------------------------------
// SVD Line: 966

//  <item> SFDITEM_FIELD__VC1_OUTCFG_TM1ACH1_EN
//    <name> TM1ACH1_EN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004108) TM1ACH1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.10..10> TM1ACH1_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: VC1_OUTCFG_INV_TM1ACH2  -------------------------------
// SVD Line: 973

//  <item> SFDITEM_FIELD__VC1_OUTCFG_INV_TM1ACH2
//    <name> INV_TM1ACH2 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004108) INV TM1ACH2 </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.11..11> INV_TM1ACH2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC1_OUTCFG_TM1ACH2_EN  -------------------------------
// SVD Line: 980

//  <item> SFDITEM_FIELD__VC1_OUTCFG_TM1ACH2_EN
//    <name> TM1ACH2_EN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004108) TM1ACH2 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.12..12> TM1ACH2_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: VC1_OUTCFG_INV_TM1ACH3  -------------------------------
// SVD Line: 987

//  <item> SFDITEM_FIELD__VC1_OUTCFG_INV_TM1ACH3
//    <name> INV_TM1ACH3 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004108) INV TM1ACH3 </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.13..13> INV_TM1ACH3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: VC1_OUTCFG_TIM1ACH3_EN  -------------------------------
// SVD Line: 994

//  <item> SFDITEM_FIELD__VC1_OUTCFG_TIM1ACH3_EN
//    <name> TIM1ACH3_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004108) TIM1ACH3 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.14..14> TIM1ACH3_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: VC1_OUTCFG_INV_TM1ACH4  -------------------------------
// SVD Line: 1001

//  <item> SFDITEM_FIELD__VC1_OUTCFG_INV_TM1ACH4
//    <name> INV_TM1ACH4 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004108) INV TM1ACH4 </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.15..15> INV_TM1ACH4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: VC1_OUTCFG_TM1ACH4_EN  -------------------------------
// SVD Line: 1008

//  <item> SFDITEM_FIELD__VC1_OUTCFG_TM1ACH4_EN
//    <name> TM1ACH4_EN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40004108) TM1ACH4 enable </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.16..16> TM1ACH4_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC1_OUTCFG_TM1ABKE  ---------------------------------
// SVD Line: 1015

//  <item> SFDITEM_FIELD__VC1_OUTCFG_TM1ABKE
//    <name> TM1ABKE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40004108) TM1A brake </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.17..17> TM1ABKE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: VC1_OUTCFG_INV_PAD  ---------------------------------
// SVD Line: 1022

//  <item> SFDITEM_FIELD__VC1_OUTCFG_INV_PAD
//    <name> INV_PAD </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40004108) INV PAD output </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_OUTCFG ) </loc>
//      <o.18..18> INV_PAD
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: VC1_OUTCFG  -----------------------------------
// SVD Line: 951

//  <rtree> SFDITEM_REG__VC1_OUTCFG
//    <name> OUTCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004108) VC Output Config </i>
//    <loc> ( (unsigned int)((VC1_OUTCFG >> 0) & 0xFFFFFFFF), ((VC1_OUTCFG = (VC1_OUTCFG & ~(0x7FE00UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FE00) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_INV_TM1ACH1 </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_TM1ACH1_EN </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_INV_TM1ACH2 </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_TM1ACH2_EN </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_INV_TM1ACH3 </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_TIM1ACH3_EN </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_INV_TM1ACH4 </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_TM1ACH4_EN </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_TM1ABKE </item>
//    <item> SFDITEM_FIELD__VC1_OUTCFG_INV_PAD </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: VC1_SR  ---------------------------------
// SVD Line: 1031

unsigned int VC1_SR __AT (0x4000410C);



// ---------------------------------  Field Item: VC1_SR_INTF  ------------------------------------
// SVD Line: 1039

//  <item> SFDITEM_FIELD__VC1_SR_INTF
//    <name> INTF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000410C) VC interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_SR ) </loc>
//      <o.0..0> INTF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: VC1_SR_VC_FLOUT  ----------------------------------
// SVD Line: 1046

//  <item> SFDITEM_FIELD__VC1_SR_VC_FLOUT
//    <name> VC_FLOUT </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000410C) VC filter output </i>
//    <check> 
//      <loc> ( (unsigned int) VC1_SR ) </loc>
//      <o.1..1> VC_FLOUT
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: VC1_SR  -------------------------------------
// SVD Line: 1031

//  <rtree> SFDITEM_REG__VC1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000410C) VC0 Status Register </i>
//    <loc> ( (unsigned int)((VC1_SR >> 0) & 0xFFFFFFFF), ((VC1_SR = (VC1_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__VC1_SR_INTF </item>
//    <item> SFDITEM_FIELD__VC1_SR_VC_FLOUT </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: VC1  --------------------------------------
// SVD Line: 699

//  <view> VC1
//    <name> VC1 </name>
//    <item> SFDITEM_REG__VC1_CR0 </item>
//    <item> SFDITEM_REG__VC1_CR1 </item>
//    <item> SFDITEM_REG__VC1_OUTCFG </item>
//    <item> SFDITEM_REG__VC1_SR </item>
//  </view>
//  


// ----------------------------  Register Item Address: DBG_APBFZ  --------------------------------
// SVD Line: 1067

unsigned int DBG_APBFZ __AT (0x40004C00);



// ---------------------------  Field Item: DBG_APBFZ_TIM10DBGSTOP  -------------------------------
// SVD Line: 1075

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM10DBGSTOP
//    <name> TIM10DBGSTOP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.0..0> TIM10DBGSTOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_APBFZ_TIM11DBGSTOP  -------------------------------
// SVD Line: 1082

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM11DBGSTOP
//    <name> TIM11DBGSTOP </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.1..1> TIM11DBGSTOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_APBFZ_LPTIMDBGSTOP  -------------------------------
// SVD Line: 1089

//  <item> SFDITEM_FIELD__DBG_APBFZ_LPTIMDBGSTOP
//    <name> LPTIMDBGSTOP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.2..2> LPTIMDBGSTOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_APBFZ_TIM1ADBGSTOP  -------------------------------
// SVD Line: 1096

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM1ADBGSTOP
//    <name> TIM1ADBGSTOP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.3..3> TIM1ADBGSTOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBG_APBFZ_PCADBGSTOP  --------------------------------
// SVD Line: 1103

//  <item> SFDITEM_FIELD__DBG_APBFZ_PCADBGSTOP
//    <name> PCADBGSTOP </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.4..4> PCADBGSTOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBG_APBFZ_TIM1DBGSTOP  -------------------------------
// SVD Line: 1110

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM1DBGSTOP
//    <name> TIM1DBGSTOP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.5..5> TIM1DBGSTOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBG_APBFZ_RTCDBGSTOP  --------------------------------
// SVD Line: 1117

//  <item> SFDITEM_FIELD__DBG_APBFZ_RTCDBGSTOP
//    <name> RTCDBGSTOP </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.6..6> RTCDBGSTOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_APBFZ_TIM1BDBGSTOP  -------------------------------
// SVD Line: 1124

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM1BDBGSTOP
//    <name> TIM1BDBGSTOP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.7..7> TIM1BDBGSTOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBG_APBFZ_BEEPDBGSTOP  -------------------------------
// SVD Line: 1131

//  <item> SFDITEM_FIELD__DBG_APBFZ_BEEPDBGSTOP
//    <name> BEEPDBGSTOP </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.8..8> BEEPDBGSTOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBG_APBFZ_IWDGDBGSTOP  -------------------------------
// SVD Line: 1138

//  <item> SFDITEM_FIELD__DBG_APBFZ_IWDGDBGSTOP
//    <name> IWDGDBGSTOP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.9..9> IWDGDBGSTOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBG_APBFZ_WWDGDBGSTOP  -------------------------------
// SVD Line: 1145

//  <item> SFDITEM_FIELD__DBG_APBFZ_WWDGDBGSTOP
//    <name> WWDGDBGSTOP </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.10..10> WWDGDBGSTOP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DBG_APBFZ_TIM2DBGSTOP  -------------------------------
// SVD Line: 1152

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM2DBGSTOP
//    <name> TIM2DBGSTOP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.11..11> TIM2DBGSTOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_APBFZ_TIM2ADBGSTOP  -------------------------------
// SVD Line: 1159

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM2ADBGSTOP
//    <name> TIM2ADBGSTOP </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.12..12> TIM2ADBGSTOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_APBFZ_TIM2BDBGSTOP  -------------------------------
// SVD Line: 1166

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM2BDBGSTOP
//    <name> TIM2BDBGSTOP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.13..13> TIM2BDBGSTOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DBG_APBFZ_TIM2CDBGSTOP  -------------------------------
// SVD Line: 1173

//  <item> SFDITEM_FIELD__DBG_APBFZ_TIM2CDBGSTOP
//    <name> TIM2CDBGSTOP </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004C00) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) DBG_APBFZ ) </loc>
//      <o.14..14> TIM2CDBGSTOP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: DBG_APBFZ_KEY  -----------------------------------
// SVD Line: 1180

//  <item> SFDITEM_FIELD__DBG_APBFZ_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40004C00) No comment </i>
//    <edit> 
//      <loc> ( (unsigned short)((DBG_APBFZ >> 16) & 0x0), ((DBG_APBFZ = (DBG_APBFZ & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DBG_APBFZ  -----------------------------------
// SVD Line: 1067

//  <rtree> SFDITEM_REG__DBG_APBFZ
//    <name> APBFZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004C00) Mode Control Register </i>
//    <loc> ( (unsigned int)((DBG_APBFZ >> 0) & 0xFFFFFFFF), ((DBG_APBFZ = (DBG_APBFZ & ~(0xFFFF7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM10DBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM11DBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_LPTIMDBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM1ADBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_PCADBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM1DBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_RTCDBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM1BDBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_BEEPDBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_IWDGDBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_WWDGDBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM2DBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM2ADBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM2BDBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_TIM2CDBGSTOP </item>
//    <item> SFDITEM_FIELD__DBG_APBFZ_KEY </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: DBG  --------------------------------------
// SVD Line: 1057

//  <view> DBG
//    <name> DBG </name>
//    <item> SFDITEM_REG__DBG_APBFZ </item>
//  </view>
//  


// ------------------------------  Register Item Address: LVD_CR  ---------------------------------
// SVD Line: 1205

unsigned int LVD_CR __AT (0x40004000);



// -------------------------------  Field Item: LVD_CR_DIV_SEL  -----------------------------------
// SVD Line: 1213

//  <item> SFDITEM_FIELD__LVD_CR_DIV_SEL
//    <name> DIV_SEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004000) \nVoltage division selection\n0 : 4_4 = 4.4v\n1 : 4_0 = 4.0v\n2 : 3_6 = 3.6v\n3 : 3_3 = 3.3v\n4 : 3_1 = 3.1v\n5 : 2_9 = 2.9v\n6 : 2_7 = 2.7v\n7 : 2_5 = 2.5v </i>
//    <combo> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.2..0> DIV_SEL
//        <0=> 0: 4_4 = 4.4v
//        <1=> 1: 4_0 = 4.0v
//        <2=> 2: 3_6 = 3.6v
//        <3=> 3: 3_3 = 3.3v
//        <4=> 4: 3_1 = 3.1v
//        <5=> 5: 2_9 = 2.9v
//        <6=> 6: 2_7 = 2.7v
//        <7=> 7: 2_5 = 2.5v
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: LVD_CR_LVDEN  ------------------------------------
// SVD Line: 1262

//  <item> SFDITEM_FIELD__LVD_CR_LVDEN
//    <name> LVDEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004000) LVD enable </i>
//    <check> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.5..5> LVDEN
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: LVD_CR_ACT  -------------------------------------
// SVD Line: 1269

//  <item> SFDITEM_FIELD__LVD_CR_ACT
//    <name> ACT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004000) No comment </i>
//    <check> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.6..6> ACT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: LVD_CR_FLTEN  ------------------------------------
// SVD Line: 1276

//  <item> SFDITEM_FIELD__LVD_CR_FLTEN
//    <name> FLTEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004000) Digital filter enable </i>
//    <check> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.7..7> FLTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LVD_CR_FLTCLK_SEL  ---------------------------------
// SVD Line: 1283

//  <item> SFDITEM_FIELD__LVD_CR_FLTCLK_SEL
//    <name> FLTCLK_SEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40004000) \nFilter clock selection\n0 : NONE = disable\n1 : PCLK = use PCLK\n2 : SIRC = use SIRC\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.9..8> FLTCLK_SEL
//        <0=> 0: NONE = disable
//        <1=> 1: PCLK = use PCLK
//        <2=> 2: SIRC = use SIRC
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: LVD_CR_FALLINTEN  ----------------------------------
// SVD Line: 1307

//  <item> SFDITEM_FIELD__LVD_CR_FALLINTEN
//    <name> FALLINTEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004000) Falling trigger enable </i>
//    <check> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.12..12> FALLINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LVD_CR_RISEINTEN  ----------------------------------
// SVD Line: 1314

//  <item> SFDITEM_FIELD__LVD_CR_RISEINTEN
//    <name> RISEINTEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004000) Rising trigger enable </i>
//    <check> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.13..13> RISEINTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LVD_CR_HIGHINTEN  ----------------------------------
// SVD Line: 1321

//  <item> SFDITEM_FIELD__LVD_CR_HIGHINTEN
//    <name> HIGHINTEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004000) High level trigger enable </i>
//    <check> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.14..14> HIGHINTEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: LVD_CR_INT_EN  -----------------------------------
// SVD Line: 1328

//  <item> SFDITEM_FIELD__LVD_CR_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004000) Interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) LVD_CR ) </loc>
//      <o.15..15> INT_EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LVD_CR_FLT_NUM  -----------------------------------
// SVD Line: 1335

//  <item> SFDITEM_FIELD__LVD_CR_FLT_NUM
//    <name> FLT_NUM </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40004000) Sampling count </i>
//    <edit> 
//      <loc> ( (unsigned short)((LVD_CR >> 16) & 0xFFFF), ((LVD_CR = (LVD_CR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: LVD_CR  -------------------------------------
// SVD Line: 1205

//  <rtree> SFDITEM_REG__LVD_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004000) Control Register </i>
//    <loc> ( (unsigned int)((LVD_CR >> 0) & 0xFFFFFFFF), ((LVD_CR = (LVD_CR & ~(0xFFFFF3E7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF3E7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LVD_CR_DIV_SEL </item>
//    <item> SFDITEM_FIELD__LVD_CR_LVDEN </item>
//    <item> SFDITEM_FIELD__LVD_CR_ACT </item>
//    <item> SFDITEM_FIELD__LVD_CR_FLTEN </item>
//    <item> SFDITEM_FIELD__LVD_CR_FLTCLK_SEL </item>
//    <item> SFDITEM_FIELD__LVD_CR_FALLINTEN </item>
//    <item> SFDITEM_FIELD__LVD_CR_RISEINTEN </item>
//    <item> SFDITEM_FIELD__LVD_CR_HIGHINTEN </item>
//    <item> SFDITEM_FIELD__LVD_CR_INT_EN </item>
//    <item> SFDITEM_FIELD__LVD_CR_FLT_NUM </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: LVD_SR  ---------------------------------
// SVD Line: 1344

unsigned int LVD_SR __AT (0x40004004);



// ---------------------------------  Field Item: LVD_SR_INTF  ------------------------------------
// SVD Line: 1352

//  <item> SFDITEM_FIELD__LVD_SR_INTF
//    <name> INTF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004004) Interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) LVD_SR ) </loc>
//      <o.0..0> INTF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: LVD_SR  -------------------------------------
// SVD Line: 1344

//  <rtree> SFDITEM_REG__LVD_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004004) LVD Status </i>
//    <loc> ( (unsigned int)((LVD_SR >> 0) & 0xFFFFFFFF), ((LVD_SR = (LVD_SR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LVD_SR_INTF </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: LVD  --------------------------------------
// SVD Line: 1191

//  <view> LVD
//    <name> LVD </name>
//    <item> SFDITEM_REG__LVD_CR </item>
//    <item> SFDITEM_REG__LVD_SR </item>
//  </view>
//  


// -----------------------------  Register Item Address: ADC_CR0  ---------------------------------
// SVD Line: 1377

unsigned int ADC_CR0 __AT (0x40002C00);



// --------------------------------  Field Item: ADC_CR0_ADCEN  -----------------------------------
// SVD Line: 1385

//  <item> SFDITEM_FIELD__ADC_CR0_ADCEN
//    <name> ADCEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002C00) ADC Enable </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.0..0> ADCEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR0_START  -----------------------------------
// SVD Line: 1392

//  <item> SFDITEM_FIELD__ADC_CR0_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002C00) Start Control </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.1..1> START
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR0_VRSEL  -----------------------------------
// SVD Line: 1399

//  <item> SFDITEM_FIELD__ADC_CR0_VRSEL
//    <name> VRSEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40002C00) \nADC Vref Select\n0 : AVDD = select AVDD\n1 : Reserved - do not use\n2 : EXT_VREF = select external Vref (PB1)\n3 : VCAP = VCAP (2.5V) </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.3..2> VRSEL
//        <0=> 0: AVDD = select AVDD
//        <1=> 1: 
//        <2=> 2: EXT_VREF = select external Vref (PB1)
//        <3=> 3: VCAP = VCAP (2.5V)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CR0_CLKSEL  -----------------------------------
// SVD Line: 1423

//  <item> SFDITEM_FIELD__ADC_CR0_CLKSEL
//    <name> CLKSEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40002C00) \nADC Clock Select\n0 : PCLK_DIV1 = PCLK dev 1\n1 : PCLK_DIV2 = PCLK dev 2\n2 : PCLK_DIV4 = PCLK dev 4\n3 : PCLK_DIV8 = PCLK dev 8\n4 : PCLK_DIV16 = PCLK dev 16\n5 : PCLK_DIV32 = PCLK dev 132\n6 : PCLK_DIV64 = PCLK dev 64\n7 : PCLK_DIV128 = PCLK dev 128 </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.6..4> CLKSEL
//        <0=> 0: PCLK_DIV1 = PCLK dev 1
//        <1=> 1: PCLK_DIV2 = PCLK dev 2
//        <2=> 2: PCLK_DIV4 = PCLK dev 4
//        <3=> 3: PCLK_DIV8 = PCLK dev 8
//        <4=> 4: PCLK_DIV16 = PCLK dev 16
//        <5=> 5: PCLK_DIV32 = PCLK dev 132
//        <6=> 6: PCLK_DIV64 = PCLK dev 64
//        <7=> 7: PCLK_DIV128 = PCLK dev 128
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: ADC_CR0_SEL  ------------------------------------
// SVD Line: 1472

//  <item> SFDITEM_FIELD__ADC_CR0_SEL
//    <name> SEL </name>
//    <rw> 
//    <i> [Bits 11..7] RW (@ 0x40002C00) \nADC Channel Select\n0 : AIN0 = Analog Input channel\n1 : AIN1 = Analog Input channel\n2 : AIN2 = Analog Input channel\n3 : AIN3 = Analog Input channel\n4 : AIN4 = Analog Input channel\n5 : AIN5 = Analog Input channel\n6 : AIN6 = Analog Input channel\n7 : AIN7 = Analog Input channel\n8 : AIN8 = Analog Input channel\n9 : AIN9 = Analog Input channel\n10 : AIN10 = Analog Input channel\n11 : AIN11 = Analog Input channel\n12 : AIN12 = Analog Input channel\n13 : AIN13 = Analog Input channel\n14 : AIN14 = Analog Input channel\n15 : AIN15 = Analog Input channel\n16 : AIN16 = Analog Input channel\n17 : AIN17 = Analog Input channel\n18 : AIN18 = Analog Input channel\n19 : AIN19 = Analog Input channel\n20 : AIN20 = Analog Input channel\n21 : AIN21 = Analog Input channel\n22 : AIN22 = Analog Input channel\n23 : AIN23 = Analog Input channel\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.11..7> SEL
//        <0=> 0: AIN0 = Analog Input channel
//        <1=> 1: AIN1 = Analog Input channel
//        <2=> 2: AIN2 = Analog Input channel
//        <3=> 3: AIN3 = Analog Input channel
//        <4=> 4: AIN4 = Analog Input channel
//        <5=> 5: AIN5 = Analog Input channel
//        <6=> 6: AIN6 = Analog Input channel
//        <7=> 7: AIN7 = Analog Input channel
//        <8=> 8: AIN8 = Analog Input channel
//        <9=> 9: AIN9 = Analog Input channel
//        <10=> 10: AIN10 = Analog Input channel
//        <11=> 11: AIN11 = Analog Input channel
//        <12=> 12: AIN12 = Analog Input channel
//        <13=> 13: AIN13 = Analog Input channel
//        <14=> 14: AIN14 = Analog Input channel
//        <15=> 15: AIN15 = Analog Input channel
//        <16=> 16: AIN16 = Analog Input channel
//        <17=> 17: AIN17 = Analog Input channel
//        <18=> 18: AIN18 = Analog Input channel
//        <19=> 19: AIN19 = Analog Input channel
//        <20=> 20: AIN20 = Analog Input channel
//        <21=> 21: AIN21 = Analog Input channel
//        <22=> 22: AIN22 = Analog Input channel
//        <23=> 23: AIN23 = Analog Input channel
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: ADC_CR0_SAM  ------------------------------------
// SVD Line: 1601

//  <item> SFDITEM_FIELD__ADC_CR0_SAM
//    <name> SAM </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002C00) ADC Sample Circle Select </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.14..14> SAM
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC_CR0_STATERST  ----------------------------------
// SVD Line: 1608

//  <item> SFDITEM_FIELD__ADC_CR0_STATERST
//    <name> STATERST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002C00) ADC Continue Convert Status Control </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.15..15> STATERST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC_CR0_ADCK_SF  ----------------------------------
// SVD Line: 1615

//  <item> SFDITEM_FIELD__ADC_CR0_ADCK_SF
//    <name> ADCK_SF </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x40002C00) \nADC clock shift\n0 : NO_SHIFT = no shift with SYSCLK\n1 : 4NS_SHIFT = shift 4ns with SYSCLK\n2 : 8NS_SHIFT = shift 8ns with SYSCLK\n3 : 12NS_SHIFT = shift 12ns with SYSCLK\n4 : NO_SHIFT_NEDGE = no shift with SYSCLK negative edge\n5 : 4NS_SHIFT_NEDGE = shift 4ns with SYSCLK negative edge\n6 : 8NS_SHIFT_NEDGE = shift 8ns with SYSCLK negative edge\n7 : 12NS_SHIFT_NEDGE = shift 12ns with SYSCLK negative edge </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.18..16> ADCK_SF
//        <0=> 0: NO_SHIFT = no shift with SYSCLK
//        <1=> 1: 4NS_SHIFT = shift 4ns with SYSCLK
//        <2=> 2: 8NS_SHIFT = shift 8ns with SYSCLK
//        <3=> 3: 12NS_SHIFT = shift 12ns with SYSCLK
//        <4=> 4: NO_SHIFT_NEDGE = no shift with SYSCLK negative edge
//        <5=> 5: 4NS_SHIFT_NEDGE = shift 4ns with SYSCLK negative edge
//        <6=> 6: 8NS_SHIFT_NEDGE = shift 8ns with SYSCLK negative edge
//        <7=> 7: 12NS_SHIFT_NEDGE = shift 12ns with SYSCLK negative edge
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: ADC_CR0_CT_STATE  ----------------------------------
// SVD Line: 1664

//  <item> SFDITEM_FIELD__ADC_CR0_CT_STATE
//    <name> CT_STATE </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40002C00) ADC Continue Convert Status Control </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR0 ) </loc>
//      <o.20..20> CT_STATE
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_CR0  ------------------------------------
// SVD Line: 1377

//  <rtree> SFDITEM_REG__ADC_CR0
//    <name> CR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C00) ADC Config Register 0 </i>
//    <loc> ( (unsigned int)((ADC_CR0 >> 0) & 0xFFFFFFFF), ((ADC_CR0 = (ADC_CR0 & ~(0x7CFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7CFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_CR0_ADCEN </item>
//    <item> SFDITEM_FIELD__ADC_CR0_START </item>
//    <item> SFDITEM_FIELD__ADC_CR0_VRSEL </item>
//    <item> SFDITEM_FIELD__ADC_CR0_CLKSEL </item>
//    <item> SFDITEM_FIELD__ADC_CR0_SEL </item>
//    <item> SFDITEM_FIELD__ADC_CR0_SAM </item>
//    <item> SFDITEM_FIELD__ADC_CR0_STATERST </item>
//    <item> SFDITEM_FIELD__ADC_CR0_ADCK_SF </item>
//    <item> SFDITEM_FIELD__ADC_CR0_CT_STATE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC_CR1  ---------------------------------
// SVD Line: 1673

unsigned int ADC_CR1 __AT (0x40002C04);



// -------------------------------  Field Item: ADC_CR1_TRIGS0  -----------------------------------
// SVD Line: 1681

//  <item> SFDITEM_FIELD__ADC_CR1_TRIGS0
//    <name> TRIGS0 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40002C04) ADC Convect Auto Triger 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_CR1 >> 0) & 0x1F), ((ADC_CR1 = (ADC_CR1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC_CR1_TRIGS1  -----------------------------------
// SVD Line: 1688

//  <item> SFDITEM_FIELD__ADC_CR1_TRIGS1
//    <name> TRIGS1 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40002C04) ADC Convect Auto Triger 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_CR1 >> 5) & 0x1F), ((ADC_CR1 = (ADC_CR1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Field Item: ADC_CR1_CT  -------------------------------------
// SVD Line: 1695

//  <item> SFDITEM_FIELD__ADC_CR1_CT
//    <name> CT </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002C04) Convect mode Select </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR1 ) </loc>
//      <o.10..10> CT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC_CR1_RACC_EN  ----------------------------------
// SVD Line: 1702

//  <item> SFDITEM_FIELD__ADC_CR1_RACC_EN
//    <name> RACC_EN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002C04) Convect Result Auto ADD </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR1 ) </loc>
//      <o.11..11> RACC_EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR1_LTCMP  -----------------------------------
// SVD Line: 1709

//  <item> SFDITEM_FIELD__ADC_CR1_LTCMP
//    <name> LTCMP </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002C04) Low threshold Compare Control </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR1 ) </loc>
//      <o.12..12> LTCMP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR1_HTCMP  -----------------------------------
// SVD Line: 1716

//  <item> SFDITEM_FIELD__ADC_CR1_HTCMP
//    <name> HTCMP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002C04) High threshold Compare Control </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR1 ) </loc>
//      <o.13..13> HTCMP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: ADC_CR1_REGCMP  -----------------------------------
// SVD Line: 1723

//  <item> SFDITEM_FIELD__ADC_CR1_REGCMP
//    <name> REGCMP </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002C04) Area Compare Control </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR1 ) </loc>
//      <o.14..14> REGCMP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC_CR1_RACC_CLR  ----------------------------------
// SVD Line: 1730

//  <item> SFDITEM_FIELD__ADC_CR1_RACC_CLR
//    <name> RACC_CLR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002C04) Convect Result register Clear </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR1 ) </loc>
//      <o.15..15> RACC_CLR
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_CR1  ------------------------------------
// SVD Line: 1673

//  <rtree> SFDITEM_REG__ADC_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C04) ADC Config Register 1 </i>
//    <loc> ( (unsigned int)((ADC_CR1 >> 0) & 0xFFFFFFFF), ((ADC_CR1 = (ADC_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_CR1_TRIGS0 </item>
//    <item> SFDITEM_FIELD__ADC_CR1_TRIGS1 </item>
//    <item> SFDITEM_FIELD__ADC_CR1_CT </item>
//    <item> SFDITEM_FIELD__ADC_CR1_RACC_EN </item>
//    <item> SFDITEM_FIELD__ADC_CR1_LTCMP </item>
//    <item> SFDITEM_FIELD__ADC_CR1_HTCMP </item>
//    <item> SFDITEM_FIELD__ADC_CR1_REGCMP </item>
//    <item> SFDITEM_FIELD__ADC_CR1_RACC_CLR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC_CR2  ---------------------------------
// SVD Line: 1739

unsigned int ADC_CR2 __AT (0x40002C08);



// --------------------------------  Field Item: ADC_CR2_CHEN  ------------------------------------
// SVD Line: 1747

//  <item> SFDITEM_FIELD__ADC_CR2_CHEN
//    <name> CHEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40002C08) ADC Continue Convect Channel 0 ~ 7 Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_CR2 >> 0) & 0xFF), ((ADC_CR2 = (ADC_CR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC_CR2_ADCCNT  -----------------------------------
// SVD Line: 1796

//  <item> SFDITEM_FIELD__ADC_CR2_ADCCNT
//    <name> ADCCNT </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40002C08) ADC Continue Convect Times Config </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_CR2 >> 8) & 0xFF), ((ADC_CR2 = (ADC_CR2 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: ADC_CR2_CIRCLE_MODE  --------------------------------
// SVD Line: 1803

//  <item> SFDITEM_FIELD__ADC_CR2_CIRCLE_MODE
//    <name> CIRCLE_MODE </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40002C08) ADC Convect Rounte Mode Select </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_CR2 ) </loc>
//      <o.16..16> CIRCLE_MODE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR2_CHSEL  -----------------------------------
// SVD Line: 1810

//  <item> SFDITEM_FIELD__ADC_CR2_CHSEL
//    <name> CHSEL </name>
//    <rw> 
//    <i> [Bits 18..17] RW (@ 0x40002C08) \nSelect Group Channel\n0 : AIN7_0 = Group Channel AIN7 ~ 0\n1 : AIN15_8 = Group Channel AIN15 ~ 8\n2 : AIN23_16 = Group Channel AIN23 ~ 16\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR2 ) </loc>
//      <o.18..17> CHSEL
//        <0=> 0: AIN7_0 = Group Channel AIN7 ~ 0
//        <1=> 1: AIN15_8 = Group Channel AIN15 ~ 8
//        <2=> 2: AIN23_16 = Group Channel AIN23 ~ 16
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_CR2  ------------------------------------
// SVD Line: 1739

//  <rtree> SFDITEM_REG__ADC_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C08) ADC Config Register2 </i>
//    <loc> ( (unsigned int)((ADC_CR2 >> 0) & 0xFFFFFFFF), ((ADC_CR2 = (ADC_CR2 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_CR2_CHEN </item>
//    <item> SFDITEM_FIELD__ADC_CR2_ADCCNT </item>
//    <item> SFDITEM_FIELD__ADC_CR2_CIRCLE_MODE </item>
//    <item> SFDITEM_FIELD__ADC_CR2_CHSEL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RESULT0  -------------------------------
// SVD Line: 1836

unsigned int ADC_RESULT0 __AT (0x40002C0C);



// -----------------------------  Field Item: ADC_RESULT0_RESULT0  --------------------------------
// SVD Line: 1844

//  <item> SFDITEM_FIELD__ADC_RESULT0_RESULT0
//    <name> RESULT0 </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C0C) ADC Channel 0 Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT0 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT0  ----------------------------------
// SVD Line: 1836

//  <rtree> SFDITEM_REG__ADC_RESULT0
//    <name> RESULT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C0C) Channel 0 Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT0 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT0_RESULT0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RESULT1  -------------------------------
// SVD Line: 1853

unsigned int ADC_RESULT1 __AT (0x40002C10);



// -----------------------------  Field Item: ADC_RESULT1_RESULT1  --------------------------------
// SVD Line: 1861

//  <item> SFDITEM_FIELD__ADC_RESULT1_RESULT1
//    <name> RESULT1 </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C10) Channel 1 Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT1 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT1  ----------------------------------
// SVD Line: 1853

//  <rtree> SFDITEM_REG__ADC_RESULT1
//    <name> RESULT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C10) Channel 1 Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT1_RESULT1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RESULT2  -------------------------------
// SVD Line: 1870

unsigned int ADC_RESULT2 __AT (0x40002C14);



// -----------------------------  Field Item: ADC_RESULT2_RESULT2  --------------------------------
// SVD Line: 1878

//  <item> SFDITEM_FIELD__ADC_RESULT2_RESULT2
//    <name> RESULT2 </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C14) Channel 2 Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT2 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT2  ----------------------------------
// SVD Line: 1870

//  <rtree> SFDITEM_REG__ADC_RESULT2
//    <name> RESULT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C14) Channel 2 Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT2_RESULT2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RESULT3  -------------------------------
// SVD Line: 1887

unsigned int ADC_RESULT3 __AT (0x40002C18);



// -----------------------------  Field Item: ADC_RESULT3_RESULT3  --------------------------------
// SVD Line: 1895

//  <item> SFDITEM_FIELD__ADC_RESULT3_RESULT3
//    <name> RESULT3 </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C18) ADC Channel 3 Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT3 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT3  ----------------------------------
// SVD Line: 1887

//  <rtree> SFDITEM_REG__ADC_RESULT3
//    <name> RESULT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C18) Channel 3 Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT3 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT3_RESULT3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RESULT4  -------------------------------
// SVD Line: 1904

unsigned int ADC_RESULT4 __AT (0x40002C1C);



// -----------------------------  Field Item: ADC_RESULT4_RESULT4  --------------------------------
// SVD Line: 1912

//  <item> SFDITEM_FIELD__ADC_RESULT4_RESULT4
//    <name> RESULT4 </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C1C) Channel 4 Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT4 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT4  ----------------------------------
// SVD Line: 1904

//  <rtree> SFDITEM_REG__ADC_RESULT4
//    <name> RESULT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C1C) Channel 4 Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT4 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT4_RESULT4 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RESULT5  -------------------------------
// SVD Line: 1921

unsigned int ADC_RESULT5 __AT (0x40002C20);



// -----------------------------  Field Item: ADC_RESULT5_RESULT5  --------------------------------
// SVD Line: 1929

//  <item> SFDITEM_FIELD__ADC_RESULT5_RESULT5
//    <name> RESULT5 </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C20) Channel 5 Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT5 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT5  ----------------------------------
// SVD Line: 1921

//  <rtree> SFDITEM_REG__ADC_RESULT5
//    <name> RESULT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C20) Channel 5 Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT5 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT5_RESULT5 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RESULT6  -------------------------------
// SVD Line: 1938

unsigned int ADC_RESULT6 __AT (0x40002C24);



// -----------------------------  Field Item: ADC_RESULT6_RESULT6  --------------------------------
// SVD Line: 1946

//  <item> SFDITEM_FIELD__ADC_RESULT6_RESULT6
//    <name> RESULT6 </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C24) Channel 6 Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT6 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT6  ----------------------------------
// SVD Line: 1938

//  <rtree> SFDITEM_REG__ADC_RESULT6
//    <name> RESULT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C24) Channel 6 Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT6 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT6_RESULT6 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RESULT7  -------------------------------
// SVD Line: 1955

unsigned int ADC_RESULT7 __AT (0x40002C28);



// -----------------------------  Field Item: ADC_RESULT7_RESULT7  --------------------------------
// SVD Line: 1963

//  <item> SFDITEM_FIELD__ADC_RESULT7_RESULT7
//    <name> RESULT7 </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C28) Channel 7 Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT7 >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT7  ----------------------------------
// SVD Line: 1955

//  <rtree> SFDITEM_REG__ADC_RESULT7
//    <name> RESULT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C28) Channel 7 Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT7 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT7_RESULT7 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC_RESULT  -------------------------------
// SVD Line: 1972

unsigned int ADC_RESULT __AT (0x40002C2C);



// ------------------------------  Field Item: ADC_RESULT_RESULT  ---------------------------------
// SVD Line: 1980

//  <item> SFDITEM_FIELD__ADC_RESULT_RESULT
//    <name> RESULT </name>
//    <r> 
//    <i> [Bits 11..0] RO (@ 0x40002C2C) Result </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_RESULT >> 0) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_RESULT  -----------------------------------
// SVD Line: 1972

//  <rtree> SFDITEM_REG__ADC_RESULT
//    <name> RESULT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C2C) Channel Result Register </i>
//    <loc> ( (unsigned int)((ADC_RESULT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT_RESULT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: ADC_RESULT_ACC  -----------------------------
// SVD Line: 1989

unsigned int ADC_RESULT_ACC __AT (0x40002C30);



// --------------------------  Field Item: ADC_RESULT_ACC_RESUL_ACC  ------------------------------
// SVD Line: 1997

//  <item> SFDITEM_FIELD__ADC_RESULT_ACC_RESUL_ACC
//    <name> RESUL_ACC </name>
//    <r> 
//    <i> [Bits 19..0] RO (@ 0x40002C30) Convect Result Compare High Therashold </i>
//    <edit> 
//      <loc> ( (unsigned int)((ADC_RESULT_ACC >> 0) & 0xFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: ADC_RESULT_ACC  ---------------------------------
// SVD Line: 1989

//  <rtree> SFDITEM_REG__ADC_RESULT_ACC
//    <name> RESULT_ACC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C30) Channel Result accumulate </i>
//    <loc> ( (unsigned int)((ADC_RESULT_ACC >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RESULT_ACC_RESUL_ACC </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: ADC_HT  ---------------------------------
// SVD Line: 2006

unsigned int ADC_HT __AT (0x40002C34);



// ----------------------------------  Field Item: ADC_HT_HT  -------------------------------------
// SVD Line: 2014

//  <item> SFDITEM_FIELD__ADC_HT_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002C34) ADC Convect Result Compare High threshold </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_HT >> 0) & 0xFFF), ((ADC_HT = (ADC_HT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_HT  -------------------------------------
// SVD Line: 2006

//  <rtree> SFDITEM_REG__ADC_HT
//    <name> HT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C34) Compare High Threshold </i>
//    <loc> ( (unsigned int)((ADC_HT >> 0) & 0xFFFFFFFF), ((ADC_HT = (ADC_HT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_HT_HT </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: ADC_LT  ---------------------------------
// SVD Line: 2023

unsigned int ADC_LT __AT (0x40002C38);



// ----------------------------------  Field Item: ADC_LT_LT  -------------------------------------
// SVD Line: 2031

//  <item> SFDITEM_FIELD__ADC_LT_LT
//    <name> LT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002C38) Convect Result Compare Low Threshold </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_LT >> 0) & 0xFFF), ((ADC_LT = (ADC_LT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_LT  -------------------------------------
// SVD Line: 2023

//  <rtree> SFDITEM_REG__ADC_LT
//    <name> LT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C38) Compare Low Threshold </i>
//    <loc> ( (unsigned int)((ADC_LT >> 0) & 0xFFFFFFFF), ((ADC_LT = (ADC_LT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_LT_LT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC_INTEN  --------------------------------
// SVD Line: 2040

unsigned int ADC_INTEN __AT (0x40002C44);



// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_0  --------------------------------
// SVD Line: 2048

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_0
//    <name> ADCXIEN_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002C44) ADC Channel 0 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.0..0> ADCXIEN_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_1  --------------------------------
// SVD Line: 2055

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_1
//    <name> ADCXIEN_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002C44) ADC Channel 1 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.1..1> ADCXIEN_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_2  --------------------------------
// SVD Line: 2062

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_2
//    <name> ADCXIEN_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002C44) ADC Channel 2 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.2..2> ADCXIEN_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_3  --------------------------------
// SVD Line: 2069

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_3
//    <name> ADCXIEN_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002C44) ADC Channel 3 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.3..3> ADCXIEN_3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_4  --------------------------------
// SVD Line: 2076

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_4
//    <name> ADCXIEN_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002C44) ADC Channel 4 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.4..4> ADCXIEN_4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_5  --------------------------------
// SVD Line: 2083

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_5
//    <name> ADCXIEN_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002C44) ADC Channel 5 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.5..5> ADCXIEN_5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_6  --------------------------------
// SVD Line: 2090

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_6
//    <name> ADCXIEN_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002C44) ADC Channel 6 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.6..6> ADCXIEN_6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_7  --------------------------------
// SVD Line: 2097

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_7
//    <name> ADCXIEN_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002C44) ADC Channel 7 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.7..7> ADCXIEN_7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC_INTEN_LLT_IEN  ---------------------------------
// SVD Line: 2104

//  <item> SFDITEM_FIELD__ADC_INTEN_LLT_IEN
//    <name> LLT_IEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002C44) ADC Convect Result </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.8..8> LLT_IEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC_INTEN_HHT_IEN  ---------------------------------
// SVD Line: 2111

//  <item> SFDITEM_FIELD__ADC_INTEN_HHT_IEN
//    <name> HHT_IEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002C44) HHT </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.9..9> HHT_IEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: ADC_INTEN_REG_IEN  ---------------------------------
// SVD Line: 2118

//  <item> SFDITEM_FIELD__ADC_INTEN_REG_IEN
//    <name> REG_IEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002C44) ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.10..10> REG_IEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_CONT_IEN  ---------------------------------
// SVD Line: 2125

//  <item> SFDITEM_FIELD__ADC_INTEN_CONT_IEN
//    <name> CONT_IEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002C44) ADC </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.11..11> CONT_IEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_8  --------------------------------
// SVD Line: 2132

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_8
//    <name> ADCXIEN_8 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40002C44) ADC Channel 8 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.16..16> ADCXIEN_8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTEN_ADCXIEN_9  --------------------------------
// SVD Line: 2139

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_9
//    <name> ADCXIEN_9 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40002C44) ADC Channel 9 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.17..17> ADCXIEN_9
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_10  --------------------------------
// SVD Line: 2146

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_10
//    <name> ADCXIEN_10 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40002C44) ADC Channel 10 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.18..18> ADCXIEN_10
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_11  --------------------------------
// SVD Line: 2153

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_11
//    <name> ADCXIEN_11 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40002C44) ADC Channel 11 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.19..19> ADCXIEN_11
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_12  --------------------------------
// SVD Line: 2160

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_12
//    <name> ADCXIEN_12 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40002C44) ADC Channel 12 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.20..20> ADCXIEN_12
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_13  --------------------------------
// SVD Line: 2167

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_13
//    <name> ADCXIEN_13 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40002C44) ADC Channel 13 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.21..21> ADCXIEN_13
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_14  --------------------------------
// SVD Line: 2174

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_14
//    <name> ADCXIEN_14 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40002C44) ADC Channel 14 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.22..22> ADCXIEN_14
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_15  --------------------------------
// SVD Line: 2181

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_15
//    <name> ADCXIEN_15 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002C44) ADC Channel 15 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.23..23> ADCXIEN_15
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_16  --------------------------------
// SVD Line: 2188

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_16
//    <name> ADCXIEN_16 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40002C44) ADC Channel 16 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.24..24> ADCXIEN_16
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_17  --------------------------------
// SVD Line: 2195

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_17
//    <name> ADCXIEN_17 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40002C44) ADC Channel 17 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.25..25> ADCXIEN_17
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_18  --------------------------------
// SVD Line: 2202

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_18
//    <name> ADCXIEN_18 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40002C44) ADC Channel 18 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.26..26> ADCXIEN_18
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_19  --------------------------------
// SVD Line: 2209

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_19
//    <name> ADCXIEN_19 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40002C44) ADC Channel 19 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.27..27> ADCXIEN_19
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_20  --------------------------------
// SVD Line: 2216

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_20
//    <name> ADCXIEN_20 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40002C44) ADC Channel 20 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.28..28> ADCXIEN_20
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_21  --------------------------------
// SVD Line: 2223

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_21
//    <name> ADCXIEN_21 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40002C44) ADC Channel 21 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.29..29> ADCXIEN_21
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_22  --------------------------------
// SVD Line: 2230

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_22
//    <name> ADCXIEN_22 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40002C44) ADC Channel 22 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.30..30> ADCXIEN_22
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTEN_ADCXIEN_23  --------------------------------
// SVD Line: 2237

//  <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_23
//    <name> ADCXIEN_23 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40002C44) ADC Channel 23 Interrupt Mask Config </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTEN ) </loc>
//      <o.31..31> ADCXIEN_23
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: ADC_INTEN  -----------------------------------
// SVD Line: 2040

//  <rtree> SFDITEM_REG__ADC_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C44) Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((ADC_INTEN >> 0) & 0xFFFFFFFF), ((ADC_INTEN = (ADC_INTEN & ~(0xFFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_0 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_1 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_2 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_3 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_4 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_5 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_6 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_7 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_LLT_IEN </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_HHT_IEN </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_REG_IEN </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_CONT_IEN </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_8 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_9 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_10 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_11 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_12 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_13 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_14 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_15 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_16 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_17 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_18 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_19 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_20 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_21 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_22 </item>
//    <item> SFDITEM_FIELD__ADC_INTEN_ADCXIEN_23 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC_INTCLR  -------------------------------
// SVD Line: 2246

unsigned int ADC_INTCLR __AT (0x40002C48);



// -----------------------------  Field Item: ADC_INTCLR_ADCICLR  ---------------------------------
// SVD Line: 2254

//  <item> SFDITEM_FIELD__ADC_INTCLR_ADCICLR
//    <name> ADCICLR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40002C48) clear interrupt status </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_INTCLR >> 0) & 0x0), ((ADC_INTCLR = (ADC_INTCLR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTCLR_LLT_INTC  --------------------------------
// SVD Line: 2261

//  <item> SFDITEM_FIELD__ADC_INTCLR_LLT_INTC
//    <name> LLT_INTC </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x40002C48) clear interrupt status </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTCLR ) </loc>
//      <o.8..8> LLT_INTC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTCLR_HHT_INTC  --------------------------------
// SVD Line: 2268

//  <item> SFDITEM_FIELD__ADC_INTCLR_HHT_INTC
//    <name> HHT_INTC </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x40002C48) clear interrupt status </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTCLR ) </loc>
//      <o.9..9> HHT_INTC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: ADC_INTCLR_REG_INTC  --------------------------------
// SVD Line: 2275

//  <item> SFDITEM_FIELD__ADC_INTCLR_REG_INTC
//    <name> REG_INTC </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x40002C48) clear interrupt status </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTCLR ) </loc>
//      <o.10..10> REG_INTC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTCLR_CONT_INTC  --------------------------------
// SVD Line: 2282

//  <item> SFDITEM_FIELD__ADC_INTCLR_CONT_INTC
//    <name> CONT_INTC </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x40002C48) clear interrupt status </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_INTCLR ) </loc>
//      <o.11..11> CONT_INTC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTCLR_ADCICLR_1  --------------------------------
// SVD Line: 2289

//  <item> SFDITEM_FIELD__ADC_INTCLR_ADCICLR_1
//    <name> ADCICLR_1 </name>
//    <w> 
//    <i> [Bits 23..16] WO (@ 0x40002C48) clear interrupt status (AIN15 ~ AIN8) </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_INTCLR >> 16) & 0x0), ((ADC_INTCLR = (ADC_INTCLR & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: ADC_INTCLR_ADCICLR_2  --------------------------------
// SVD Line: 2296

//  <item> SFDITEM_FIELD__ADC_INTCLR_ADCICLR_2
//    <name> ADCICLR_2 </name>
//    <w> 
//    <i> [Bits 31..24] WO (@ 0x40002C48) clear interrupt status (AIN23 ~ AIN16) </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_INTCLR >> 24) & 0x0), ((ADC_INTCLR = (ADC_INTCLR & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: ADC_INTCLR  -----------------------------------
// SVD Line: 2246

//  <rtree> SFDITEM_REG__ADC_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C48) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((ADC_INTCLR >> 0) & 0xFFFFFFFF), ((ADC_INTCLR = (ADC_INTCLR & ~(0xFFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_INTCLR_ADCICLR </item>
//    <item> SFDITEM_FIELD__ADC_INTCLR_LLT_INTC </item>
//    <item> SFDITEM_FIELD__ADC_INTCLR_HHT_INTC </item>
//    <item> SFDITEM_FIELD__ADC_INTCLR_REG_INTC </item>
//    <item> SFDITEM_FIELD__ADC_INTCLR_CONT_INTC </item>
//    <item> SFDITEM_FIELD__ADC_INTCLR_ADCICLR_1 </item>
//    <item> SFDITEM_FIELD__ADC_INTCLR_ADCICLR_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_RAWINTSR  ------------------------------
// SVD Line: 2305

unsigned int ADC_RAWINTSR __AT (0x40002C4C);



// -----------------------------  Field Item: ADC_RAWINTSR_ADCRIS  --------------------------------
// SVD Line: 2313

//  <item> SFDITEM_FIELD__ADC_RAWINTSR_ADCRIS
//    <name> ADCRIS </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40002C4C) Interrupt Status (AIN7~ AIN0) </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_RAWINTSR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: ADC_RAWINTSR_LLT_INTF  -------------------------------
// SVD Line: 2320

//  <item> SFDITEM_FIELD__ADC_RAWINTSR_LLT_INTF
//    <name> LLT_INTF </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40002C4C) LLT </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_RAWINTSR ) </loc>
//      <o.8..8> LLT_INTF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_RAWINTSR_HHT_INTF  -------------------------------
// SVD Line: 2327

//  <item> SFDITEM_FIELD__ADC_RAWINTSR_HHT_INTF
//    <name> HHT_INTF </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40002C4C) HHT </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_RAWINTSR ) </loc>
//      <o.9..9> HHT_INTF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_RAWINTSR_REG_INTF  -------------------------------
// SVD Line: 2334

//  <item> SFDITEM_FIELD__ADC_RAWINTSR_REG_INTF
//    <name> REG_INTF </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40002C4C) REG </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_RAWINTSR ) </loc>
//      <o.10..10> REG_INTF
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_RAWINTSR_CONT_INTF  -------------------------------
// SVD Line: 2341

//  <item> SFDITEM_FIELD__ADC_RAWINTSR_CONT_INTF
//    <name> CONT_INTF </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40002C4C) CON </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_RAWINTSR ) </loc>
//      <o.11..11> CONT_INTF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_RAWINTSR_ADCRIS_1  -------------------------------
// SVD Line: 2348

//  <item> SFDITEM_FIELD__ADC_RAWINTSR_ADCRIS_1
//    <name> ADCRIS_1 </name>
//    <r> 
//    <i> [Bits 23..16] RO (@ 0x40002C4C) Interrupt Status (AIN15~ AIN8) </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_RAWINTSR >> 16) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: ADC_RAWINTSR_ADCRIS_2  -------------------------------
// SVD Line: 2355

//  <item> SFDITEM_FIELD__ADC_RAWINTSR_ADCRIS_2
//    <name> ADCRIS_2 </name>
//    <r> 
//    <i> [Bits 31..24] RO (@ 0x40002C4C) Interrupt Status (AIN16~ AIN23) </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_RAWINTSR >> 24) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ADC_RAWINTSR  ----------------------------------
// SVD Line: 2305

//  <rtree> SFDITEM_REG__ADC_RAWINTSR
//    <name> RAWINTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C4C) Interrupt Status Register before mask </i>
//    <loc> ( (unsigned int)((ADC_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_RAWINTSR_ADCRIS </item>
//    <item> SFDITEM_FIELD__ADC_RAWINTSR_LLT_INTF </item>
//    <item> SFDITEM_FIELD__ADC_RAWINTSR_HHT_INTF </item>
//    <item> SFDITEM_FIELD__ADC_RAWINTSR_REG_INTF </item>
//    <item> SFDITEM_FIELD__ADC_RAWINTSR_CONT_INTF </item>
//    <item> SFDITEM_FIELD__ADC_RAWINTSR_ADCRIS_1 </item>
//    <item> SFDITEM_FIELD__ADC_RAWINTSR_ADCRIS_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: ADC_MSKINTSR  ------------------------------
// SVD Line: 2364

unsigned int ADC_MSKINTSR __AT (0x40002C50);



// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_0  -------------------------------
// SVD Line: 2372

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_0
//    <name> ADCMIS_0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40002C50) Interrupt Status AIN0 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.0..0> ADCMIS_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_1  -------------------------------
// SVD Line: 2379

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_1
//    <name> ADCMIS_1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40002C50) Interrupt Status AIN1 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.1..1> ADCMIS_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_2  -------------------------------
// SVD Line: 2386

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_2
//    <name> ADCMIS_2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40002C50) Interrupt Status AIN2 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.2..2> ADCMIS_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_3  -------------------------------
// SVD Line: 2393

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_3
//    <name> ADCMIS_3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40002C50) Interrupt Status AIN3 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.3..3> ADCMIS_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_4  -------------------------------
// SVD Line: 2400

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_4
//    <name> ADCMIS_4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40002C50) Interrupt Status AIN4 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.4..4> ADCMIS_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_5  -------------------------------
// SVD Line: 2407

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_5
//    <name> ADCMIS_5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40002C50) Interrupt Status AIN5 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.5..5> ADCMIS_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_6  -------------------------------
// SVD Line: 2414

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_6
//    <name> ADCMIS_6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40002C50) Interrupt Status AIN6 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.6..6> ADCMIS_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_7  -------------------------------
// SVD Line: 2421

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_7
//    <name> ADCMIS_7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40002C50) Interrupt Status AIN7 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.7..7> ADCMIS_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_LLT_MIF  --------------------------------
// SVD Line: 2428

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_LLT_MIF
//    <name> LLT_MIF </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40002C50) Interrupt Status </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.8..8> LLT_MIF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_HHT_MIF  --------------------------------
// SVD Line: 2435

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_HHT_MIF
//    <name> HHT_MIF </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40002C50) Interrupt Status </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.9..9> HHT_MIF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_REG_MIF  --------------------------------
// SVD Line: 2442

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_REG_MIF
//    <name> REG_MIF </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x40002C50) Interrupt Status </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.10..10> REG_MIF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_CONT_MIF  -------------------------------
// SVD Line: 2449

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_CONT_MIF
//    <name> CONT_MIF </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x40002C50) Interrupt Status </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.11..11> CONT_MIF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_8  -------------------------------
// SVD Line: 2456

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_8
//    <name> ADCMIS_8 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40002C50) Interrupt Status AIN8 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.16..16> ADCMIS_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: ADC_MSKINTSR_ADCMIS_9  -------------------------------
// SVD Line: 2463

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_9
//    <name> ADCMIS_9 </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x40002C50) Interrupt Status AIN9 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.17..17> ADCMIS_9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_10  -------------------------------
// SVD Line: 2470

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_10
//    <name> ADCMIS_10 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x40002C50) Interrupt Status AIN10 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.18..18> ADCMIS_10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_11  -------------------------------
// SVD Line: 2477

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_11
//    <name> ADCMIS_11 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x40002C50) Interrupt Status AIN11 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.19..19> ADCMIS_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_12  -------------------------------
// SVD Line: 2484

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_12
//    <name> ADCMIS_12 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x40002C50) Interrupt Status AIN12 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.20..20> ADCMIS_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_13  -------------------------------
// SVD Line: 2491

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_13
//    <name> ADCMIS_13 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x40002C50) Interrupt Status AIN13 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.21..21> ADCMIS_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_14  -------------------------------
// SVD Line: 2498

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_14
//    <name> ADCMIS_14 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x40002C50) Interrupt Status AIN14 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.22..22> ADCMIS_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_15  -------------------------------
// SVD Line: 2505

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_15
//    <name> ADCMIS_15 </name>
//    <r> 
//    <i> [Bit 23] RO (@ 0x40002C50) Interrupt Status AIN15 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.23..23> ADCMIS_15
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_16  -------------------------------
// SVD Line: 2512

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_16
//    <name> ADCMIS_16 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x40002C50) Interrupt Status AIN16 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.24..24> ADCMIS_16
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_17  -------------------------------
// SVD Line: 2519

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_17
//    <name> ADCMIS_17 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x40002C50) Interrupt Status AIN17 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.25..25> ADCMIS_17
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_18  -------------------------------
// SVD Line: 2526

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_18
//    <name> ADCMIS_18 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x40002C50) Interrupt Status AIN18 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.26..26> ADCMIS_18
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_19  -------------------------------
// SVD Line: 2533

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_19
//    <name> ADCMIS_19 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x40002C50) Interrupt Status AIN19 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.27..27> ADCMIS_19
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_20  -------------------------------
// SVD Line: 2540

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_20
//    <name> ADCMIS_20 </name>
//    <r> 
//    <i> [Bit 28] RO (@ 0x40002C50) Interrupt Status AIN20 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.28..28> ADCMIS_20
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_21  -------------------------------
// SVD Line: 2547

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_21
//    <name> ADCMIS_21 </name>
//    <r> 
//    <i> [Bit 29] RO (@ 0x40002C50) Interrupt Status AIN21 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.29..29> ADCMIS_21
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_22  -------------------------------
// SVD Line: 2554

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_22
//    <name> ADCMIS_22 </name>
//    <r> 
//    <i> [Bit 30] RO (@ 0x40002C50) Interrupt Status AIN22 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.30..30> ADCMIS_22
//    </check>
//  </item>
//  


// ---------------------------  Field Item: ADC_MSKINTSR_ADCMIS_23  -------------------------------
// SVD Line: 2561

//  <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_23
//    <name> ADCMIS_23 </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x40002C50) Interrupt Status AIN23 </i>
//    <check> 
//      <loc> ( (unsigned int) ADC_MSKINTSR ) </loc>
//      <o.31..31> ADCMIS_23
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: ADC_MSKINTSR  ----------------------------------
// SVD Line: 2364

//  <rtree> SFDITEM_REG__ADC_MSKINTSR
//    <name> MSKINTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002C50) Interrupt Status Register Behind mask </i>
//    <loc> ( (unsigned int)((ADC_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_0 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_1 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_2 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_3 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_4 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_5 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_6 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_7 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_LLT_MIF </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_HHT_MIF </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_REG_MIF </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_CONT_MIF </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_8 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_9 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_10 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_11 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_12 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_13 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_14 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_15 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_16 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_17 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_18 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_19 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_20 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_21 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_22 </item>
//    <item> SFDITEM_FIELD__ADC_MSKINTSR_ADCMIS_23 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ADC  --------------------------------------
// SVD Line: 1363

//  <view> ADC
//    <name> ADC </name>
//    <item> SFDITEM_REG__ADC_CR0 </item>
//    <item> SFDITEM_REG__ADC_CR1 </item>
//    <item> SFDITEM_REG__ADC_CR2 </item>
//    <item> SFDITEM_REG__ADC_RESULT0 </item>
//    <item> SFDITEM_REG__ADC_RESULT1 </item>
//    <item> SFDITEM_REG__ADC_RESULT2 </item>
//    <item> SFDITEM_REG__ADC_RESULT3 </item>
//    <item> SFDITEM_REG__ADC_RESULT4 </item>
//    <item> SFDITEM_REG__ADC_RESULT5 </item>
//    <item> SFDITEM_REG__ADC_RESULT6 </item>
//    <item> SFDITEM_REG__ADC_RESULT7 </item>
//    <item> SFDITEM_REG__ADC_RESULT </item>
//    <item> SFDITEM_REG__ADC_RESULT_ACC </item>
//    <item> SFDITEM_REG__ADC_HT </item>
//    <item> SFDITEM_REG__ADC_LT </item>
//    <item> SFDITEM_REG__ADC_INTEN </item>
//    <item> SFDITEM_REG__ADC_INTCLR </item>
//    <item> SFDITEM_REG__ADC_RAWINTSR </item>
//    <item> SFDITEM_REG__ADC_MSKINTSR </item>
//  </view>
//  


// ------------------------------  Register Item Address: RTC_CR  ---------------------------------
// SVD Line: 2586

unsigned int RTC_CR __AT (0x40003000);



// -------------------------------  Field Item: RTC_CR_BYPSHAD  -----------------------------------
// SVD Line: 2594

//  <item> SFDITEM_FIELD__RTC_CR_BYPSHAD
//    <name> BYPSHAD </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003000) By pass </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.0..0> BYPSHAD
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_CR_RTC1HZOE  ----------------------------------
// SVD Line: 2601

//  <item> SFDITEM_FIELD__RTC_CR_RTC1HZOE
//    <name> RTC1HZOE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003000) Enable 1Hz </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.1..1> RTC1HZOE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_CR_FMT  -------------------------------------
// SVD Line: 2608

//  <item> SFDITEM_FIELD__RTC_CR_FMT
//    <name> FMT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003000) Format </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.2..2> FMT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_CR_ALM1_INTEN  ---------------------------------
// SVD Line: 2615

//  <item> SFDITEM_FIELD__RTC_CR_ALM1_INTEN
//    <name> ALM1_INTEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003000) Enable alarm1 interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.4..4> ALM1_INTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RTC_CR_ALM2_INTEN  ---------------------------------
// SVD Line: 2622

//  <item> SFDITEM_FIELD__RTC_CR_ALM2_INTEN
//    <name> ALM2_INTEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003000) Enable alarm2 interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.5..5> ALM2_INTEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_ALM1EN  -----------------------------------
// SVD Line: 2629

//  <item> SFDITEM_FIELD__RTC_CR_ALM1EN
//    <name> ALM1EN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003000) Alarm1 enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.6..6> ALM1EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_CR_START  ------------------------------------
// SVD Line: 2636

//  <item> SFDITEM_FIELD__RTC_CR_START
//    <name> START </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003000) RTC start </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CR ) </loc>
//      <o.8..8> START
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_CR  -------------------------------------
// SVD Line: 2586

//  <rtree> SFDITEM_REG__RTC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003000) CR </i>
//    <loc> ( (unsigned int)((RTC_CR >> 0) & 0xFFFFFFFF), ((RTC_CR = (RTC_CR & ~(0x177UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x177) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CR_BYPSHAD </item>
//    <item> SFDITEM_FIELD__RTC_CR_RTC1HZOE </item>
//    <item> SFDITEM_FIELD__RTC_CR_FMT </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALM1_INTEN </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALM2_INTEN </item>
//    <item> SFDITEM_FIELD__RTC_CR_ALM1EN </item>
//    <item> SFDITEM_FIELD__RTC_CR_START </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_CLKCR  --------------------------------
// SVD Line: 2645

unsigned int RTC_CLKCR __AT (0x40003004);



// ------------------------------  Field Item: RTC_CLKCR_HXTDIV  ----------------------------------
// SVD Line: 2653

//  <item> SFDITEM_FIELD__RTC_CLKCR_HXTDIV
//    <name> HXTDIV </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40003004) HXT div (F=F_HXT/(HXTDIV[9:0]) </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_CLKCR >> 0) & 0x3FF), ((RTC_CLKCR = (RTC_CLKCR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC_CLKCR_RTCCKSEL  ---------------------------------
// SVD Line: 2660

//  <item> SFDITEM_FIELD__RTC_CLKCR_RTCCKSEL
//    <name> RTCCKSEL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40003004) RTC clock source select </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_CLKCR >> 16) & 0x3), ((RTC_CLKCR = (RTC_CLKCR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_CLKCR_RTCCKEN  ---------------------------------
// SVD Line: 2667

//  <item> SFDITEM_FIELD__RTC_CLKCR_RTCCKEN
//    <name> RTCCKEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40003004) RTC clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_CLKCR ) </loc>
//      <o.20..20> RTCCKEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC_CLKCR  -----------------------------------
// SVD Line: 2645

//  <rtree> SFDITEM_REG__RTC_CLKCR
//    <name> CLKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003004) CLKCR </i>
//    <loc> ( (unsigned int)((RTC_CLKCR >> 0) & 0xFFFFFFFF), ((RTC_CLKCR = (RTC_CLKCR & ~(0x1303FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1303FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_CLKCR_HXTDIV </item>
//    <item> SFDITEM_FIELD__RTC_CLKCR_RTCCKSEL </item>
//    <item> SFDITEM_FIELD__RTC_CLKCR_RTCCKEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_TIME  --------------------------------
// SVD Line: 2676

unsigned int RTC_TIME __AT (0x40003008);



// --------------------------------  Field Item: RTC_TIME_SEC  ------------------------------------
// SVD Line: 2684

//  <item> SFDITEM_FIELD__RTC_TIME_SEC
//    <name> SEC </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40003008) Second counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TIME >> 0) & 0x7F), ((RTC_TIME = (RTC_TIME & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_TIME_MIN  ------------------------------------
// SVD Line: 2691

//  <item> SFDITEM_FIELD__RTC_TIME_MIN
//    <name> MIN </name>
//    <rw> 
//    <i> [Bits 14..8] RW (@ 0x40003008) Minute counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TIME >> 8) & 0x7F), ((RTC_TIME = (RTC_TIME & ~(0x7FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_TIME_HOUR19  ----------------------------------
// SVD Line: 2698

//  <item> SFDITEM_FIELD__RTC_TIME_HOUR19
//    <name> HOUR19 </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x40003008) Hour counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TIME >> 16) & 0x1F), ((RTC_TIME = (RTC_TIME & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_TIME_H20_PA  ----------------------------------
// SVD Line: 2705

//  <item> SFDITEM_FIELD__RTC_TIME_H20_PA
//    <name> H20_PA </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40003008) Hour mode (AM/PM) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_TIME ) </loc>
//      <o.21..21> H20_PA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_TIME_WEEK  -----------------------------------
// SVD Line: 2712

//  <item> SFDITEM_FIELD__RTC_TIME_WEEK
//    <name> WEEK </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x40003008) Week counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_TIME >> 24) & 0x7), ((RTC_TIME = (RTC_TIME & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_TIME  ------------------------------------
// SVD Line: 2676

//  <rtree> SFDITEM_REG__RTC_TIME
//    <name> TIME </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003008) TIME </i>
//    <loc> ( (unsigned int)((RTC_TIME >> 0) & 0xFFFFFFFF), ((RTC_TIME = (RTC_TIME & ~(0x73F7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x73F7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_TIME_SEC </item>
//    <item> SFDITEM_FIELD__RTC_TIME_MIN </item>
//    <item> SFDITEM_FIELD__RTC_TIME_HOUR19 </item>
//    <item> SFDITEM_FIELD__RTC_TIME_H20_PA </item>
//    <item> SFDITEM_FIELD__RTC_TIME_WEEK </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_DATE  --------------------------------
// SVD Line: 2721

unsigned int RTC_DATE __AT (0x4000300C);



// --------------------------------  Field Item: RTC_DATE_DAY  ------------------------------------
// SVD Line: 2729

//  <item> SFDITEM_FIELD__RTC_DATE_DAY
//    <name> DAY </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000300C) Day counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DATE >> 0) & 0x3F), ((RTC_DATE = (RTC_DATE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_DATE_MONTH  -----------------------------------
// SVD Line: 2736

//  <item> SFDITEM_FIELD__RTC_DATE_MONTH
//    <name> MONTH </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x4000300C) Month counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DATE >> 8) & 0x1F), ((RTC_DATE = (RTC_DATE & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_DATE_CEN  ------------------------------------
// SVD Line: 2743

//  <item> SFDITEM_FIELD__RTC_DATE_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000300C) Century counter (0: 20, 1: 21) </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_DATE ) </loc>
//      <o.15..15> CEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_DATE_YEAR  -----------------------------------
// SVD Line: 2750

//  <item> SFDITEM_FIELD__RTC_DATE_YEAR
//    <name> YEAR </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000300C) Year counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_DATE >> 16) & 0xFF), ((RTC_DATE = (RTC_DATE & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_DATE  ------------------------------------
// SVD Line: 2721

//  <rtree> SFDITEM_REG__RTC_DATE
//    <name> DATE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000300C) DATE </i>
//    <loc> ( (unsigned int)((RTC_DATE >> 0) & 0xFFFFFFFF), ((RTC_DATE = (RTC_DATE & ~(0xFF9F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF9F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_DATE_DAY </item>
//    <item> SFDITEM_FIELD__RTC_DATE_MONTH </item>
//    <item> SFDITEM_FIELD__RTC_DATE_CEN </item>
//    <item> SFDITEM_FIELD__RTC_DATE_YEAR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALM1TIME  ------------------------------
// SVD Line: 2759

unsigned int RTC_ALM1TIME __AT (0x40003010);



// -----------------------------  Field Item: RTC_ALM1TIME_ALSEC  ---------------------------------
// SVD Line: 2767

//  <item> SFDITEM_FIELD__RTC_ALM1TIME_ALSEC
//    <name> ALSEC </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40003010) Alarm second configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALM1TIME >> 0) & 0x7F), ((RTC_ALM1TIME = (RTC_ALM1TIME & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC_ALM1TIME_ALMIN  ---------------------------------
// SVD Line: 2774

//  <item> SFDITEM_FIELD__RTC_ALM1TIME_ALMIN
//    <name> ALMIN </name>
//    <rw> 
//    <i> [Bits 14..8] RW (@ 0x40003010) Alarm minute configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALM1TIME >> 8) & 0x7F), ((RTC_ALM1TIME = (RTC_ALM1TIME & ~(0x7FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: RTC_ALM1TIME_ALHOUR19  -------------------------------
// SVD Line: 2781

//  <item> SFDITEM_FIELD__RTC_ALM1TIME_ALHOUR19
//    <name> ALHOUR19 </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x40003010) Alarm hour configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALM1TIME >> 16) & 0x1F), ((RTC_ALM1TIME = (RTC_ALM1TIME & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: RTC_ALM1TIME_ALH20_PA  -------------------------------
// SVD Line: 2788

//  <item> SFDITEM_FIELD__RTC_ALM1TIME_ALH20_PA
//    <name> ALH20_PA </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40003010) Alarm hour configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1TIME ) </loc>
//      <o.21..21> ALH20_PA
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_ALM1TIME_ALWEEK  --------------------------------
// SVD Line: 2795

//  <item> SFDITEM_FIELD__RTC_ALM1TIME_ALWEEK
//    <name> ALWEEK </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x40003010) Alarm week configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALM1TIME >> 24) & 0x7), ((RTC_ALM1TIME = (RTC_ALM1TIME & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RTC_ALM1TIME  ----------------------------------
// SVD Line: 2759

//  <rtree> SFDITEM_REG__RTC_ALM1TIME
//    <name> ALM1TIME </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003010) ALM </i>
//    <loc> ( (unsigned int)((RTC_ALM1TIME >> 0) & 0xFFFFFFFF), ((RTC_ALM1TIME = (RTC_ALM1TIME & ~(0x73F7F7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x73F7F7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALM1TIME_ALSEC </item>
//    <item> SFDITEM_FIELD__RTC_ALM1TIME_ALMIN </item>
//    <item> SFDITEM_FIELD__RTC_ALM1TIME_ALHOUR19 </item>
//    <item> SFDITEM_FIELD__RTC_ALM1TIME_ALH20_PA </item>
//    <item> SFDITEM_FIELD__RTC_ALM1TIME_ALWEEK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALM1DATE  ------------------------------
// SVD Line: 2804

unsigned int RTC_ALM1DATE __AT (0x40003014);



// -----------------------------  Field Item: RTC_ALM1DATE_ALDAY  ---------------------------------
// SVD Line: 2812

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALDAY
//    <name> ALDAY </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40003014) Alarm day configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALM1DATE >> 0) & 0x3F), ((RTC_ALM1DATE = (RTC_ALM1DATE & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: RTC_ALM1DATE_ALMONTH  --------------------------------
// SVD Line: 2819

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMONTH
//    <name> ALMONTH </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40003014) Alarm month configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALM1DATE >> 8) & 0x1F), ((RTC_ALM1DATE = (RTC_ALM1DATE & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC_ALM1DATE_ALCEN  ---------------------------------
// SVD Line: 2826

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALCEN
//    <name> ALCEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003014) Alarm century configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1DATE ) </loc>
//      <o.15..15> ALCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_ALM1DATE_ALYEAR  --------------------------------
// SVD Line: 2833

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALYEAR
//    <name> ALYEAR </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40003014) Alarm year configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_ALM1DATE >> 16) & 0xFF), ((RTC_ALM1DATE = (RTC_ALM1DATE & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: RTC_ALM1DATE_ALMSECEN  -------------------------------
// SVD Line: 2840

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMSECEN
//    <name> ALMSECEN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40003014) enable Alarm second configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1DATE ) </loc>
//      <o.24..24> ALMSECEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC_ALM1DATE_ALMMINEN  -------------------------------
// SVD Line: 2847

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMMINEN
//    <name> ALMMINEN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40003014) enable Alarm minute configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1DATE ) </loc>
//      <o.25..25> ALMMINEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC_ALM1DATE_ALMHOUREN  -------------------------------
// SVD Line: 2854

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMHOUREN
//    <name> ALMHOUREN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40003014) enable Alarm hour configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1DATE ) </loc>
//      <o.26..26> ALMHOUREN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC_ALM1DATE_ALMWEEKEN  -------------------------------
// SVD Line: 2861

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMWEEKEN
//    <name> ALMWEEKEN </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40003014) enable Alarm week configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1DATE ) </loc>
//      <o.27..27> ALMWEEKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC_ALM1DATE_ALMDAYEN  -------------------------------
// SVD Line: 2868

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMDAYEN
//    <name> ALMDAYEN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40003014) enable Alarm day configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1DATE ) </loc>
//      <o.28..28> ALMDAYEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC_ALM1DATE_ALMMONEN  -------------------------------
// SVD Line: 2875

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMMONEN
//    <name> ALMMONEN </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40003014) enable Alarm month configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1DATE ) </loc>
//      <o.29..29> ALMMONEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RTC_ALM1DATE_ALMYEAREN  -------------------------------
// SVD Line: 2882

//  <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMYEAREN
//    <name> ALMYEAREN </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40003014) enable Alarm year configuration </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ALM1DATE ) </loc>
//      <o.30..30> ALMYEAREN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: RTC_ALM1DATE  ----------------------------------
// SVD Line: 2804

//  <rtree> SFDITEM_REG__RTC_ALM1DATE
//    <name> ALM1DATE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003014) ALM </i>
//    <loc> ( (unsigned int)((RTC_ALM1DATE >> 0) & 0xFFFFFFFF), ((RTC_ALM1DATE = (RTC_ALM1DATE & ~(0x7FFF9F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF9F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALDAY </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMONTH </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALCEN </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALYEAR </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMSECEN </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMMINEN </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMHOUREN </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMWEEKEN </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMDAYEN </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMMONEN </item>
//    <item> SFDITEM_FIELD__RTC_ALM1DATE_ALMYEAREN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_ALM2PRD  -------------------------------
// SVD Line: 2891

unsigned int RTC_ALM2PRD __AT (0x40003018);



// ---------------------------  Field Item: RTC_ALM2PRD_ALM2PR_CNT  -------------------------------
// SVD Line: 2899

//  <item> SFDITEM_FIELD__RTC_ALM2PRD_ALM2PR_CNT
//    <name> ALM2PR_CNT </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40003018) \nAlarm2 periodic configuration\n0 : ALM2_OFF = Disable Alarm 2\n1 : 1_SEC = 1 second\n2 : 500_MSEC = 500 mseconds\n3 : 250_MSEC = 250 msecond\n4 : 125_MSEC = 125 msecond\n5 : 62_5_MSEC = 62.5 msecond\n6 : 31_25_MSEC = 31.25 msecond\n7 : 15_625_MSEC = 15.625 msecond\n8 : 7_8125_MSEC = 7.8125 msecond\n9 : 10_SEC = 10 seconds\n10 : 30_SEC = 30 seconds\n11 : 1_MIN = 1 minute\n12 : 30_MIN = 30 minute\n13 : 60_MIN = 60 minute\n14 : 12_HOUR = 12 hours\n15 : 24_HOUR = 24 hours </i>
//    <combo> 
//      <loc> ( (unsigned int) RTC_ALM2PRD ) </loc>
//      <o.3..0> ALM2PR_CNT
//        <0=> 0: ALM2_OFF = Disable Alarm 2
//        <1=> 1: 1_SEC = 1 second
//        <2=> 2: 500_MSEC = 500 mseconds
//        <3=> 3: 250_MSEC = 250 msecond
//        <4=> 4: 125_MSEC = 125 msecond
//        <5=> 5: 62_5_MSEC = 62.5 msecond
//        <6=> 6: 31_25_MSEC = 31.25 msecond
//        <7=> 7: 15_625_MSEC = 15.625 msecond
//        <8=> 8: 7_8125_MSEC = 7.8125 msecond
//        <9=> 9: 10_SEC = 10 seconds
//        <10=> 10: 30_SEC = 30 seconds
//        <11=> 11: 1_MIN = 1 minute
//        <12=> 12: 30_MIN = 30 minute
//        <13=> 13: 60_MIN = 60 minute
//        <14=> 14: 12_HOUR = 12 hours
//        <15=> 15: 24_HOUR = 24 hours
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: RTC_ALM2PRD  ----------------------------------
// SVD Line: 2891

//  <rtree> SFDITEM_REG__RTC_ALM2PRD
//    <name> ALM2PRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003018) ALM PR </i>
//    <loc> ( (unsigned int)((RTC_ALM2PRD >> 0) & 0xFFFFFFFF), ((RTC_ALM2PRD = (RTC_ALM2PRD & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ALM2PRD_ALM2PR_CNT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_RCLKTRIM  ------------------------------
// SVD Line: 2990

unsigned int RTC_RCLKTRIM __AT (0x4000301C);



// ------------------------------  Field Item: RTC_RCLKTRIM_TRIM  ---------------------------------
// SVD Line: 2998

//  <item> SFDITEM_FIELD__RTC_RCLKTRIM_TRIM
//    <name> TRIM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000301C) clock trim value (-128 ~ 127) </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_RCLKTRIM >> 0) & 0xFF), ((RTC_RCLKTRIM = (RTC_RCLKTRIM & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RTC_RCLKTRIM_MODE  ---------------------------------
// SVD Line: 3005

//  <item> SFDITEM_FIELD__RTC_RCLKTRIM_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000301C) \nclock mode\n0 : 60_SEC = 60 seconds\n1 : 30_SEC = 30 seconds\n2 : 15_SEC = 15 seconds\n3 : 6_SEC = 6 seconds </i>
//    <combo> 
//      <loc> ( (unsigned int) RTC_RCLKTRIM ) </loc>
//      <o.9..8> MODE
//        <0=> 0: 60_SEC = 60 seconds
//        <1=> 1: 30_SEC = 30 seconds
//        <2=> 2: 15_SEC = 15 seconds
//        <3=> 3: 6_SEC = 6 seconds
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: RTC_RCLKTRIM  ----------------------------------
// SVD Line: 2990

//  <rtree> SFDITEM_REG__RTC_RCLKTRIM
//    <name> RCLKTRIM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000301C) RTC clock trim </i>
//    <loc> ( (unsigned int)((RTC_RCLKTRIM >> 0) & 0xFFFFFFFF), ((RTC_RCLKTRIM = (RTC_RCLKTRIM & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_RCLKTRIM_TRIM </item>
//    <item> SFDITEM_FIELD__RTC_RCLKTRIM_MODE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_ISR  ---------------------------------
// SVD Line: 3036

unsigned int RTC_ISR __AT (0x40003020);



// --------------------------------  Field Item: RTC_ISR_WAIT  ------------------------------------
// SVD Line: 3044

//  <item> SFDITEM_FIELD__RTC_ISR_WAIT
//    <name> WAIT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003020) wait </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.0..0> WAIT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_ISR_WAITF  -----------------------------------
// SVD Line: 3051

//  <item> SFDITEM_FIELD__RTC_ISR_WAITF
//    <name> WAITF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003020) waitf </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.1..1> WAITF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: RTC_ISR_RSF  ------------------------------------
// SVD Line: 3058

//  <item> SFDITEM_FIELD__RTC_ISR_RSF
//    <name> RSF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003020) sync flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.2..2> RSF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_ALM1_F  -----------------------------------
// SVD Line: 3065

//  <item> SFDITEM_FIELD__RTC_ISR_ALM1_F
//    <name> ALM1_F </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40003020) Alarm1 interrupt status </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.4..4> ALM1_F
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTC_ISR_ALM2_F  -----------------------------------
// SVD Line: 3072

//  <item> SFDITEM_FIELD__RTC_ISR_ALM2_F
//    <name> ALM2_F </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40003020) Alarm2 interrupt status </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_ISR ) </loc>
//      <o.5..5> ALM2_F
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_ISR  ------------------------------------
// SVD Line: 3036

//  <rtree> SFDITEM_REG__RTC_ISR
//    <name> ISR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003020) Init </i>
//    <loc> ( (unsigned int)((RTC_ISR >> 0) & 0xFFFFFFFF), ((RTC_ISR = (RTC_ISR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_ISR_WAIT </item>
//    <item> SFDITEM_FIELD__RTC_ISR_WAITF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_RSF </item>
//    <item> SFDITEM_FIELD__RTC_ISR_ALM1_F </item>
//    <item> SFDITEM_FIELD__RTC_ISR_ALM2_F </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_INTCLR  -------------------------------
// SVD Line: 3081

unsigned int RTC_INTCLR __AT (0x40003024);



// -----------------------------  Field Item: RTC_INTCLR_ALM1_CLR  --------------------------------
// SVD Line: 3089

//  <item> SFDITEM_FIELD__RTC_INTCLR_ALM1_CLR
//    <name> ALM1_CLR </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40003024) Alarm1 clear status </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_INTCLR ) </loc>
//      <o.4..4> ALM1_CLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_INTCLR_ALM2_CLR  --------------------------------
// SVD Line: 3096

//  <item> SFDITEM_FIELD__RTC_INTCLR_ALM2_CLR
//    <name> ALM2_CLR </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40003024) Alarm2 clear status </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_INTCLR ) </loc>
//      <o.5..5> ALM2_CLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RTC_INTCLR  -----------------------------------
// SVD Line: 3081

//  <rtree> SFDITEM_REG__RTC_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003024) Status Clean </i>
//    <loc> ( (unsigned int)((RTC_INTCLR >> 0) & 0xFFFFFFFF), ((RTC_INTCLR = (RTC_INTCLR & ~(0x30UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_INTCLR_ALM1_CLR </item>
//    <item> SFDITEM_FIELD__RTC_INTCLR_ALM2_CLR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_WPR  ---------------------------------
// SVD Line: 3105

unsigned int RTC_WPR __AT (0x40003028);



// ---------------------------------  Field Item: RTC_WPR_WPR  ------------------------------------
// SVD Line: 3113

//  <item> SFDITEM_FIELD__RTC_WPR_WPR
//    <name> WPR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40003028) write protection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_WPR >> 0) & 0x0), ((RTC_WPR = (RTC_WPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: RTC_WPR  ------------------------------------
// SVD Line: 3105

//  <rtree> SFDITEM_REG__RTC_WPR
//    <name> WPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003028) RTC </i>
//    <loc> ( (unsigned int)((RTC_WPR >> 0) & 0xFFFFFFFF), ((RTC_WPR = (RTC_WPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_WPR_WPR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RTC  --------------------------------------
// SVD Line: 2572

//  <view> RTC
//    <name> RTC </name>
//    <item> SFDITEM_REG__RTC_CR </item>
//    <item> SFDITEM_REG__RTC_CLKCR </item>
//    <item> SFDITEM_REG__RTC_TIME </item>
//    <item> SFDITEM_REG__RTC_DATE </item>
//    <item> SFDITEM_REG__RTC_ALM1TIME </item>
//    <item> SFDITEM_REG__RTC_ALM1DATE </item>
//    <item> SFDITEM_REG__RTC_ALM2PRD </item>
//    <item> SFDITEM_REG__RTC_RCLKTRIM </item>
//    <item> SFDITEM_REG__RTC_ISR </item>
//    <item> SFDITEM_REG__RTC_INTCLR </item>
//    <item> SFDITEM_REG__RTC_WPR </item>
//  </view>
//  


// ----------------------------  Register Item Address: CLKTRIM_CR  -------------------------------
// SVD Line: 3138

unsigned int CLKTRIM_CR __AT (0x40003400);



// ----------------------------  Field Item: CLKTRIM_CR_TRIM_START  -------------------------------
// SVD Line: 3146

//  <item> SFDITEM_FIELD__CLKTRIM_CR_TRIM_START
//    <name> TRIM_START </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003400) TRIM_START </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_CR ) </loc>
//      <o.0..0> TRIM_START
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CLKTRIM_CR_REFCLK_SEL  -------------------------------
// SVD Line: 3153

//  <item> SFDITEM_FIELD__CLKTRIM_CR_REFCLK_SEL
//    <name> REFCLK_SEL </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40003400) \nREFCLK_SEL\n0 : HIRC = use HIRC\n1 : HXT = use HXT\n2 : SIRC = use SIRC\n3 : LXT = use LXT\n4 : HXT_BYPASS = use HXT-Bypass\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CLKTRIM_CR ) </loc>
//      <o.3..1> REFCLK_SEL
//        <0=> 0: HIRC = use HIRC
//        <1=> 1: HXT = use HXT
//        <2=> 2: SIRC = use SIRC
//        <3=> 3: LXT = use LXT
//        <4=> 4: HXT_BYPASS = use HXT-Bypass
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CLKTRIM_CR_CALCLK_SEL  -------------------------------
// SVD Line: 3187

//  <item> SFDITEM_FIELD__CLKTRIM_CR_CALCLK_SEL
//    <name> CALCLK_SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40003400) \nCALCLK_SEL\n0 : HIRC = use HIRC\n1 : HXT = use HXT\n2 : SIRC = use SIRC\n3 : LXT = use LXT </i>
//    <combo> 
//      <loc> ( (unsigned int) CLKTRIM_CR ) </loc>
//      <o.5..4> CALCLK_SEL
//        <0=> 0: HIRC = use HIRC
//        <1=> 1: HXT = use HXT
//        <2=> 2: SIRC = use SIRC
//        <3=> 3: LXT = use LXT
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: CLKTRIM_CR_MON_EN  ---------------------------------
// SVD Line: 3216

//  <item> SFDITEM_FIELD__CLKTRIM_CR_MON_EN
//    <name> MON_EN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003400) MON_EN </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_CR ) </loc>
//      <o.6..6> MON_EN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: CLKTRIM_CR_IE  -----------------------------------
// SVD Line: 3223

//  <item> SFDITEM_FIELD__CLKTRIM_CR_IE
//    <name> IE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003400) interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_CR ) </loc>
//      <o.7..7> IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: CLKTRIM_CR_CLKEN  ----------------------------------
// SVD Line: 3230

//  <item> SFDITEM_FIELD__CLKTRIM_CR_CLKEN
//    <name> CLKEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003400) enable clktrim </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_CR ) </loc>
//      <o.8..8> CLKEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: CLKTRIM_CR  -----------------------------------
// SVD Line: 3138

//  <rtree> SFDITEM_REG__CLKTRIM_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003400) Config Register </i>
//    <loc> ( (unsigned int)((CLKTRIM_CR >> 0) & 0xFFFFFFFF), ((CLKTRIM_CR = (CLKTRIM_CR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKTRIM_CR_TRIM_START </item>
//    <item> SFDITEM_FIELD__CLKTRIM_CR_REFCLK_SEL </item>
//    <item> SFDITEM_FIELD__CLKTRIM_CR_CALCLK_SEL </item>
//    <item> SFDITEM_FIELD__CLKTRIM_CR_MON_EN </item>
//    <item> SFDITEM_FIELD__CLKTRIM_CR_IE </item>
//    <item> SFDITEM_FIELD__CLKTRIM_CR_CLKEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CLKTRIM_REFCON  -----------------------------
// SVD Line: 3239

unsigned int CLKTRIM_REFCON __AT (0x40003404);



// ---------------------------  Field Item: CLKTRIM_REFCON_RCNTVAL  -------------------------------
// SVD Line: 3247

//  <item> SFDITEM_FIELD__CLKTRIM_REFCON_RCNTVAL
//    <name> RCNTVAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003404) Ref. count default value </i>
//    <edit> 
//      <loc> ( (unsigned int)((CLKTRIM_REFCON >> 0) & 0xFFFFFFFF), ((CLKTRIM_REFCON = (CLKTRIM_REFCON & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CLKTRIM_REFCON  ---------------------------------
// SVD Line: 3239

//  <rtree> SFDITEM_REG__CLKTRIM_REFCON
//    <name> REFCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003404) Reference Count Orignal Config Register </i>
//    <loc> ( (unsigned int)((CLKTRIM_REFCON >> 0) & 0xFFFFFFFF), ((CLKTRIM_REFCON = (CLKTRIM_REFCON & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKTRIM_REFCON_RCNTVAL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CLKTRIM_REFCNT  -----------------------------
// SVD Line: 3256

unsigned int CLKTRIM_REFCNT __AT (0x40003408);



// ----------------------------  Field Item: CLKTRIM_REFCNT_REFCNT  -------------------------------
// SVD Line: 3264

//  <item> SFDITEM_FIELD__CLKTRIM_REFCNT_REFCNT
//    <name> REFCNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003408) Reference Count </i>
//    <edit> 
//      <loc> ( (unsigned int)((CLKTRIM_REFCNT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CLKTRIM_REFCNT  ---------------------------------
// SVD Line: 3256

//  <rtree> SFDITEM_REG__CLKTRIM_REFCNT
//    <name> REFCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003408) Reference Count Register </i>
//    <loc> ( (unsigned int)((CLKTRIM_REFCNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__CLKTRIM_REFCNT_REFCNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CLKTRIM_CALCNT  -----------------------------
// SVD Line: 3273

unsigned int CLKTRIM_CALCNT __AT (0x4000340C);



// ----------------------------  Field Item: CLKTRIM_CALCNT_CALCNT  -------------------------------
// SVD Line: 3281

//  <item> SFDITEM_FIELD__CLKTRIM_CALCNT_CALCNT
//    <name> CALCNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000340C) Calibration count </i>
//    <edit> 
//      <loc> ( (unsigned int)((CLKTRIM_CALCNT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CLKTRIM_CALCNT  ---------------------------------
// SVD Line: 3273

//  <rtree> SFDITEM_REG__CLKTRIM_CALCNT
//    <name> CALCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000340C) Calibration count register </i>
//    <loc> ( (unsigned int)((CLKTRIM_CALCNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__CLKTRIM_CALCNT_CALCNT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CLKTRIM_IFR  -------------------------------
// SVD Line: 3290

unsigned int CLKTRIM_IFR __AT (0x40003410);



// ------------------------------  Field Item: CLKTRIM_IFR_STOP  ----------------------------------
// SVD Line: 3298

//  <item> SFDITEM_FIELD__CLKTRIM_IFR_STOP
//    <name> STOP </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40003410) STOP </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_IFR ) </loc>
//      <o.0..0> STOP
//    </check>
//  </item>
//  


// ---------------------------  Field Item: CLKTRIM_IFR_CALCNT_OVF  -------------------------------
// SVD Line: 3305

//  <item> SFDITEM_FIELD__CLKTRIM_IFR_CALCNT_OVF
//    <name> CALCNT_OVF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40003410) CALCNT overflow </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_IFR ) </loc>
//      <o.1..1> CALCNT_OVF
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CLKTRIM_IFR_LXT_FAULT  -------------------------------
// SVD Line: 3312

//  <item> SFDITEM_FIELD__CLKTRIM_IFR_LXT_FAULT
//    <name> LXT_FAULT </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40003410) LXT fault </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_IFR ) </loc>
//      <o.2..2> LXT_FAULT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: CLKTRIM_IFR_HXT_FAULT  -------------------------------
// SVD Line: 3319

//  <item> SFDITEM_FIELD__CLKTRIM_IFR_HXT_FAULT
//    <name> HXT_FAULT </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40003410) HXT fault </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_IFR ) </loc>
//      <o.3..3> HXT_FAULT
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: CLKTRIM_IFR  ----------------------------------
// SVD Line: 3290

//  <rtree> SFDITEM_REG__CLKTRIM_IFR
//    <name> IFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003410) Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((CLKTRIM_IFR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__CLKTRIM_IFR_STOP </item>
//    <item> SFDITEM_FIELD__CLKTRIM_IFR_CALCNT_OVF </item>
//    <item> SFDITEM_FIELD__CLKTRIM_IFR_LXT_FAULT </item>
//    <item> SFDITEM_FIELD__CLKTRIM_IFR_HXT_FAULT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CLKTRIM_ICLR  ------------------------------
// SVD Line: 3328

unsigned int CLKTRIM_ICLR __AT (0x40003414);



// -------------------------  Field Item: CLKTRIM_ICLR_LXT_FAULT_CLR  -----------------------------
// SVD Line: 3336

//  <item> SFDITEM_FIELD__CLKTRIM_ICLR_LXT_FAULT_CLR
//    <name> LXT_FAULT_CLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40003414) LXT fault clear </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_ICLR ) </loc>
//      <o.2..2> LXT_FAULT_CLR
//    </check>
//  </item>
//  


// -------------------------  Field Item: CLKTRIM_ICLR_HXT_FAULT_CLR  -----------------------------
// SVD Line: 3343

//  <item> SFDITEM_FIELD__CLKTRIM_ICLR_HXT_FAULT_CLR
//    <name> HXT_FAULT_CLR </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40003414) HXT fault clear </i>
//    <check> 
//      <loc> ( (unsigned int) CLKTRIM_ICLR ) </loc>
//      <o.3..3> HXT_FAULT_CLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: CLKTRIM_ICLR  ----------------------------------
// SVD Line: 3328

//  <rtree> SFDITEM_REG__CLKTRIM_ICLR
//    <name> ICLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003414) Interrupt Flag Clear Register </i>
//    <loc> ( (unsigned int)((CLKTRIM_ICLR >> 0) & 0xFFFFFFFF), ((CLKTRIM_ICLR = (CLKTRIM_ICLR & ~(0xCUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKTRIM_ICLR_LXT_FAULT_CLR </item>
//    <item> SFDITEM_FIELD__CLKTRIM_ICLR_HXT_FAULT_CLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: CLKTRIM_CALCON  -----------------------------
// SVD Line: 3352

unsigned int CLKTRIM_CALCON __AT (0x40003418);



// ---------------------------  Field Item: CLKTRIM_CALCON_CALOVCNT  ------------------------------
// SVD Line: 3360

//  <item> SFDITEM_FIELD__CLKTRIM_CALCON_CALOVCNT
//    <name> CALOVCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003418) Calibration overflow count </i>
//    <edit> 
//      <loc> ( (unsigned short)((CLKTRIM_CALCON >> 0) & 0xFFFF), ((CLKTRIM_CALCON = (CLKTRIM_CALCON & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: CLKTRIM_CALCON  ---------------------------------
// SVD Line: 3352

//  <rtree> SFDITEM_REG__CLKTRIM_CALCON
//    <name> CALCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003418) Count Overtime Control Register </i>
//    <loc> ( (unsigned int)((CLKTRIM_CALCON >> 0) & 0xFFFFFFFF), ((CLKTRIM_CALCON = (CLKTRIM_CALCON & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CLKTRIM_CALCON_CALOVCNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: CLKTRIM  ------------------------------------
// SVD Line: 3124

//  <view> CLKTRIM
//    <name> CLKTRIM </name>
//    <item> SFDITEM_REG__CLKTRIM_CR </item>
//    <item> SFDITEM_REG__CLKTRIM_REFCON </item>
//    <item> SFDITEM_REG__CLKTRIM_REFCNT </item>
//    <item> SFDITEM_REG__CLKTRIM_CALCNT </item>
//    <item> SFDITEM_REG__CLKTRIM_IFR </item>
//    <item> SFDITEM_REG__CLKTRIM_ICLR </item>
//    <item> SFDITEM_REG__CLKTRIM_CALCON </item>
//  </view>
//  


// -----------------------------  Register Item Address: OWIRE_CR  --------------------------------
// SVD Line: 3385

unsigned int OWIRE_CR __AT (0x40003800);



// -------------------------------  Field Item: OWIRE_CR_CLKDIV  ----------------------------------
// SVD Line: 3393

//  <item> SFDITEM_FIELD__OWIRE_CR_CLKDIV
//    <name> CLKDIV </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003800) \nClock Prescale\n0 : DIV1 = Prescale 1\n1 : DIV2 = Prescale 2\n2 : DIV4 = Prescale 4\n3 : DIV16 = Prescale 16 </i>
//    <combo> 
//      <loc> ( (unsigned int) OWIRE_CR ) </loc>
//      <o.1..0> CLKDIV
//        <0=> 0: DIV1 = Prescale 1
//        <1=> 1: DIV2 = Prescale 2
//        <2=> 2: DIV4 = Prescale 4
//        <3=> 3: DIV16 = Prescale 16
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: OWIRE_CR_SIZE  -----------------------------------
// SVD Line: 3422

//  <item> SFDITEM_FIELD__OWIRE_CR_SIZE
//    <name> SIZE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003800) data size </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_CR ) </loc>
//      <o.4..4> SIZE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: OWIRE_CR_EN  ------------------------------------
// SVD Line: 3429

//  <item> SFDITEM_FIELD__OWIRE_CR_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003800) 1-wire enable </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_CR ) </loc>
//      <o.5..5> EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: OWIRE_CR_MSBFIRST  ---------------------------------
// SVD Line: 3436

//  <item> SFDITEM_FIELD__OWIRE_CR_MSBFIRST
//    <name> MSBFIRST </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003800) MSB first </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_CR ) </loc>
//      <o.6..6> MSBFIRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: OWIRE_CR_RDMODE  ----------------------------------
// SVD Line: 3443

//  <item> SFDITEM_FIELD__OWIRE_CR_RDMODE
//    <name> RDMODE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003800) Read mode </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_CR ) </loc>
//      <o.7..7> RDMODE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: OWIRE_CR  ------------------------------------
// SVD Line: 3385

//  <rtree> SFDITEM_REG__OWIRE_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003800) 1-Wire Model Control Register </i>
//    <loc> ( (unsigned int)((OWIRE_CR >> 0) & 0xFFFFFFFF), ((OWIRE_CR = (OWIRE_CR & ~(0xF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_CR_CLKDIV </item>
//    <item> SFDITEM_FIELD__OWIRE_CR_SIZE </item>
//    <item> SFDITEM_FIELD__OWIRE_CR_EN </item>
//    <item> SFDITEM_FIELD__OWIRE_CR_MSBFIRST </item>
//    <item> SFDITEM_FIELD__OWIRE_CR_RDMODE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: OWIRE_NFCR  -------------------------------
// SVD Line: 3452

unsigned int OWIRE_NFCR __AT (0x40003804);



// ------------------------------  Field Item: OWIRE_NFCR_NFDIV  ----------------------------------
// SVD Line: 3460

//  <item> SFDITEM_FIELD__OWIRE_NFCR_NFDIV
//    <name> NFDIV </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003804) \nNF division\n0 : DIV1 = Prescale 1\n1 : DIV2 = Prescale 2\n2 : DIV4 = Prescale 4\n3 : DIV8 = Prescale 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) OWIRE_NFCR ) </loc>
//      <o.1..0> NFDIV
//        <0=> 0: DIV1 = Prescale 1
//        <1=> 1: DIV2 = Prescale 2
//        <2=> 2: DIV4 = Prescale 4
//        <3=> 3: DIV8 = Prescale 8
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: OWIRE_NFCR_NFEN  ----------------------------------
// SVD Line: 3489

//  <item> SFDITEM_FIELD__OWIRE_NFCR_NFEN
//    <name> NFEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003804) NF enable </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_NFCR ) </loc>
//      <o.4..4> NFEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: OWIRE_NFCR  -----------------------------------
// SVD Line: 3452

//  <rtree> SFDITEM_REG__OWIRE_NFCR
//    <name> NFCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003804) 1-Wire Input EndPoint Control </i>
//    <loc> ( (unsigned int)((OWIRE_NFCR >> 0) & 0xFFFFFFFF), ((OWIRE_NFCR = (OWIRE_NFCR & ~(0x13UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x13) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_NFCR_NFDIV </item>
//    <item> SFDITEM_FIELD__OWIRE_NFCR_NFEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: OWIRE_RSTCNT  ------------------------------
// SVD Line: 3498

unsigned int OWIRE_RSTCNT __AT (0x40003808);



// -----------------------------  Field Item: OWIRE_RSTCNT_RSTCNT  --------------------------------
// SVD Line: 3506

//  <item> SFDITEM_FIELD__OWIRE_RSTCNT_RSTCNT
//    <name> RSTCNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003808) Reset count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OWIRE_RSTCNT >> 0) & 0xFFFF), ((OWIRE_RSTCNT = (OWIRE_RSTCNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: OWIRE_RSTCNT  ----------------------------------
// SVD Line: 3498

//  <rtree> SFDITEM_REG__OWIRE_RSTCNT
//    <name> RSTCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003808) 1-Wire Master Reset Pulse Count register </i>
//    <loc> ( (unsigned int)((OWIRE_RSTCNT >> 0) & 0xFFFFFFFF), ((OWIRE_RSTCNT = (OWIRE_RSTCNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_RSTCNT_RSTCNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: OWIRE_PRESCNT  ------------------------------
// SVD Line: 3515

unsigned int OWIRE_PRESCNT __AT (0x4000380C);



// ----------------------------  Field Item: OWIRE_PRESCNT_PRESCNT  -------------------------------
// SVD Line: 3523

//  <item> SFDITEM_FIELD__OWIRE_PRESCNT_PRESCNT
//    <name> PRESCNT </name>
//    <rw> 
//    <i> [Bits 12..0] RW (@ 0x4000380C) Presence count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OWIRE_PRESCNT >> 0) & 0x1FFF), ((OWIRE_PRESCNT = (OWIRE_PRESCNT & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: OWIRE_PRESCNT  ---------------------------------
// SVD Line: 3515

//  <rtree> SFDITEM_REG__OWIRE_PRESCNT
//    <name> PRESCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000380C) 1-Wire Device Presence Pulse Count Register </i>
//    <loc> ( (unsigned int)((OWIRE_PRESCNT >> 0) & 0xFFFFFFFF), ((OWIRE_PRESCNT = (OWIRE_PRESCNT & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_PRESCNT_PRESCNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: OWIRE_BITRATECNT  ----------------------------
// SVD Line: 3532

unsigned int OWIRE_BITRATECNT __AT (0x40003810);



// -------------------------  Field Item: OWIRE_BITRATECNT_BITRATECNT  ----------------------------
// SVD Line: 3540

//  <item> SFDITEM_FIELD__OWIRE_BITRATECNT_BITRATECNT
//    <name> BITRATECNT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003810) Bit rate count </i>
//    <edit> 
//      <loc> ( (unsigned short)((OWIRE_BITRATECNT >> 0) & 0xFFF), ((OWIRE_BITRATECNT = (OWIRE_BITRATECNT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: OWIRE_BITRATECNT  --------------------------------
// SVD Line: 3532

//  <rtree> SFDITEM_REG__OWIRE_BITRATECNT
//    <name> BITRATECNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003810) 1-Wire Bit Rate Design Count </i>
//    <loc> ( (unsigned int)((OWIRE_BITRATECNT >> 0) & 0xFFFFFFFF), ((OWIRE_BITRATECNT = (OWIRE_BITRATECNT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_BITRATECNT_BITRATECNT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: OWIRE_DRVCNT  ------------------------------
// SVD Line: 3549

unsigned int OWIRE_DRVCNT __AT (0x40003814);



// -----------------------------  Field Item: OWIRE_DRVCNT_DRVCNT  --------------------------------
// SVD Line: 3557

//  <item> SFDITEM_FIELD__OWIRE_DRVCNT_DRVCNT
//    <name> DRVCNT </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40003814) Driving time </i>
//    <edit> 
//      <loc> ( (unsigned short)((OWIRE_DRVCNT >> 0) & 0x1FF), ((OWIRE_DRVCNT = (OWIRE_DRVCNT & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: OWIRE_DRVCNT  ----------------------------------
// SVD Line: 3549

//  <rtree> SFDITEM_REG__OWIRE_DRVCNT
//    <name> DRVCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003814) 1-Wire Main Read/Write Pull0 </i>
//    <loc> ( (unsigned int)((OWIRE_DRVCNT >> 0) & 0xFFFFFFFF), ((OWIRE_DRVCNT = (OWIRE_DRVCNT & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_DRVCNT_DRVCNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: OWIRE_RDSMPCNT  -----------------------------
// SVD Line: 3566

unsigned int OWIRE_RDSMPCNT __AT (0x40003818);



// ---------------------------  Field Item: OWIRE_RDSMPCNT_RDSMPCNT  ------------------------------
// SVD Line: 3574

//  <item> SFDITEM_FIELD__OWIRE_RDSMPCNT_RDSMPCNT
//    <name> RDSMPCNT </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40003818) Read Sample Time </i>
//    <edit> 
//      <loc> ( (unsigned short)((OWIRE_RDSMPCNT >> 0) & 0x1FF), ((OWIRE_RDSMPCNT = (OWIRE_RDSMPCNT & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: OWIRE_RDSMPCNT  ---------------------------------
// SVD Line: 3566

//  <rtree> SFDITEM_REG__OWIRE_RDSMPCNT
//    <name> RDSMPCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003818) 1-Wire Main Read Sample Time Setting </i>
//    <loc> ( (unsigned int)((OWIRE_RDSMPCNT >> 0) & 0xFFFFFFFF), ((OWIRE_RDSMPCNT = (OWIRE_RDSMPCNT & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_RDSMPCNT_RDSMPCNT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: OWIRE_RECCNT  ------------------------------
// SVD Line: 3583

unsigned int OWIRE_RECCNT __AT (0x4000381C);



// -----------------------------  Field Item: OWIRE_RECCNT_RECCNT  --------------------------------
// SVD Line: 3591

//  <item> SFDITEM_FIELD__OWIRE_RECCNT_RECCNT
//    <name> RECCNT </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x4000381C) Recover Time </i>
//    <edit> 
//      <loc> ( (unsigned short)((OWIRE_RECCNT >> 0) & 0x7FF), ((OWIRE_RECCNT = (OWIRE_RECCNT & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: OWIRE_RECCNT  ----------------------------------
// SVD Line: 3583

//  <rtree> SFDITEM_REG__OWIRE_RECCNT
//    <name> RECCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000381C) 1-Wire Recover Time Count </i>
//    <loc> ( (unsigned int)((OWIRE_RECCNT >> 0) & 0xFFFFFFFF), ((OWIRE_RECCNT = (OWIRE_RECCNT & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_RECCNT_RECCNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: OWIRE_DATA  -------------------------------
// SVD Line: 3600

unsigned int OWIRE_DATA __AT (0x40003820);



// -------------------------------  Field Item: OWIRE_DATA_DATA  ----------------------------------
// SVD Line: 3608

//  <item> SFDITEM_FIELD__OWIRE_DATA_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003820) Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((OWIRE_DATA >> 0) & 0xFF), ((OWIRE_DATA = (OWIRE_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: OWIRE_DATA  -----------------------------------
// SVD Line: 3600

//  <rtree> SFDITEM_REG__OWIRE_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003820) 1_Wire Data Register </i>
//    <loc> ( (unsigned int)((OWIRE_DATA >> 0) & 0xFFFFFFFF), ((OWIRE_DATA = (OWIRE_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_DATA_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: OWIRE_CMD  --------------------------------
// SVD Line: 3617

unsigned int OWIRE_CMD __AT (0x40003824);



// --------------------------------  Field Item: OWIRE_CMD_CMD  -----------------------------------
// SVD Line: 3625

//  <item> SFDITEM_FIELD__OWIRE_CMD_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003824) command </i>
//    <edit> 
//      <loc> ( (unsigned char)((OWIRE_CMD >> 0) & 0x3), ((OWIRE_CMD = (OWIRE_CMD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: OWIRE_CMD  -----------------------------------
// SVD Line: 3617

//  <rtree> SFDITEM_REG__OWIRE_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003824) 1_Wire Bus Operate Command Register </i>
//    <loc> ( (unsigned int)((OWIRE_CMD >> 0) & 0xFFFFFFFF), ((OWIRE_CMD = (OWIRE_CMD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_CMD_CMD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: OWIRE_INTEN  -------------------------------
// SVD Line: 3634

unsigned int OWIRE_INTEN __AT (0x40003828);



// ----------------------------  Field Item: OWIRE_INTEN_ACKERREN  --------------------------------
// SVD Line: 3642

//  <item> SFDITEM_FIELD__OWIRE_INTEN_ACKERREN
//    <name> ACKERREN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003828) enable ack-error interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_INTEN ) </loc>
//      <o.0..0> ACKERREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: OWIRE_INTEN_INITEN  ---------------------------------
// SVD Line: 3649

//  <item> SFDITEM_FIELD__OWIRE_INTEN_INITEN
//    <name> INITEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003828) Initialized interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_INTEN ) </loc>
//      <o.1..1> INITEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: OWIRE_INTEN_TXDONEEN  --------------------------------
// SVD Line: 3656

//  <item> SFDITEM_FIELD__OWIRE_INTEN_TXDONEEN
//    <name> TXDONEEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003828) Tx done interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_INTEN ) </loc>
//      <o.2..2> TXDONEEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: OWIRE_INTEN_RXDONEEN  --------------------------------
// SVD Line: 3663

//  <item> SFDITEM_FIELD__OWIRE_INTEN_RXDONEEN
//    <name> RXDONEEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003828) Rx done interrut enable </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_INTEN ) </loc>
//      <o.3..3> RXDONEEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: OWIRE_INTEN  ----------------------------------
// SVD Line: 3634

//  <rtree> SFDITEM_REG__OWIRE_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003828) 1-Wire Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((OWIRE_INTEN >> 0) & 0xFFFFFFFF), ((OWIRE_INTEN = (OWIRE_INTEN & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_INTEN_ACKERREN </item>
//    <item> SFDITEM_FIELD__OWIRE_INTEN_INITEN </item>
//    <item> SFDITEM_FIELD__OWIRE_INTEN_TXDONEEN </item>
//    <item> SFDITEM_FIELD__OWIRE_INTEN_RXDONEEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: OWIRE_SR  --------------------------------
// SVD Line: 3672

unsigned int OWIRE_SR __AT (0x4000382C);



// -------------------------------  Field Item: OWIRE_SR_ACKERR  ----------------------------------
// SVD Line: 3680

//  <item> SFDITEM_FIELD__OWIRE_SR_ACKERR
//    <name> ACKERR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000382C) ACK error flag </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_SR ) </loc>
//      <o.0..0> ACKERR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: OWIRE_SR_INITDONE  ---------------------------------
// SVD Line: 3687

//  <item> SFDITEM_FIELD__OWIRE_SR_INITDONE
//    <name> INITDONE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x4000382C) Initializing done flag </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_SR ) </loc>
//      <o.1..1> INITDONE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: OWIRE_SR_TXDONE  ----------------------------------
// SVD Line: 3694

//  <item> SFDITEM_FIELD__OWIRE_SR_TXDONE
//    <name> TXDONE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x4000382C) Tx done flag </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_SR ) </loc>
//      <o.2..2> TXDONE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: OWIRE_SR_RXDONE  ----------------------------------
// SVD Line: 3701

//  <item> SFDITEM_FIELD__OWIRE_SR_RXDONE
//    <name> RXDONE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x4000382C) Rx done flag </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_SR ) </loc>
//      <o.3..3> RXDONE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: OWIRE_SR  ------------------------------------
// SVD Line: 3672

//  <rtree> SFDITEM_REG__OWIRE_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000382C) 1-Wire Status Register </i>
//    <loc> ( (unsigned int)((OWIRE_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OWIRE_SR_ACKERR </item>
//    <item> SFDITEM_FIELD__OWIRE_SR_INITDONE </item>
//    <item> SFDITEM_FIELD__OWIRE_SR_TXDONE </item>
//    <item> SFDITEM_FIELD__OWIRE_SR_RXDONE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: OWIRE_INTCLR  ------------------------------
// SVD Line: 3710

unsigned int OWIRE_INTCLR __AT (0x40003830);



// ---------------------------  Field Item: OWIRE_INTCLR_ACKERRCLR  -------------------------------
// SVD Line: 3718

//  <item> SFDITEM_FIELD__OWIRE_INTCLR_ACKERRCLR
//    <name> ACKERRCLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40003830) ACK error clear </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_INTCLR ) </loc>
//      <o.0..0> ACKERRCLR
//    </check>
//  </item>
//  


// --------------------------  Field Item: OWIRE_INTCLR_INTDONCECLR  ------------------------------
// SVD Line: 3725

//  <item> SFDITEM_FIELD__OWIRE_INTCLR_INTDONCECLR
//    <name> INTDONCECLR </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40003830) Initializing done clear </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_INTCLR ) </loc>
//      <o.1..1> INTDONCECLR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OWIRE_INTCLR_TXDONECLR  -------------------------------
// SVD Line: 3732

//  <item> SFDITEM_FIELD__OWIRE_INTCLR_TXDONECLR
//    <name> TXDONECLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40003830) Tx done clear </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_INTCLR ) </loc>
//      <o.2..2> TXDONECLR
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OWIRE_INTCLR_RXDONECLR  -------------------------------
// SVD Line: 3739

//  <item> SFDITEM_FIELD__OWIRE_INTCLR_RXDONECLR
//    <name> RXDONECLR </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40003830) Rx done clear </i>
//    <check> 
//      <loc> ( (unsigned int) OWIRE_INTCLR ) </loc>
//      <o.3..3> RXDONECLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: OWIRE_INTCLR  ----------------------------------
// SVD Line: 3710

//  <rtree> SFDITEM_REG__OWIRE_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003830) 1-Wire Interrupt Status Clean Register </i>
//    <loc> ( (unsigned int)((OWIRE_INTCLR >> 0) & 0xFFFFFFFF), ((OWIRE_INTCLR = (OWIRE_INTCLR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__OWIRE_INTCLR_ACKERRCLR </item>
//    <item> SFDITEM_FIELD__OWIRE_INTCLR_INTDONCECLR </item>
//    <item> SFDITEM_FIELD__OWIRE_INTCLR_TXDONECLR </item>
//    <item> SFDITEM_FIELD__OWIRE_INTCLR_RXDONECLR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: OWIRE  -------------------------------------
// SVD Line: 3371

//  <view> OWIRE
//    <name> OWIRE </name>
//    <item> SFDITEM_REG__OWIRE_CR </item>
//    <item> SFDITEM_REG__OWIRE_NFCR </item>
//    <item> SFDITEM_REG__OWIRE_RSTCNT </item>
//    <item> SFDITEM_REG__OWIRE_PRESCNT </item>
//    <item> SFDITEM_REG__OWIRE_BITRATECNT </item>
//    <item> SFDITEM_REG__OWIRE_DRVCNT </item>
//    <item> SFDITEM_REG__OWIRE_RDSMPCNT </item>
//    <item> SFDITEM_REG__OWIRE_RECCNT </item>
//    <item> SFDITEM_REG__OWIRE_DATA </item>
//    <item> SFDITEM_REG__OWIRE_CMD </item>
//    <item> SFDITEM_REG__OWIRE_INTEN </item>
//    <item> SFDITEM_REG__OWIRE_SR </item>
//    <item> SFDITEM_REG__OWIRE_INTCLR </item>
//  </view>
//  


// ------------------------------  Register Item Address: SPI_CR  ---------------------------------
// SVD Line: 3764

unsigned int SPI_CR __AT (0x40000800);



// ---------------------------------  Field Item: SPI_CR_SPR0  ------------------------------------
// SVD Line: 3772

//  <item> SFDITEM_FIELD__SPI_CR_SPR0
//    <name> SPR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000800) SPR0 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_CR ) </loc>
//      <o.0..0> SPR0
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI_CR_SPR1  ------------------------------------
// SVD Line: 3779

//  <item> SFDITEM_FIELD__SPI_CR_SPR1
//    <name> SPR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000800) SPR1 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_CR ) </loc>
//      <o.1..1> SPR1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI_CR_CPHA  ------------------------------------
// SVD Line: 3786

//  <item> SFDITEM_FIELD__SPI_CR_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000800) CPHA </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_CR ) </loc>
//      <o.2..2> CPHA
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI_CR_CPOL  ------------------------------------
// SVD Line: 3793

//  <item> SFDITEM_FIELD__SPI_CR_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000800) CPOL </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_CR ) </loc>
//      <o.3..3> CPOL
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI_CR_MSTR  ------------------------------------
// SVD Line: 3800

//  <item> SFDITEM_FIELD__SPI_CR_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000800) MSTR </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_CR ) </loc>
//      <o.4..4> MSTR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI_CR_SPEN  ------------------------------------
// SVD Line: 3807

//  <item> SFDITEM_FIELD__SPI_CR_SPEN
//    <name> SPEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000800) SPEN </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_CR ) </loc>
//      <o.6..6> SPEN
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI_CR_SPR2  ------------------------------------
// SVD Line: 3814

//  <item> SFDITEM_FIELD__SPI_CR_SPR2
//    <name> SPR2 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000800) SPR2 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_CR ) </loc>
//      <o.7..7> SPR2
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI_CR  -------------------------------------
// SVD Line: 3764

//  <rtree> SFDITEM_REG__SPI_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000800) SPI Config Register </i>
//    <loc> ( (unsigned int)((SPI_CR >> 0) & 0xFFFFFFFF), ((SPI_CR = (SPI_CR & ~(0xDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI_CR_SPR0 </item>
//    <item> SFDITEM_FIELD__SPI_CR_SPR1 </item>
//    <item> SFDITEM_FIELD__SPI_CR_CPHA </item>
//    <item> SFDITEM_FIELD__SPI_CR_CPOL </item>
//    <item> SFDITEM_FIELD__SPI_CR_MSTR </item>
//    <item> SFDITEM_FIELD__SPI_CR_SPEN </item>
//    <item> SFDITEM_FIELD__SPI_CR_SPR2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI_SSN  ---------------------------------
// SVD Line: 3823

unsigned int SPI_SSN __AT (0x40000804);



// ---------------------------------  Field Item: SPI_SSN_SSN  ------------------------------------
// SVD Line: 3831

//  <item> SFDITEM_FIELD__SPI_SSN_SSN
//    <name> SSN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000804) SSN </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_SSN ) </loc>
//      <o.0..0> SSN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI_SSN  ------------------------------------
// SVD Line: 3823

//  <rtree> SFDITEM_REG__SPI_SSN
//    <name> SSN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000804) SPI CHIP SELECT CONFIG </i>
//    <loc> ( (unsigned int)((SPI_SSN >> 0) & 0xFFFFFFFF), ((SPI_SSN = (SPI_SSN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI_SSN_SSN </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: SPI_SR  ---------------------------------
// SVD Line: 3840

unsigned int SPI_SR __AT (0x40000808);



// ---------------------------------  Field Item: SPI_SR_MDF  -------------------------------------
// SVD Line: 3848

//  <item> SFDITEM_FIELD__SPI_SR_MDF
//    <name> MDF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40000808) MDF </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_SR ) </loc>
//      <o.4..4> MDF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI_SR_SSERR  ------------------------------------
// SVD Line: 3855

//  <item> SFDITEM_FIELD__SPI_SR_SSERR
//    <name> SSERR </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40000808) SSERR </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_SR ) </loc>
//      <o.5..5> SSERR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI_SR_WCOL  ------------------------------------
// SVD Line: 3862

//  <item> SFDITEM_FIELD__SPI_SR_WCOL
//    <name> WCOL </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40000808) WCOL </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_SR ) </loc>
//      <o.6..6> WCOL
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: SPI_SR_SPIF  ------------------------------------
// SVD Line: 3869

//  <item> SFDITEM_FIELD__SPI_SR_SPIF
//    <name> SPIF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40000808) SPIF </i>
//    <check> 
//      <loc> ( (unsigned int) SPI_SR ) </loc>
//      <o.7..7> SPIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI_SR  -------------------------------------
// SVD Line: 3840

//  <rtree> SFDITEM_REG__SPI_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000808) SPI Status Register </i>
//    <loc> ( (unsigned int)((SPI_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI_SR_MDF </item>
//    <item> SFDITEM_FIELD__SPI_SR_SSERR </item>
//    <item> SFDITEM_FIELD__SPI_SR_WCOL </item>
//    <item> SFDITEM_FIELD__SPI_SR_SPIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI_DATA  --------------------------------
// SVD Line: 3878

unsigned int SPI_DATA __AT (0x4000080C);



// -------------------------------  Field Item: SPI_DATA_SPDATA  ----------------------------------
// SVD Line: 3886

//  <item> SFDITEM_FIELD__SPI_DATA_SPDATA
//    <name> SPDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000080C) SPDATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI_DATA >> 0) & 0xFF), ((SPI_DATA = (SPI_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI_DATA  ------------------------------------
// SVD Line: 3878

//  <rtree> SFDITEM_REG__SPI_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000080C) SPI Data register </i>
//    <loc> ( (unsigned int)((SPI_DATA >> 0) & 0xFFFFFFFF), ((SPI_DATA = (SPI_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI_DATA_SPDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI  --------------------------------------
// SVD Line: 3750

//  <view> SPI
//    <name> SPI </name>
//    <item> SFDITEM_REG__SPI_CR </item>
//    <item> SFDITEM_REG__SPI_SSN </item>
//    <item> SFDITEM_REG__SPI_SR </item>
//    <item> SFDITEM_REG__SPI_DATA </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI0_CR  ---------------------------------
// SVD Line: 3764

unsigned int SPI0_CR __AT (0x40000800);



// --------------------------------  Field Item: SPI0_CR_SPR0  ------------------------------------
// SVD Line: 3772

//  <item> SFDITEM_FIELD__SPI0_CR_SPR0
//    <name> SPR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000800) SPR0 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.0..0> SPR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_SPR1  ------------------------------------
// SVD Line: 3779

//  <item> SFDITEM_FIELD__SPI0_CR_SPR1
//    <name> SPR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000800) SPR1 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.1..1> SPR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_CPHA  ------------------------------------
// SVD Line: 3786

//  <item> SFDITEM_FIELD__SPI0_CR_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000800) CPHA </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.2..2> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_CPOL  ------------------------------------
// SVD Line: 3793

//  <item> SFDITEM_FIELD__SPI0_CR_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000800) CPOL </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.3..3> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_MSTR  ------------------------------------
// SVD Line: 3800

//  <item> SFDITEM_FIELD__SPI0_CR_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000800) MSTR </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.4..4> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_SPEN  ------------------------------------
// SVD Line: 3807

//  <item> SFDITEM_FIELD__SPI0_CR_SPEN
//    <name> SPEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000800) SPEN </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.6..6> SPEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_SPR2  ------------------------------------
// SVD Line: 3814

//  <item> SFDITEM_FIELD__SPI0_CR_SPR2
//    <name> SPR2 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000800) SPR2 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.7..7> SPR2
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI0_CR  ------------------------------------
// SVD Line: 3764

//  <rtree> SFDITEM_REG__SPI0_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000800) SPI Config Register </i>
//    <loc> ( (unsigned int)((SPI0_CR >> 0) & 0xFFFFFFFF), ((SPI0_CR = (SPI0_CR & ~(0xDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_CR_SPR0 </item>
//    <item> SFDITEM_FIELD__SPI0_CR_SPR1 </item>
//    <item> SFDITEM_FIELD__SPI0_CR_CPHA </item>
//    <item> SFDITEM_FIELD__SPI0_CR_CPOL </item>
//    <item> SFDITEM_FIELD__SPI0_CR_MSTR </item>
//    <item> SFDITEM_FIELD__SPI0_CR_SPEN </item>
//    <item> SFDITEM_FIELD__SPI0_CR_SPR2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_SSN  --------------------------------
// SVD Line: 3823

unsigned int SPI0_SSN __AT (0x40000804);



// --------------------------------  Field Item: SPI0_SSN_SSN  ------------------------------------
// SVD Line: 3831

//  <item> SFDITEM_FIELD__SPI0_SSN_SSN
//    <name> SSN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000804) SSN </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_SSN ) </loc>
//      <o.0..0> SSN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_SSN  ------------------------------------
// SVD Line: 3823

//  <rtree> SFDITEM_REG__SPI0_SSN
//    <name> SSN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000804) SPI CHIP SELECT CONFIG </i>
//    <loc> ( (unsigned int)((SPI0_SSN >> 0) & 0xFFFFFFFF), ((SPI0_SSN = (SPI0_SSN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_SSN_SSN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_SR  ---------------------------------
// SVD Line: 3840

unsigned int SPI0_SR __AT (0x40000808);



// ---------------------------------  Field Item: SPI0_SR_MDF  ------------------------------------
// SVD Line: 3848

//  <item> SFDITEM_FIELD__SPI0_SR_MDF
//    <name> MDF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40000808) MDF </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_SR ) </loc>
//      <o.4..4> MDF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_SR_SSERR  -----------------------------------
// SVD Line: 3855

//  <item> SFDITEM_FIELD__SPI0_SR_SSERR
//    <name> SSERR </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40000808) SSERR </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_SR ) </loc>
//      <o.5..5> SSERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_SR_WCOL  ------------------------------------
// SVD Line: 3862

//  <item> SFDITEM_FIELD__SPI0_SR_WCOL
//    <name> WCOL </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40000808) WCOL </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_SR ) </loc>
//      <o.6..6> WCOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI0_SR_SPIF  ------------------------------------
// SVD Line: 3869

//  <item> SFDITEM_FIELD__SPI0_SR_SPIF
//    <name> SPIF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40000808) SPIF </i>
//    <check> 
//      <loc> ( (unsigned int) SPI0_SR ) </loc>
//      <o.7..7> SPIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI0_SR  ------------------------------------
// SVD Line: 3840

//  <rtree> SFDITEM_REG__SPI0_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000808) SPI Status Register </i>
//    <loc> ( (unsigned int)((SPI0_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI0_SR_MDF </item>
//    <item> SFDITEM_FIELD__SPI0_SR_SSERR </item>
//    <item> SFDITEM_FIELD__SPI0_SR_WCOL </item>
//    <item> SFDITEM_FIELD__SPI0_SR_SPIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI0_DATA  --------------------------------
// SVD Line: 3878

unsigned int SPI0_DATA __AT (0x4000080C);



// ------------------------------  Field Item: SPI0_DATA_SPDATA  ----------------------------------
// SVD Line: 3886

//  <item> SFDITEM_FIELD__SPI0_DATA_SPDATA
//    <name> SPDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000080C) SPDATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_DATA >> 0) & 0xFF), ((SPI0_DATA = (SPI0_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_DATA  -----------------------------------
// SVD Line: 3878

//  <rtree> SFDITEM_REG__SPI0_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000080C) SPI Data register </i>
//    <loc> ( (unsigned int)((SPI0_DATA >> 0) & 0xFFFFFFFF), ((SPI0_DATA = (SPI0_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_DATA_SPDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI0  -------------------------------------
// SVD Line: 3897

//  <view> SPI0
//    <name> SPI0 </name>
//    <item> SFDITEM_REG__SPI0_CR </item>
//    <item> SFDITEM_REG__SPI0_SSN </item>
//    <item> SFDITEM_REG__SPI0_SR </item>
//    <item> SFDITEM_REG__SPI0_DATA </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI1_CR  ---------------------------------
// SVD Line: 3764

unsigned int SPI1_CR __AT (0x40000A00);



// --------------------------------  Field Item: SPI1_CR_SPR0  ------------------------------------
// SVD Line: 3772

//  <item> SFDITEM_FIELD__SPI1_CR_SPR0
//    <name> SPR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000A00) SPR0 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.0..0> SPR0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_SPR1  ------------------------------------
// SVD Line: 3779

//  <item> SFDITEM_FIELD__SPI1_CR_SPR1
//    <name> SPR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000A00) SPR1 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.1..1> SPR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_CPHA  ------------------------------------
// SVD Line: 3786

//  <item> SFDITEM_FIELD__SPI1_CR_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000A00) CPHA </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.2..2> CPHA
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_CPOL  ------------------------------------
// SVD Line: 3793

//  <item> SFDITEM_FIELD__SPI1_CR_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000A00) CPOL </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.3..3> CPOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_MSTR  ------------------------------------
// SVD Line: 3800

//  <item> SFDITEM_FIELD__SPI1_CR_MSTR
//    <name> MSTR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000A00) MSTR </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.4..4> MSTR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_SPEN  ------------------------------------
// SVD Line: 3807

//  <item> SFDITEM_FIELD__SPI1_CR_SPEN
//    <name> SPEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000A00) SPEN </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.6..6> SPEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_SPR2  ------------------------------------
// SVD Line: 3814

//  <item> SFDITEM_FIELD__SPI1_CR_SPR2
//    <name> SPR2 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000A00) SPR2 </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.7..7> SPR2
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_CR  ------------------------------------
// SVD Line: 3764

//  <rtree> SFDITEM_REG__SPI1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000A00) SPI Config Register </i>
//    <loc> ( (unsigned int)((SPI1_CR >> 0) & 0xFFFFFFFF), ((SPI1_CR = (SPI1_CR & ~(0xDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CR_SPR0 </item>
//    <item> SFDITEM_FIELD__SPI1_CR_SPR1 </item>
//    <item> SFDITEM_FIELD__SPI1_CR_CPHA </item>
//    <item> SFDITEM_FIELD__SPI1_CR_CPOL </item>
//    <item> SFDITEM_FIELD__SPI1_CR_MSTR </item>
//    <item> SFDITEM_FIELD__SPI1_CR_SPEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR_SPR2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_SSN  --------------------------------
// SVD Line: 3823

unsigned int SPI1_SSN __AT (0x40000A04);



// --------------------------------  Field Item: SPI1_SSN_SSN  ------------------------------------
// SVD Line: 3831

//  <item> SFDITEM_FIELD__SPI1_SSN_SSN
//    <name> SSN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000A04) SSN </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SSN ) </loc>
//      <o.0..0> SSN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_SSN  ------------------------------------
// SVD Line: 3823

//  <rtree> SFDITEM_REG__SPI1_SSN
//    <name> SSN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000A04) SPI CHIP SELECT CONFIG </i>
//    <loc> ( (unsigned int)((SPI1_SSN >> 0) & 0xFFFFFFFF), ((SPI1_SSN = (SPI1_SSN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_SSN_SSN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_SR  ---------------------------------
// SVD Line: 3840

unsigned int SPI1_SR __AT (0x40000A08);



// ---------------------------------  Field Item: SPI1_SR_MDF  ------------------------------------
// SVD Line: 3848

//  <item> SFDITEM_FIELD__SPI1_SR_MDF
//    <name> MDF </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40000A08) MDF </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.4..4> MDF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_SSERR  -----------------------------------
// SVD Line: 3855

//  <item> SFDITEM_FIELD__SPI1_SR_SSERR
//    <name> SSERR </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40000A08) SSERR </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.5..5> SSERR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_WCOL  ------------------------------------
// SVD Line: 3862

//  <item> SFDITEM_FIELD__SPI1_SR_WCOL
//    <name> WCOL </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40000A08) WCOL </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.6..6> WCOL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_SPIF  ------------------------------------
// SVD Line: 3869

//  <item> SFDITEM_FIELD__SPI1_SR_SPIF
//    <name> SPIF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40000A08) SPIF </i>
//    <check> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.7..7> SPIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_SR  ------------------------------------
// SVD Line: 3840

//  <rtree> SFDITEM_REG__SPI1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000A08) SPI Status Register </i>
//    <loc> ( (unsigned int)((SPI1_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_SR_MDF </item>
//    <item> SFDITEM_FIELD__SPI1_SR_SSERR </item>
//    <item> SFDITEM_FIELD__SPI1_SR_WCOL </item>
//    <item> SFDITEM_FIELD__SPI1_SR_SPIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI1_DATA  --------------------------------
// SVD Line: 3878

unsigned int SPI1_DATA __AT (0x40000A0C);



// ------------------------------  Field Item: SPI1_DATA_SPDATA  ----------------------------------
// SVD Line: 3886

//  <item> SFDITEM_FIELD__SPI1_DATA_SPDATA
//    <name> SPDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000A0C) SPDATA </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_DATA >> 0) & 0xFF), ((SPI1_DATA = (SPI1_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_DATA  -----------------------------------
// SVD Line: 3878

//  <rtree> SFDITEM_REG__SPI1_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000A0C) SPI Data register </i>
//    <loc> ( (unsigned int)((SPI1_DATA >> 0) & 0xFFFFFFFF), ((SPI1_DATA = (SPI1_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_DATA_SPDATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI1  -------------------------------------
// SVD Line: 3906

//  <view> SPI1
//    <name> SPI1 </name>
//    <item> SFDITEM_REG__SPI1_CR </item>
//    <item> SFDITEM_REG__SPI1_SSN </item>
//    <item> SFDITEM_REG__SPI1_SR </item>
//    <item> SFDITEM_REG__SPI1_DATA </item>
//  </view>
//  


// ------------------------------  Register Item Address: I2C_CR  ---------------------------------
// SVD Line: 3929

unsigned int I2C_CR __AT (0x40000C00);



// ---------------------------------  Field Item: I2C_CR_H1M  -------------------------------------
// SVD Line: 3937

//  <item> SFDITEM_FIELD__I2C_CR_H1M
//    <name> H1M </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C00) Enable High speed 1Mbps </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_CR ) </loc>
//      <o.0..0> H1M
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: I2C_CR_AA  -------------------------------------
// SVD Line: 3944

//  <item> SFDITEM_FIELD__I2C_CR_AA
//    <name> AA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C00) Send Ack </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_CR ) </loc>
//      <o.2..2> AA
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: I2C_CR_SI  -------------------------------------
// SVD Line: 3951

//  <item> SFDITEM_FIELD__I2C_CR_SI
//    <name> SI </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C00) interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_CR ) </loc>
//      <o.3..3> SI
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C_CR_STO  -------------------------------------
// SVD Line: 3958

//  <item> SFDITEM_FIELD__I2C_CR_STO
//    <name> STO </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C00) Send Stop-bit </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_CR ) </loc>
//      <o.4..4> STO
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C_CR_STA  -------------------------------------
// SVD Line: 3965

//  <item> SFDITEM_FIELD__I2C_CR_STA
//    <name> STA </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000C00) Send Start-bit </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_CR ) </loc>
//      <o.5..5> STA
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C_CR_ENS  -------------------------------------
// SVD Line: 3972

//  <item> SFDITEM_FIELD__I2C_CR_ENS
//    <name> ENS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000C00) Enable I2C </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_CR ) </loc>
//      <o.6..6> ENS
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C_CR  -------------------------------------
// SVD Line: 3929

//  <rtree> SFDITEM_REG__I2C_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C00) I2C Config Register </i>
//    <loc> ( (unsigned int)((I2C_CR >> 0) & 0xFFFFFFFF), ((I2C_CR = (I2C_CR & ~(0x7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_CR_H1M </item>
//    <item> SFDITEM_FIELD__I2C_CR_AA </item>
//    <item> SFDITEM_FIELD__I2C_CR_SI </item>
//    <item> SFDITEM_FIELD__I2C_CR_STO </item>
//    <item> SFDITEM_FIELD__I2C_CR_STA </item>
//    <item> SFDITEM_FIELD__I2C_CR_ENS </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_DATA  --------------------------------
// SVD Line: 3981

unsigned int I2C_DATA __AT (0x40000C04);



// -------------------------------  Field Item: I2C_DATA_I2CDAT  ----------------------------------
// SVD Line: 3989

//  <item> SFDITEM_FIELD__I2C_DATA_I2CDAT
//    <name> I2CDAT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000C04) I2C Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_DATA >> 0) & 0xFF), ((I2C_DATA = (I2C_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_DATA  ------------------------------------
// SVD Line: 3981

//  <rtree> SFDITEM_REG__I2C_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C04) Data </i>
//    <loc> ( (unsigned int)((I2C_DATA >> 0) & 0xFFFFFFFF), ((I2C_DATA = (I2C_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_DATA_I2CDAT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_ADDR  --------------------------------
// SVD Line: 3998

unsigned int I2C_ADDR __AT (0x40000C08);



// ---------------------------------  Field Item: I2C_ADDR_GC  ------------------------------------
// SVD Line: 4006

//  <item> SFDITEM_FIELD__I2C_ADDR_GC
//    <name> GC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C08) General Call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_ADDR ) </loc>
//      <o.0..0> GC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C_ADDR_I2CADR  ----------------------------------
// SVD Line: 4013

//  <item> SFDITEM_FIELD__I2C_ADDR_I2CADR
//    <name> I2CADR </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40000C08) I2C Address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_ADDR >> 1) & 0x7F), ((I2C_ADDR = (I2C_ADDR & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_ADDR  ------------------------------------
// SVD Line: 3998

//  <rtree> SFDITEM_REG__I2C_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C08) I2C Address Register </i>
//    <loc> ( (unsigned int)((I2C_ADDR >> 0) & 0xFFFFFFFF), ((I2C_ADDR = (I2C_ADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_ADDR_GC </item>
//    <item> SFDITEM_FIELD__I2C_ADDR_I2CADR </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: I2C_SR  ---------------------------------
// SVD Line: 4022

unsigned int I2C_SR __AT (0x40000C0C);



// --------------------------------  Field Item: I2C_SR_I2CSTA  -----------------------------------
// SVD Line: 4030

//  <item> SFDITEM_FIELD__I2C_SR_I2CSTA
//    <name> I2CSTA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000C0C) I2C status </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_SR >> 0) & 0xFF), ((I2C_SR = (I2C_SR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C_SR  -------------------------------------
// SVD Line: 4022

//  <rtree> SFDITEM_REG__I2C_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C0C) I2C Status register </i>
//    <loc> ( (unsigned int)((I2C_SR >> 0) & 0xFFFFFFFF), ((I2C_SR = (I2C_SR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_SR_I2CSTA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C_TIMRUN  -------------------------------
// SVD Line: 4039

unsigned int I2C_TIMRUN __AT (0x40000C10);



// -------------------------------  Field Item: I2C_TIMRUN_TME  -----------------------------------
// SVD Line: 4047

//  <item> SFDITEM_FIELD__I2C_TIMRUN_TME
//    <name> TME </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C10) TME </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_TIMRUN ) </loc>
//      <o.0..0> TME
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C_TIMRUN  -----------------------------------
// SVD Line: 4039

//  <rtree> SFDITEM_REG__I2C_TIMRUN
//    <name> TIMRUN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C10) I2C Baund Count Enable </i>
//    <loc> ( (unsigned int)((I2C_TIMRUN >> 0) & 0xFFFFFFFF), ((I2C_TIMRUN = (I2C_TIMRUN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_TIMRUN_TME </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C_BAUDCR  -------------------------------
// SVD Line: 4056

unsigned int I2C_BAUDCR __AT (0x40000C14);



// --------------------------------  Field Item: I2C_BAUDCR_TM  -----------------------------------
// SVD Line: 4064

//  <item> SFDITEM_FIELD__I2C_BAUDCR_TM
//    <name> TM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000C14) Baudrate: SCL = PCLK / (8 * (TM+1)) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_BAUDCR >> 0) & 0xFF), ((I2C_BAUDCR = (I2C_BAUDCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C_BAUDCR  -----------------------------------
// SVD Line: 4056

//  <rtree> SFDITEM_REG__I2C_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C14) Baud Control Register </i>
//    <loc> ( (unsigned int)((I2C_BAUDCR >> 0) & 0xFFFFFFFF), ((I2C_BAUDCR = (I2C_BAUDCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_BAUDCR_TM </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C  --------------------------------------
// SVD Line: 3915

//  <view> I2C
//    <name> I2C </name>
//    <item> SFDITEM_REG__I2C_CR </item>
//    <item> SFDITEM_REG__I2C_DATA </item>
//    <item> SFDITEM_REG__I2C_ADDR </item>
//    <item> SFDITEM_REG__I2C_SR </item>
//    <item> SFDITEM_REG__I2C_TIMRUN </item>
//    <item> SFDITEM_REG__I2C_BAUDCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C0_CR  ---------------------------------
// SVD Line: 3929

unsigned int I2C0_CR __AT (0x40000C00);



// ---------------------------------  Field Item: I2C0_CR_H1M  ------------------------------------
// SVD Line: 3937

//  <item> SFDITEM_FIELD__I2C0_CR_H1M
//    <name> H1M </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C00) Enable High speed 1Mbps </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.0..0> H1M
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C0_CR_AA  -------------------------------------
// SVD Line: 3944

//  <item> SFDITEM_FIELD__I2C0_CR_AA
//    <name> AA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000C00) Send Ack </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.2..2> AA
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C0_CR_SI  -------------------------------------
// SVD Line: 3951

//  <item> SFDITEM_FIELD__I2C0_CR_SI
//    <name> SI </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000C00) interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.3..3> SI
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C0_CR_STO  ------------------------------------
// SVD Line: 3958

//  <item> SFDITEM_FIELD__I2C0_CR_STO
//    <name> STO </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000C00) Send Stop-bit </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.4..4> STO
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C0_CR_STA  ------------------------------------
// SVD Line: 3965

//  <item> SFDITEM_FIELD__I2C0_CR_STA
//    <name> STA </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000C00) Send Start-bit </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.5..5> STA
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C0_CR_ENS  ------------------------------------
// SVD Line: 3972

//  <item> SFDITEM_FIELD__I2C0_CR_ENS
//    <name> ENS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000C00) Enable I2C </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.6..6> ENS
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C0_CR  ------------------------------------
// SVD Line: 3929

//  <rtree> SFDITEM_REG__I2C0_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C00) I2C Config Register </i>
//    <loc> ( (unsigned int)((I2C0_CR >> 0) & 0xFFFFFFFF), ((I2C0_CR = (I2C0_CR & ~(0x7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_CR_H1M </item>
//    <item> SFDITEM_FIELD__I2C0_CR_AA </item>
//    <item> SFDITEM_FIELD__I2C0_CR_SI </item>
//    <item> SFDITEM_FIELD__I2C0_CR_STO </item>
//    <item> SFDITEM_FIELD__I2C0_CR_STA </item>
//    <item> SFDITEM_FIELD__I2C0_CR_ENS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_DATA  --------------------------------
// SVD Line: 3981

unsigned int I2C0_DATA __AT (0x40000C04);



// ------------------------------  Field Item: I2C0_DATA_I2CDAT  ----------------------------------
// SVD Line: 3989

//  <item> SFDITEM_FIELD__I2C0_DATA_I2CDAT
//    <name> I2CDAT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000C04) I2C Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_DATA >> 0) & 0xFF), ((I2C0_DATA = (I2C0_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_DATA  -----------------------------------
// SVD Line: 3981

//  <rtree> SFDITEM_REG__I2C0_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C04) Data </i>
//    <loc> ( (unsigned int)((I2C0_DATA >> 0) & 0xFFFFFFFF), ((I2C0_DATA = (I2C0_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_DATA_I2CDAT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_ADDR  --------------------------------
// SVD Line: 3998

unsigned int I2C0_ADDR __AT (0x40000C08);



// --------------------------------  Field Item: I2C0_ADDR_GC  ------------------------------------
// SVD Line: 4006

//  <item> SFDITEM_FIELD__I2C0_ADDR_GC
//    <name> GC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C08) General Call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ADDR ) </loc>
//      <o.0..0> GC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_ADDR_I2CADR  ----------------------------------
// SVD Line: 4013

//  <item> SFDITEM_FIELD__I2C0_ADDR_I2CADR
//    <name> I2CADR </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40000C08) I2C Address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_ADDR >> 1) & 0x7F), ((I2C0_ADDR = (I2C0_ADDR & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_ADDR  -----------------------------------
// SVD Line: 3998

//  <rtree> SFDITEM_REG__I2C0_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C08) I2C Address Register </i>
//    <loc> ( (unsigned int)((I2C0_ADDR >> 0) & 0xFFFFFFFF), ((I2C0_ADDR = (I2C0_ADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ADDR_GC </item>
//    <item> SFDITEM_FIELD__I2C0_ADDR_I2CADR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_SR  ---------------------------------
// SVD Line: 4022

unsigned int I2C0_SR __AT (0x40000C0C);



// -------------------------------  Field Item: I2C0_SR_I2CSTA  -----------------------------------
// SVD Line: 4030

//  <item> SFDITEM_FIELD__I2C0_SR_I2CSTA
//    <name> I2CSTA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000C0C) I2C status </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_SR >> 0) & 0xFF), ((I2C0_SR = (I2C0_SR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C0_SR  ------------------------------------
// SVD Line: 4022

//  <rtree> SFDITEM_REG__I2C0_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C0C) I2C Status register </i>
//    <loc> ( (unsigned int)((I2C0_SR >> 0) & 0xFFFFFFFF), ((I2C0_SR = (I2C0_SR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SR_I2CSTA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C0_TIMRUN  -------------------------------
// SVD Line: 4039

unsigned int I2C0_TIMRUN __AT (0x40000C10);



// -------------------------------  Field Item: I2C0_TIMRUN_TME  ----------------------------------
// SVD Line: 4047

//  <item> SFDITEM_FIELD__I2C0_TIMRUN_TME
//    <name> TME </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000C10) TME </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_TIMRUN ) </loc>
//      <o.0..0> TME
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_TIMRUN  ----------------------------------
// SVD Line: 4039

//  <rtree> SFDITEM_REG__I2C0_TIMRUN
//    <name> TIMRUN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C10) I2C Baund Count Enable </i>
//    <loc> ( (unsigned int)((I2C0_TIMRUN >> 0) & 0xFFFFFFFF), ((I2C0_TIMRUN = (I2C0_TIMRUN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_TIMRUN_TME </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C0_BAUDCR  -------------------------------
// SVD Line: 4056

unsigned int I2C0_BAUDCR __AT (0x40000C14);



// -------------------------------  Field Item: I2C0_BAUDCR_TM  -----------------------------------
// SVD Line: 4064

//  <item> SFDITEM_FIELD__I2C0_BAUDCR_TM
//    <name> TM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000C14) Baudrate: SCL = PCLK / (8 * (TM+1)) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_BAUDCR >> 0) & 0xFF), ((I2C0_BAUDCR = (I2C0_BAUDCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_BAUDCR  ----------------------------------
// SVD Line: 4056

//  <rtree> SFDITEM_REG__I2C0_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000C14) Baud Control Register </i>
//    <loc> ( (unsigned int)((I2C0_BAUDCR >> 0) & 0xFFFFFFFF), ((I2C0_BAUDCR = (I2C0_BAUDCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_BAUDCR_TM </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C0  -------------------------------------
// SVD Line: 4075

//  <view> I2C0
//    <name> I2C0 </name>
//    <item> SFDITEM_REG__I2C0_CR </item>
//    <item> SFDITEM_REG__I2C0_DATA </item>
//    <item> SFDITEM_REG__I2C0_ADDR </item>
//    <item> SFDITEM_REG__I2C0_SR </item>
//    <item> SFDITEM_REG__I2C0_TIMRUN </item>
//    <item> SFDITEM_REG__I2C0_BAUDCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C1_CR  ---------------------------------
// SVD Line: 3929

unsigned int I2C1_CR __AT (0x40000E00);



// ---------------------------------  Field Item: I2C1_CR_H1M  ------------------------------------
// SVD Line: 3937

//  <item> SFDITEM_FIELD__I2C1_CR_H1M
//    <name> H1M </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000E00) Enable High speed 1Mbps </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.0..0> H1M
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_CR_AA  -------------------------------------
// SVD Line: 3944

//  <item> SFDITEM_FIELD__I2C1_CR_AA
//    <name> AA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000E00) Send Ack </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.2..2> AA
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_CR_SI  -------------------------------------
// SVD Line: 3951

//  <item> SFDITEM_FIELD__I2C1_CR_SI
//    <name> SI </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000E00) interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.3..3> SI
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_CR_STO  ------------------------------------
// SVD Line: 3958

//  <item> SFDITEM_FIELD__I2C1_CR_STO
//    <name> STO </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000E00) Send Stop-bit </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.4..4> STO
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_CR_STA  ------------------------------------
// SVD Line: 3965

//  <item> SFDITEM_FIELD__I2C1_CR_STA
//    <name> STA </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000E00) Send Start-bit </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.5..5> STA
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: I2C1_CR_ENS  ------------------------------------
// SVD Line: 3972

//  <item> SFDITEM_FIELD__I2C1_CR_ENS
//    <name> ENS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000E00) Enable I2C </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.6..6> ENS
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_CR  ------------------------------------
// SVD Line: 3929

//  <rtree> SFDITEM_REG__I2C1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000E00) I2C Config Register </i>
//    <loc> ( (unsigned int)((I2C1_CR >> 0) & 0xFFFFFFFF), ((I2C1_CR = (I2C1_CR & ~(0x7DUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7D) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR_H1M </item>
//    <item> SFDITEM_FIELD__I2C1_CR_AA </item>
//    <item> SFDITEM_FIELD__I2C1_CR_SI </item>
//    <item> SFDITEM_FIELD__I2C1_CR_STO </item>
//    <item> SFDITEM_FIELD__I2C1_CR_STA </item>
//    <item> SFDITEM_FIELD__I2C1_CR_ENS </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_DATA  --------------------------------
// SVD Line: 3981

unsigned int I2C1_DATA __AT (0x40000E04);



// ------------------------------  Field Item: I2C1_DATA_I2CDAT  ----------------------------------
// SVD Line: 3989

//  <item> SFDITEM_FIELD__I2C1_DATA_I2CDAT
//    <name> I2CDAT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000E04) I2C Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_DATA >> 0) & 0xFF), ((I2C1_DATA = (I2C1_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_DATA  -----------------------------------
// SVD Line: 3981

//  <rtree> SFDITEM_REG__I2C1_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000E04) Data </i>
//    <loc> ( (unsigned int)((I2C1_DATA >> 0) & 0xFFFFFFFF), ((I2C1_DATA = (I2C1_DATA & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_DATA_I2CDAT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_ADDR  --------------------------------
// SVD Line: 3998

unsigned int I2C1_ADDR __AT (0x40000E08);



// --------------------------------  Field Item: I2C1_ADDR_GC  ------------------------------------
// SVD Line: 4006

//  <item> SFDITEM_FIELD__I2C1_ADDR_GC
//    <name> GC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000E08) General Call enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ADDR ) </loc>
//      <o.0..0> GC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_ADDR_I2CADR  ----------------------------------
// SVD Line: 4013

//  <item> SFDITEM_FIELD__I2C1_ADDR_I2CADR
//    <name> I2CADR </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40000E08) I2C Address </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_ADDR >> 1) & 0x7F), ((I2C1_ADDR = (I2C1_ADDR & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_ADDR  -----------------------------------
// SVD Line: 3998

//  <rtree> SFDITEM_REG__I2C1_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000E08) I2C Address Register </i>
//    <loc> ( (unsigned int)((I2C1_ADDR >> 0) & 0xFFFFFFFF), ((I2C1_ADDR = (I2C1_ADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_ADDR_GC </item>
//    <item> SFDITEM_FIELD__I2C1_ADDR_I2CADR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_SR  ---------------------------------
// SVD Line: 4022

unsigned int I2C1_SR __AT (0x40000E0C);



// -------------------------------  Field Item: I2C1_SR_I2CSTA  -----------------------------------
// SVD Line: 4030

//  <item> SFDITEM_FIELD__I2C1_SR_I2CSTA
//    <name> I2CSTA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000E0C) I2C status </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_SR >> 0) & 0xFF), ((I2C1_SR = (I2C1_SR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_SR  ------------------------------------
// SVD Line: 4022

//  <rtree> SFDITEM_REG__I2C1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000E0C) I2C Status register </i>
//    <loc> ( (unsigned int)((I2C1_SR >> 0) & 0xFFFFFFFF), ((I2C1_SR = (I2C1_SR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SR_I2CSTA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C1_TIMRUN  -------------------------------
// SVD Line: 4039

unsigned int I2C1_TIMRUN __AT (0x40000E10);



// -------------------------------  Field Item: I2C1_TIMRUN_TME  ----------------------------------
// SVD Line: 4047

//  <item> SFDITEM_FIELD__I2C1_TIMRUN_TME
//    <name> TME </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000E10) TME </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_TIMRUN ) </loc>
//      <o.0..0> TME
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C1_TIMRUN  ----------------------------------
// SVD Line: 4039

//  <rtree> SFDITEM_REG__I2C1_TIMRUN
//    <name> TIMRUN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000E10) I2C Baund Count Enable </i>
//    <loc> ( (unsigned int)((I2C1_TIMRUN >> 0) & 0xFFFFFFFF), ((I2C1_TIMRUN = (I2C1_TIMRUN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_TIMRUN_TME </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C1_BAUDCR  -------------------------------
// SVD Line: 4056

unsigned int I2C1_BAUDCR __AT (0x40000E14);



// -------------------------------  Field Item: I2C1_BAUDCR_TM  -----------------------------------
// SVD Line: 4064

//  <item> SFDITEM_FIELD__I2C1_BAUDCR_TM
//    <name> TM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000E14) Baudrate: SCL = PCLK / (8 * (TM+1)) </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_BAUDCR >> 0) & 0xFF), ((I2C1_BAUDCR = (I2C1_BAUDCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C1_BAUDCR  ----------------------------------
// SVD Line: 4056

//  <rtree> SFDITEM_REG__I2C1_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000E14) Baud Control Register </i>
//    <loc> ( (unsigned int)((I2C1_BAUDCR >> 0) & 0xFFFFFFFF), ((I2C1_BAUDCR = (I2C1_BAUDCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_BAUDCR_TM </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C1  -------------------------------------
// SVD Line: 4084

//  <view> I2C1
//    <name> I2C1 </name>
//    <item> SFDITEM_REG__I2C1_CR </item>
//    <item> SFDITEM_REG__I2C1_DATA </item>
//    <item> SFDITEM_REG__I2C1_ADDR </item>
//    <item> SFDITEM_REG__I2C1_SR </item>
//    <item> SFDITEM_REG__I2C1_TIMRUN </item>
//    <item> SFDITEM_REG__I2C1_BAUDCR </item>
//  </view>
//  


// ---------------------------  Register Item Address: LPUART_SBUF  -------------------------------
// SVD Line: 4107

unsigned int LPUART_SBUF __AT (0x40005000);



// ------------------------------  Field Item: LPUART_SBUF_SBUF  ----------------------------------
// SVD Line: 4115

//  <item> SFDITEM_FIELD__LPUART_SBUF_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005000) SBUF </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_SBUF >> 0) & 0xFF), ((LPUART_SBUF = (LPUART_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_SBUF  ----------------------------------
// SVD Line: 4107

//  <rtree> SFDITEM_REG__LPUART_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005000) Data BUFF </i>
//    <loc> ( (unsigned int)((LPUART_SBUF >> 0) & 0xFFFFFFFF), ((LPUART_SBUF = (LPUART_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_SBUF_SBUF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_SCON  -------------------------------
// SVD Line: 4124

unsigned int LPUART_SCON __AT (0x40005004);



// ------------------------------  Field Item: LPUART_SCON_RIEN  ----------------------------------
// SVD Line: 4132

//  <item> SFDITEM_FIELD__LPUART_SCON_RIEN
//    <name> RIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005004) RIEN </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.0..0> RIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_SCON_TIEN  ----------------------------------
// SVD Line: 4139

//  <item> SFDITEM_FIELD__LPUART_SCON_TIEN
//    <name> TIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005004) TIEN </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.1..1> TIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_SCON_RB8  ----------------------------------
// SVD Line: 4146

//  <item> SFDITEM_FIELD__LPUART_SCON_RB8
//    <name> RB8 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005004) RB8 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.2..2> RB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_SCON_TB8  ----------------------------------
// SVD Line: 4153

//  <item> SFDITEM_FIELD__LPUART_SCON_TB8
//    <name> TB8 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005004) TB8 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.3..3> TB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_SCON_REN  ----------------------------------
// SVD Line: 4160

//  <item> SFDITEM_FIELD__LPUART_SCON_REN
//    <name> REN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005004) REN </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.4..4> REN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_SCON_SM2  ----------------------------------
// SVD Line: 4167

//  <item> SFDITEM_FIELD__LPUART_SCON_SM2
//    <name> SM2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005004) SM2 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.5..5> SM2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART_SCON_SM0_SM1  --------------------------------
// SVD Line: 4174

//  <item> SFDITEM_FIELD__LPUART_SCON_SM0_SM1
//    <name> SM0_SM1 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40005004) \nSM0_SM1\n0 : MODE_0 = 8 Data bits\n1 : MODE_1 = 8 Data bits, Variable baud rate\n2 : MODE_2 = 9 Data bits\n3 : MODE_3 = 9 Data bits, Variable baud rate </i>
//    <combo> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.7..6> SM0_SM1
//        <0=> 0: MODE_0 = 8 Data bits
//        <1=> 1: MODE_1 = 8 Data bits, Variable baud rate
//        <2=> 2: MODE_2 = 9 Data bits
//        <3=> 3: MODE_3 = 9 Data bits, Variable baud rate
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: LPUART_SCON_TEEN  ----------------------------------
// SVD Line: 4203

//  <item> SFDITEM_FIELD__LPUART_SCON_TEEN
//    <name> TEEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005004) TEEN </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.8..8> TEEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_SCON_DBAUD  ---------------------------------
// SVD Line: 4210

//  <item> SFDITEM_FIELD__LPUART_SCON_DBAUD
//    <name> DBAUD </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005004) DBAUD </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.9..9> DBAUD
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART_SCON_LPMODE  ---------------------------------
// SVD Line: 4217

//  <item> SFDITEM_FIELD__LPUART_SCON_LPMODE
//    <name> LPMODE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005004) LPMODE </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.10..10> LPMODE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART_SCON_SCLKSEL  --------------------------------
// SVD Line: 4224

//  <item> SFDITEM_FIELD__LPUART_SCON_SCLKSEL
//    <name> SCLKSEL </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40005004) \nSCLKSEL\n0 : PCLK = SCLK is PCLK\n1 : Reserved - do not use\n2 : LXT = SCLK is LXT\n3 : SIRC = SCLK is SIRC </i>
//    <combo> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.12..11> SCLKSEL
//        <0=> 0: PCLK = SCLK is PCLK
//        <1=> 1: 
//        <2=> 2: LXT = SCLK is LXT
//        <3=> 3: SIRC = SCLK is SIRC
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: LPUART_SCON_PRSC  ----------------------------------
// SVD Line: 4248

//  <item> SFDITEM_FIELD__LPUART_SCON_PRSC
//    <name> PRSC </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40005004) \nPRSC\n0 : DIV128 = SCLK div128\n1 : DIV64 = SCLK div64\n2 : DIV32 = SCLK div32\n3 : DIV16 = SCLK div16\n4 : DIV8 = SCLK div8\n5 : DIV4 = SCLK div4\n6 : DIV2 = SCLK div2\n7 : DIV1 = SCLK div1 </i>
//    <combo> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.15..13> PRSC
//        <0=> 0: DIV128 = SCLK div128
//        <1=> 1: DIV64 = SCLK div64
//        <2=> 2: DIV32 = SCLK div32
//        <3=> 3: DIV16 = SCLK div16
//        <4=> 4: DIV8 = SCLK div8
//        <5=> 5: DIV4 = SCLK div4
//        <6=> 6: DIV2 = SCLK div2
//        <7=> 7: DIV1 = SCLK div1
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: LPUART_SCON_EN  -----------------------------------
// SVD Line: 4297

//  <item> SFDITEM_FIELD__LPUART_SCON_EN
//    <name> EN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005004) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_SCON ) </loc>
//      <o.16..16> EN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_SCON  ----------------------------------
// SVD Line: 4124

//  <rtree> SFDITEM_REG__LPUART_SCON
//    <name> SCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005004) Control Register </i>
//    <loc> ( (unsigned int)((LPUART_SCON >> 0) & 0xFFFFFFFF), ((LPUART_SCON = (LPUART_SCON & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_SCON_RIEN </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_TIEN </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_RB8 </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_TB8 </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_REN </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_SM2 </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_SM0_SM1 </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_TEEN </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_DBAUD </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_LPMODE </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_SCLKSEL </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_PRSC </item>
//    <item> SFDITEM_FIELD__LPUART_SCON_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_SADDR  ------------------------------
// SVD Line: 4306

unsigned int LPUART_SADDR __AT (0x40005008);



// -----------------------------  Field Item: LPUART_SADDR_SADDR  ---------------------------------
// SVD Line: 4314

//  <item> SFDITEM_FIELD__LPUART_SADDR_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005008) SADDR </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_SADDR >> 0) & 0xFF), ((LPUART_SADDR = (LPUART_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: LPUART_SADDR  ----------------------------------
// SVD Line: 4306

//  <rtree> SFDITEM_REG__LPUART_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005008) LPUART Address Register </i>
//    <loc> ( (unsigned int)((LPUART_SADDR >> 0) & 0xFFFFFFFF), ((LPUART_SADDR = (LPUART_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_SADDR_SADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_SADEN  ------------------------------
// SVD Line: 4323

unsigned int LPUART_SADEN __AT (0x4000500C);



// -----------------------------  Field Item: LPUART_SADEN_SADEN  ---------------------------------
// SVD Line: 4331

//  <item> SFDITEM_FIELD__LPUART_SADEN_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000500C) SADEN </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_SADEN >> 0) & 0xFF), ((LPUART_SADEN = (LPUART_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: LPUART_SADEN  ----------------------------------
// SVD Line: 4323

//  <rtree> SFDITEM_REG__LPUART_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000500C) LPUART Address Mask Register </i>
//    <loc> ( (unsigned int)((LPUART_SADEN >> 0) & 0xFFFFFFFF), ((LPUART_SADEN = (LPUART_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_SADEN_SADEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_INTSR  ------------------------------
// SVD Line: 4340

unsigned int LPUART_INTSR __AT (0x40005010);



// -------------------------------  Field Item: LPUART_INTSR_RI  ----------------------------------
// SVD Line: 4348

//  <item> SFDITEM_FIELD__LPUART_INTSR_RI
//    <name> RI </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005010) RI </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_INTSR ) </loc>
//      <o.0..0> RI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_INTSR_TI  ----------------------------------
// SVD Line: 4355

//  <item> SFDITEM_FIELD__LPUART_INTSR_TI
//    <name> TI </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005010) TI </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_INTSR ) </loc>
//      <o.1..1> TI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_INTSR_FE  ----------------------------------
// SVD Line: 4362

//  <item> SFDITEM_FIELD__LPUART_INTSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40005010) FE </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_INTSR ) </loc>
//      <o.2..2> FE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: LPUART_INTSR  ----------------------------------
// SVD Line: 4340

//  <rtree> SFDITEM_REG__LPUART_INTSR
//    <name> INTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005010) LPUART Interrupt flag Status Register </i>
//    <loc> ( (unsigned int)((LPUART_INTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPUART_INTSR_RI </item>
//    <item> SFDITEM_FIELD__LPUART_INTSR_TI </item>
//    <item> SFDITEM_FIELD__LPUART_INTSR_FE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: LPUART_INTCLR  ------------------------------
// SVD Line: 4371

unsigned int LPUART_INTCLR __AT (0x40005014);



// -----------------------------  Field Item: LPUART_INTCLR_RICLR  --------------------------------
// SVD Line: 4379

//  <item> SFDITEM_FIELD__LPUART_INTCLR_RICLR
//    <name> RICLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40005014) RICLR </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_INTCLR ) </loc>
//      <o.0..0> RICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART_INTCLR_TICLR  --------------------------------
// SVD Line: 4386

//  <item> SFDITEM_FIELD__LPUART_INTCLR_TICLR
//    <name> TICLR </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40005014) TICLR </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_INTCLR ) </loc>
//      <o.1..1> TICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART_INTCLR_FECLR  --------------------------------
// SVD Line: 4393

//  <item> SFDITEM_FIELD__LPUART_INTCLR_FECLR
//    <name> FECLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40005014) FECLR </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_INTCLR ) </loc>
//      <o.2..2> FECLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: LPUART_INTCLR  ---------------------------------
// SVD Line: 4371

//  <rtree> SFDITEM_REG__LPUART_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005014) LPUART Interruput flag Clear Register </i>
//    <loc> ( (unsigned int)((LPUART_INTCLR >> 0) & 0xFFFFFFFF), ((LPUART_INTCLR = (LPUART_INTCLR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_INTCLR_RICLR </item>
//    <item> SFDITEM_FIELD__LPUART_INTCLR_TICLR </item>
//    <item> SFDITEM_FIELD__LPUART_INTCLR_FECLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: LPUART_BAUDCR  ------------------------------
// SVD Line: 4402

unsigned int LPUART_BAUDCR __AT (0x40005018);



// ------------------------------  Field Item: LPUART_BAUDCR_BRG  ---------------------------------
// SVD Line: 4410

//  <item> SFDITEM_FIELD__LPUART_BAUDCR_BRG
//    <name> BRG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005018) BRG </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPUART_BAUDCR >> 0) & 0xFFFF), ((LPUART_BAUDCR = (LPUART_BAUDCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: LPUART_BAUDCR_SELF_BRG  -------------------------------
// SVD Line: 4417

//  <item> SFDITEM_FIELD__LPUART_BAUDCR_SELF_BRG
//    <name> SELF_BRG </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005018) SELF_BRG </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BAUDCR ) </loc>
//      <o.16..16> SELF_BRG
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: LPUART_BAUDCR  ---------------------------------
// SVD Line: 4402

//  <rtree> SFDITEM_REG__LPUART_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005018) LPUART Baud Control Register </i>
//    <loc> ( (unsigned int)((LPUART_BAUDCR >> 0) & 0xFFFFFFFF), ((LPUART_BAUDCR = (LPUART_BAUDCR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_BAUDCR_BRG </item>
//    <item> SFDITEM_FIELD__LPUART_BAUDCR_SELF_BRG </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: LPUART  ------------------------------------
// SVD Line: 4093

//  <view> LPUART
//    <name> LPUART </name>
//    <item> SFDITEM_REG__LPUART_SBUF </item>
//    <item> SFDITEM_REG__LPUART_SCON </item>
//    <item> SFDITEM_REG__LPUART_SADDR </item>
//    <item> SFDITEM_REG__LPUART_SADEN </item>
//    <item> SFDITEM_REG__LPUART_INTSR </item>
//    <item> SFDITEM_REG__LPUART_INTCLR </item>
//    <item> SFDITEM_REG__LPUART_BAUDCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART_SCON  --------------------------------
// SVD Line: 4443

unsigned int UART_SCON __AT (0x40000000);



// -------------------------------  Field Item: UART_SCON_RIEN  -----------------------------------
// SVD Line: 4451

//  <item> SFDITEM_FIELD__UART_SCON_RIEN
//    <name> RIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000000) Receive Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.0..0> RIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART_SCON_TIEN  -----------------------------------
// SVD Line: 4458

//  <item> SFDITEM_FIELD__UART_SCON_TIEN
//    <name> TIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000000) Transmit Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.1..1> TIEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART_SCON_RB8  -----------------------------------
// SVD Line: 4465

//  <item> SFDITEM_FIELD__UART_SCON_RB8
//    <name> RB8 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000000) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.2..2> RB8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART_SCON_TB8  -----------------------------------
// SVD Line: 4472

//  <item> SFDITEM_FIELD__UART_SCON_TB8
//    <name> TB8 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000000) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.3..3> TB8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART_SCON_REN  -----------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__UART_SCON_REN
//    <name> REN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000000) Transmit and Receive Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.4..4> REN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART_SCON_SM2  -----------------------------------
// SVD Line: 4486

//  <item> SFDITEM_FIELD__UART_SCON_SM2
//    <name> SM2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000000) UART multi-communication </i>
//    <check> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.5..5> SM2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART_SCON_SM0_SM1  ---------------------------------
// SVD Line: 4493

//  <item> SFDITEM_FIELD__UART_SCON_SM0_SM1
//    <name> SM0_SM1 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40000000) \nUART mode control\n0 : MODE_0 = 8 Data bits\n1 : MODE_1 = 8 Data bits, Variable baud rate\n2 : MODE_2 = 9 Data bits\n3 : MODE_3 = 9 Data bits, Variable baud rate </i>
//    <combo> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.7..6> SM0_SM1
//        <0=> 0: MODE_0 = 8 Data bits
//        <1=> 1: MODE_1 = 8 Data bits, Variable baud rate
//        <2=> 2: MODE_2 = 9 Data bits
//        <3=> 3: MODE_3 = 9 Data bits, Variable baud rate
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: UART_SCON_FEEN  -----------------------------------
// SVD Line: 4522

//  <item> SFDITEM_FIELD__UART_SCON_FEEN
//    <name> FEEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000000) Framing error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.8..8> FEEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART_SCON_DBAUD  ----------------------------------
// SVD Line: 4529

//  <item> SFDITEM_FIELD__UART_SCON_DBAUD
//    <name> DBAUD </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000000) Baudrate double </i>
//    <check> 
//      <loc> ( (unsigned int) UART_SCON ) </loc>
//      <o.9..9> DBAUD
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART_SCON  -----------------------------------
// SVD Line: 4443

//  <rtree> SFDITEM_REG__UART_SCON
//    <name> SCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) UART Control Register </i>
//    <loc> ( (unsigned int)((UART_SCON >> 0) & 0xFFFFFFFF), ((UART_SCON = (UART_SCON & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART_SCON_RIEN </item>
//    <item> SFDITEM_FIELD__UART_SCON_TIEN </item>
//    <item> SFDITEM_FIELD__UART_SCON_RB8 </item>
//    <item> SFDITEM_FIELD__UART_SCON_TB8 </item>
//    <item> SFDITEM_FIELD__UART_SCON_REN </item>
//    <item> SFDITEM_FIELD__UART_SCON_SM2 </item>
//    <item> SFDITEM_FIELD__UART_SCON_SM0_SM1 </item>
//    <item> SFDITEM_FIELD__UART_SCON_FEEN </item>
//    <item> SFDITEM_FIELD__UART_SCON_DBAUD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART_SBUF  --------------------------------
// SVD Line: 4538

unsigned int UART_SBUF __AT (0x40000004);



// -------------------------------  Field Item: UART_SBUF_SBUF  -----------------------------------
// SVD Line: 4546

//  <item> SFDITEM_FIELD__UART_SBUF_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000004) Data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART_SBUF >> 0) & 0xFF), ((UART_SBUF = (UART_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART_SBUF  -----------------------------------
// SVD Line: 4538

//  <rtree> SFDITEM_REG__UART_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) Data BUFF </i>
//    <loc> ( (unsigned int)((UART_SBUF >> 0) & 0xFFFFFFFF), ((UART_SBUF = (UART_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART_SBUF_SBUF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART_SADDR  -------------------------------
// SVD Line: 4555

unsigned int UART_SADDR __AT (0x40000008);



// ------------------------------  Field Item: UART_SADDR_SADDR  ----------------------------------
// SVD Line: 4563

//  <item> SFDITEM_FIELD__UART_SADDR_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000008) Slave address </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART_SADDR >> 0) & 0xFF), ((UART_SADDR = (UART_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART_SADDR  -----------------------------------
// SVD Line: 4555

//  <rtree> SFDITEM_REG__UART_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) Address Register </i>
//    <loc> ( (unsigned int)((UART_SADDR >> 0) & 0xFFFFFFFF), ((UART_SADDR = (UART_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART_SADDR_SADDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART_SADEN  -------------------------------
// SVD Line: 4572

unsigned int UART_SADEN __AT (0x4000000C);



// ------------------------------  Field Item: UART_SADEN_SADEN  ----------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__UART_SADEN_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000000C) Slave Address Mask </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART_SADEN >> 0) & 0xFF), ((UART_SADEN = (UART_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART_SADEN  -----------------------------------
// SVD Line: 4572

//  <rtree> SFDITEM_REG__UART_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000000C) Address Mask Register </i>
//    <loc> ( (unsigned int)((UART_SADEN >> 0) & 0xFFFFFFFF), ((UART_SADEN = (UART_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART_SADEN_SADEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART_INTSR  -------------------------------
// SVD Line: 4589

unsigned int UART_INTSR __AT (0x40000010);



// --------------------------------  Field Item: UART_INTSR_RI  -----------------------------------
// SVD Line: 4597

//  <item> SFDITEM_FIELD__UART_INTSR_RI
//    <name> RI </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40000010) RI </i>
//    <check> 
//      <loc> ( (unsigned int) UART_INTSR ) </loc>
//      <o.0..0> RI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART_INTSR_TI  -----------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__UART_INTSR_TI
//    <name> TI </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40000010) TI </i>
//    <check> 
//      <loc> ( (unsigned int) UART_INTSR ) </loc>
//      <o.1..1> TI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART_INTSR_FE  -----------------------------------
// SVD Line: 4611

//  <item> SFDITEM_FIELD__UART_INTSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40000010) FE </i>
//    <check> 
//      <loc> ( (unsigned int) UART_INTSR ) </loc>
//      <o.2..2> FE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART_INTSR  -----------------------------------
// SVD Line: 4589

//  <rtree> SFDITEM_REG__UART_INTSR
//    <name> INTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) Interrupt flag Status Register </i>
//    <loc> ( (unsigned int)((UART_INTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART_INTSR_RI </item>
//    <item> SFDITEM_FIELD__UART_INTSR_TI </item>
//    <item> SFDITEM_FIELD__UART_INTSR_FE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART_INTCLR  -------------------------------
// SVD Line: 4620

unsigned int UART_INTCLR __AT (0x40000014);



// ------------------------------  Field Item: UART_INTCLR_RICLR  ---------------------------------
// SVD Line: 4628

//  <item> SFDITEM_FIELD__UART_INTCLR_RICLR
//    <name> RICLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000014) RICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART_INTCLR ) </loc>
//      <o.0..0> RICLR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART_INTCLR_TICLR  ---------------------------------
// SVD Line: 4635

//  <item> SFDITEM_FIELD__UART_INTCLR_TICLR
//    <name> TICLR </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000014) TICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART_INTCLR ) </loc>
//      <o.1..1> TICLR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART_INTCLR_FECLR  ---------------------------------
// SVD Line: 4642

//  <item> SFDITEM_FIELD__UART_INTCLR_FECLR
//    <name> FECLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000014) FECLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART_INTCLR ) </loc>
//      <o.2..2> FECLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART_INTCLR  ----------------------------------
// SVD Line: 4620

//  <rtree> SFDITEM_REG__UART_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000014) UART Interruput flag Clear Register </i>
//    <loc> ( (unsigned int)((UART_INTCLR >> 0) & 0xFFFFFFFF), ((UART_INTCLR = (UART_INTCLR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART_INTCLR_RICLR </item>
//    <item> SFDITEM_FIELD__UART_INTCLR_TICLR </item>
//    <item> SFDITEM_FIELD__UART_INTCLR_FECLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART_BAUDCR  -------------------------------
// SVD Line: 4651

unsigned int UART_BAUDCR __AT (0x40000018);



// -------------------------------  Field Item: UART_BAUDCR_BRG  ----------------------------------
// SVD Line: 4659

//  <item> SFDITEM_FIELD__UART_BAUDCR_BRG
//    <name> BRG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000018) Baud Rate Generate </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART_BAUDCR >> 0) & 0xFFFF), ((UART_BAUDCR = (UART_BAUDCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: UART_BAUDCR_SELF_BRG  --------------------------------
// SVD Line: 4666

//  <item> SFDITEM_FIELD__UART_BAUDCR_SELF_BRG
//    <name> SELF_BRG </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000018) Self Baudrate generate or not </i>
//    <check> 
//      <loc> ( (unsigned int) UART_BAUDCR ) </loc>
//      <o.16..16> SELF_BRG
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART_BAUDCR  ----------------------------------
// SVD Line: 4651

//  <rtree> SFDITEM_REG__UART_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) Baud Control Register </i>
//    <loc> ( (unsigned int)((UART_BAUDCR >> 0) & 0xFFFFFFFF), ((UART_BAUDCR = (UART_BAUDCR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART_BAUDCR_BRG </item>
//    <item> SFDITEM_FIELD__UART_BAUDCR_SELF_BRG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART_IRDACR  -------------------------------
// SVD Line: 4675

unsigned int UART_IRDACR __AT (0x4000001C);



// -------------------------------  Field Item: UART_IRDACR_PSC  ----------------------------------
// SVD Line: 4683

//  <item> SFDITEM_FIELD__UART_IRDACR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000001C) IrDA Prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART_IRDACR >> 0) & 0xFF), ((UART_IRDACR = (UART_IRDACR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: UART_IRDACR_IREN  ----------------------------------
// SVD Line: 4690

//  <item> SFDITEM_FIELD__UART_IRDACR_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000001C) IrDA enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART_IRDACR ) </loc>
//      <o.8..8> IREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART_IRDACR_IRTXINV  --------------------------------
// SVD Line: 4697

//  <item> SFDITEM_FIELD__UART_IRDACR_IRTXINV
//    <name> IRTXINV </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000001C) IrDA tx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART_IRDACR ) </loc>
//      <o.9..9> IRTXINV
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART_IRDACR_IRRXINV  --------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__UART_IRDACR_IRRXINV
//    <name> IRRXINV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000001C) IrDA rx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART_IRDACR ) </loc>
//      <o.10..10> IRRXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART_IRDACR_IRLPMODE  --------------------------------
// SVD Line: 4711

//  <item> SFDITEM_FIELD__UART_IRDACR_IRLPMODE
//    <name> IRLPMODE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000001C) IrDA low-power mode </i>
//    <check> 
//      <loc> ( (unsigned int) UART_IRDACR ) </loc>
//      <o.11..11> IRLPMODE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART_IRDACR  ----------------------------------
// SVD Line: 4675

//  <rtree> SFDITEM_REG__UART_IRDACR
//    <name> IRDACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) UART IrDA Control Register </i>
//    <loc> ( (unsigned int)((UART_IRDACR >> 0) & 0xFFFFFFFF), ((UART_IRDACR = (UART_IRDACR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART_IRDACR_PSC </item>
//    <item> SFDITEM_FIELD__UART_IRDACR_IREN </item>
//    <item> SFDITEM_FIELD__UART_IRDACR_IRTXINV </item>
//    <item> SFDITEM_FIELD__UART_IRDACR_IRRXINV </item>
//    <item> SFDITEM_FIELD__UART_IRDACR_IRLPMODE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: UART  -------------------------------------
// SVD Line: 4428

//  <view> UART
//    <name> UART </name>
//    <item> SFDITEM_REG__UART_SCON </item>
//    <item> SFDITEM_REG__UART_SBUF </item>
//    <item> SFDITEM_REG__UART_SADDR </item>
//    <item> SFDITEM_REG__UART_SADEN </item>
//    <item> SFDITEM_REG__UART_INTSR </item>
//    <item> SFDITEM_REG__UART_INTCLR </item>
//    <item> SFDITEM_REG__UART_BAUDCR </item>
//    <item> SFDITEM_REG__UART_IRDACR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART0_SCON  -------------------------------
// SVD Line: 4443

unsigned int UART0_SCON __AT (0x40000000);



// -------------------------------  Field Item: UART0_SCON_RIEN  ----------------------------------
// SVD Line: 4451

//  <item> SFDITEM_FIELD__UART0_SCON_RIEN
//    <name> RIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000000) Receive Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.0..0> RIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_SCON_TIEN  ----------------------------------
// SVD Line: 4458

//  <item> SFDITEM_FIELD__UART0_SCON_TIEN
//    <name> TIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000000) Transmit Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.1..1> TIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_SCON_RB8  -----------------------------------
// SVD Line: 4465

//  <item> SFDITEM_FIELD__UART0_SCON_RB8
//    <name> RB8 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000000) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.2..2> RB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_SCON_TB8  -----------------------------------
// SVD Line: 4472

//  <item> SFDITEM_FIELD__UART0_SCON_TB8
//    <name> TB8 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000000) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.3..3> TB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_SCON_REN  -----------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__UART0_SCON_REN
//    <name> REN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000000) Transmit and Receive Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.4..4> REN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_SCON_SM2  -----------------------------------
// SVD Line: 4486

//  <item> SFDITEM_FIELD__UART0_SCON_SM2
//    <name> SM2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000000) UART multi-communication </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.5..5> SM2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_SCON_SM0_SM1  ---------------------------------
// SVD Line: 4493

//  <item> SFDITEM_FIELD__UART0_SCON_SM0_SM1
//    <name> SM0_SM1 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40000000) \nUART mode control\n0 : MODE_0 = 8 Data bits\n1 : MODE_1 = 8 Data bits, Variable baud rate\n2 : MODE_2 = 9 Data bits\n3 : MODE_3 = 9 Data bits, Variable baud rate </i>
//    <combo> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.7..6> SM0_SM1
//        <0=> 0: MODE_0 = 8 Data bits
//        <1=> 1: MODE_1 = 8 Data bits, Variable baud rate
//        <2=> 2: MODE_2 = 9 Data bits
//        <3=> 3: MODE_3 = 9 Data bits, Variable baud rate
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: UART0_SCON_FEEN  ----------------------------------
// SVD Line: 4522

//  <item> SFDITEM_FIELD__UART0_SCON_FEEN
//    <name> FEEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000000) Framing error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.8..8> FEEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_SCON_DBAUD  ----------------------------------
// SVD Line: 4529

//  <item> SFDITEM_FIELD__UART0_SCON_DBAUD
//    <name> DBAUD </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000000) Baudrate double </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_SCON ) </loc>
//      <o.9..9> DBAUD
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART0_SCON  -----------------------------------
// SVD Line: 4443

//  <rtree> SFDITEM_REG__UART0_SCON
//    <name> SCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) UART Control Register </i>
//    <loc> ( (unsigned int)((UART0_SCON >> 0) & 0xFFFFFFFF), ((UART0_SCON = (UART0_SCON & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_SCON_RIEN </item>
//    <item> SFDITEM_FIELD__UART0_SCON_TIEN </item>
//    <item> SFDITEM_FIELD__UART0_SCON_RB8 </item>
//    <item> SFDITEM_FIELD__UART0_SCON_TB8 </item>
//    <item> SFDITEM_FIELD__UART0_SCON_REN </item>
//    <item> SFDITEM_FIELD__UART0_SCON_SM2 </item>
//    <item> SFDITEM_FIELD__UART0_SCON_SM0_SM1 </item>
//    <item> SFDITEM_FIELD__UART0_SCON_FEEN </item>
//    <item> SFDITEM_FIELD__UART0_SCON_DBAUD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_SBUF  -------------------------------
// SVD Line: 4538

unsigned int UART0_SBUF __AT (0x40000004);



// -------------------------------  Field Item: UART0_SBUF_SBUF  ----------------------------------
// SVD Line: 4546

//  <item> SFDITEM_FIELD__UART0_SBUF_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000004) Data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_SBUF >> 0) & 0xFF), ((UART0_SBUF = (UART0_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART0_SBUF  -----------------------------------
// SVD Line: 4538

//  <rtree> SFDITEM_REG__UART0_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) Data BUFF </i>
//    <loc> ( (unsigned int)((UART0_SBUF >> 0) & 0xFFFFFFFF), ((UART0_SBUF = (UART0_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_SBUF_SBUF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_SADDR  -------------------------------
// SVD Line: 4555

unsigned int UART0_SADDR __AT (0x40000008);



// ------------------------------  Field Item: UART0_SADDR_SADDR  ---------------------------------
// SVD Line: 4563

//  <item> SFDITEM_FIELD__UART0_SADDR_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000008) Slave address </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_SADDR >> 0) & 0xFF), ((UART0_SADDR = (UART0_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART0_SADDR  ----------------------------------
// SVD Line: 4555

//  <rtree> SFDITEM_REG__UART0_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) Address Register </i>
//    <loc> ( (unsigned int)((UART0_SADDR >> 0) & 0xFFFFFFFF), ((UART0_SADDR = (UART0_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_SADDR_SADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_SADEN  -------------------------------
// SVD Line: 4572

unsigned int UART0_SADEN __AT (0x4000000C);



// ------------------------------  Field Item: UART0_SADEN_SADEN  ---------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__UART0_SADEN_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000000C) Slave Address Mask </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_SADEN >> 0) & 0xFF), ((UART0_SADEN = (UART0_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART0_SADEN  ----------------------------------
// SVD Line: 4572

//  <rtree> SFDITEM_REG__UART0_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000000C) Address Mask Register </i>
//    <loc> ( (unsigned int)((UART0_SADEN >> 0) & 0xFFFFFFFF), ((UART0_SADEN = (UART0_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_SADEN_SADEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_INTSR  -------------------------------
// SVD Line: 4589

unsigned int UART0_INTSR __AT (0x40000010);



// -------------------------------  Field Item: UART0_INTSR_RI  -----------------------------------
// SVD Line: 4597

//  <item> SFDITEM_FIELD__UART0_INTSR_RI
//    <name> RI </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40000010) RI </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_INTSR ) </loc>
//      <o.0..0> RI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_INTSR_TI  -----------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__UART0_INTSR_TI
//    <name> TI </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40000010) TI </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_INTSR ) </loc>
//      <o.1..1> TI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_INTSR_FE  -----------------------------------
// SVD Line: 4611

//  <item> SFDITEM_FIELD__UART0_INTSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40000010) FE </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_INTSR ) </loc>
//      <o.2..2> FE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART0_INTSR  ----------------------------------
// SVD Line: 4589

//  <rtree> SFDITEM_REG__UART0_INTSR
//    <name> INTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) Interrupt flag Status Register </i>
//    <loc> ( (unsigned int)((UART0_INTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_INTSR_RI </item>
//    <item> SFDITEM_FIELD__UART0_INTSR_TI </item>
//    <item> SFDITEM_FIELD__UART0_INTSR_FE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_INTCLR  ------------------------------
// SVD Line: 4620

unsigned int UART0_INTCLR __AT (0x40000014);



// -----------------------------  Field Item: UART0_INTCLR_RICLR  ---------------------------------
// SVD Line: 4628

//  <item> SFDITEM_FIELD__UART0_INTCLR_RICLR
//    <name> RICLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000014) RICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_INTCLR ) </loc>
//      <o.0..0> RICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_INTCLR_TICLR  ---------------------------------
// SVD Line: 4635

//  <item> SFDITEM_FIELD__UART0_INTCLR_TICLR
//    <name> TICLR </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000014) TICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_INTCLR ) </loc>
//      <o.1..1> TICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_INTCLR_FECLR  ---------------------------------
// SVD Line: 4642

//  <item> SFDITEM_FIELD__UART0_INTCLR_FECLR
//    <name> FECLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000014) FECLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_INTCLR ) </loc>
//      <o.2..2> FECLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_INTCLR  ----------------------------------
// SVD Line: 4620

//  <rtree> SFDITEM_REG__UART0_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000014) UART Interruput flag Clear Register </i>
//    <loc> ( (unsigned int)((UART0_INTCLR >> 0) & 0xFFFFFFFF), ((UART0_INTCLR = (UART0_INTCLR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_INTCLR_RICLR </item>
//    <item> SFDITEM_FIELD__UART0_INTCLR_TICLR </item>
//    <item> SFDITEM_FIELD__UART0_INTCLR_FECLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_BAUDCR  ------------------------------
// SVD Line: 4651

unsigned int UART0_BAUDCR __AT (0x40000018);



// ------------------------------  Field Item: UART0_BAUDCR_BRG  ----------------------------------
// SVD Line: 4659

//  <item> SFDITEM_FIELD__UART0_BAUDCR_BRG
//    <name> BRG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000018) Baud Rate Generate </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART0_BAUDCR >> 0) & 0xFFFF), ((UART0_BAUDCR = (UART0_BAUDCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: UART0_BAUDCR_SELF_BRG  -------------------------------
// SVD Line: 4666

//  <item> SFDITEM_FIELD__UART0_BAUDCR_SELF_BRG
//    <name> SELF_BRG </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000018) Self Baudrate generate or not </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_BAUDCR ) </loc>
//      <o.16..16> SELF_BRG
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_BAUDCR  ----------------------------------
// SVD Line: 4651

//  <rtree> SFDITEM_REG__UART0_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) Baud Control Register </i>
//    <loc> ( (unsigned int)((UART0_BAUDCR >> 0) & 0xFFFFFFFF), ((UART0_BAUDCR = (UART0_BAUDCR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_BAUDCR_BRG </item>
//    <item> SFDITEM_FIELD__UART0_BAUDCR_SELF_BRG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_IRDACR  ------------------------------
// SVD Line: 4675

unsigned int UART0_IRDACR __AT (0x4000001C);



// ------------------------------  Field Item: UART0_IRDACR_PSC  ----------------------------------
// SVD Line: 4683

//  <item> SFDITEM_FIELD__UART0_IRDACR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000001C) IrDA Prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_IRDACR >> 0) & 0xFF), ((UART0_IRDACR = (UART0_IRDACR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: UART0_IRDACR_IREN  ---------------------------------
// SVD Line: 4690

//  <item> SFDITEM_FIELD__UART0_IRDACR_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000001C) IrDA enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IRDACR ) </loc>
//      <o.8..8> IREN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_IRDACR_IRTXINV  --------------------------------
// SVD Line: 4697

//  <item> SFDITEM_FIELD__UART0_IRDACR_IRTXINV
//    <name> IRTXINV </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000001C) IrDA tx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IRDACR ) </loc>
//      <o.9..9> IRTXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_IRDACR_IRRXINV  --------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__UART0_IRDACR_IRRXINV
//    <name> IRRXINV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000001C) IrDA rx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IRDACR ) </loc>
//      <o.10..10> IRRXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_IRDACR_IRLPMODE  -------------------------------
// SVD Line: 4711

//  <item> SFDITEM_FIELD__UART0_IRDACR_IRLPMODE
//    <name> IRLPMODE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000001C) IrDA low-power mode </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IRDACR ) </loc>
//      <o.11..11> IRLPMODE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_IRDACR  ----------------------------------
// SVD Line: 4675

//  <rtree> SFDITEM_REG__UART0_IRDACR
//    <name> IRDACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) UART IrDA Control Register </i>
//    <loc> ( (unsigned int)((UART0_IRDACR >> 0) & 0xFFFFFFFF), ((UART0_IRDACR = (UART0_IRDACR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_IRDACR_PSC </item>
//    <item> SFDITEM_FIELD__UART0_IRDACR_IREN </item>
//    <item> SFDITEM_FIELD__UART0_IRDACR_IRTXINV </item>
//    <item> SFDITEM_FIELD__UART0_IRDACR_IRRXINV </item>
//    <item> SFDITEM_FIELD__UART0_IRDACR_IRLPMODE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART0  -------------------------------------
// SVD Line: 4722

//  <view> UART0
//    <name> UART0 </name>
//    <item> SFDITEM_REG__UART0_SCON </item>
//    <item> SFDITEM_REG__UART0_SBUF </item>
//    <item> SFDITEM_REG__UART0_SADDR </item>
//    <item> SFDITEM_REG__UART0_SADEN </item>
//    <item> SFDITEM_REG__UART0_INTSR </item>
//    <item> SFDITEM_REG__UART0_INTCLR </item>
//    <item> SFDITEM_REG__UART0_BAUDCR </item>
//    <item> SFDITEM_REG__UART0_IRDACR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART1_SCON  -------------------------------
// SVD Line: 4443

unsigned int UART1_SCON __AT (0x40000400);



// -------------------------------  Field Item: UART1_SCON_RIEN  ----------------------------------
// SVD Line: 4451

//  <item> SFDITEM_FIELD__UART1_SCON_RIEN
//    <name> RIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000400) Receive Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.0..0> RIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_SCON_TIEN  ----------------------------------
// SVD Line: 4458

//  <item> SFDITEM_FIELD__UART1_SCON_TIEN
//    <name> TIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000400) Transmit Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.1..1> TIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_SCON_RB8  -----------------------------------
// SVD Line: 4465

//  <item> SFDITEM_FIELD__UART1_SCON_RB8
//    <name> RB8 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000400) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.2..2> RB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_SCON_TB8  -----------------------------------
// SVD Line: 4472

//  <item> SFDITEM_FIELD__UART1_SCON_TB8
//    <name> TB8 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000400) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.3..3> TB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_SCON_REN  -----------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__UART1_SCON_REN
//    <name> REN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000400) Transmit and Receive Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.4..4> REN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_SCON_SM2  -----------------------------------
// SVD Line: 4486

//  <item> SFDITEM_FIELD__UART1_SCON_SM2
//    <name> SM2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000400) UART multi-communication </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.5..5> SM2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_SCON_SM0_SM1  ---------------------------------
// SVD Line: 4493

//  <item> SFDITEM_FIELD__UART1_SCON_SM0_SM1
//    <name> SM0_SM1 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40000400) \nUART mode control\n0 : MODE_0 = 8 Data bits\n1 : MODE_1 = 8 Data bits, Variable baud rate\n2 : MODE_2 = 9 Data bits\n3 : MODE_3 = 9 Data bits, Variable baud rate </i>
//    <combo> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.7..6> SM0_SM1
//        <0=> 0: MODE_0 = 8 Data bits
//        <1=> 1: MODE_1 = 8 Data bits, Variable baud rate
//        <2=> 2: MODE_2 = 9 Data bits
//        <3=> 3: MODE_3 = 9 Data bits, Variable baud rate
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: UART1_SCON_FEEN  ----------------------------------
// SVD Line: 4522

//  <item> SFDITEM_FIELD__UART1_SCON_FEEN
//    <name> FEEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000400) Framing error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.8..8> FEEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_SCON_DBAUD  ----------------------------------
// SVD Line: 4529

//  <item> SFDITEM_FIELD__UART1_SCON_DBAUD
//    <name> DBAUD </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000400) Baudrate double </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_SCON ) </loc>
//      <o.9..9> DBAUD
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART1_SCON  -----------------------------------
// SVD Line: 4443

//  <rtree> SFDITEM_REG__UART1_SCON
//    <name> SCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000400) UART Control Register </i>
//    <loc> ( (unsigned int)((UART1_SCON >> 0) & 0xFFFFFFFF), ((UART1_SCON = (UART1_SCON & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_SCON_RIEN </item>
//    <item> SFDITEM_FIELD__UART1_SCON_TIEN </item>
//    <item> SFDITEM_FIELD__UART1_SCON_RB8 </item>
//    <item> SFDITEM_FIELD__UART1_SCON_TB8 </item>
//    <item> SFDITEM_FIELD__UART1_SCON_REN </item>
//    <item> SFDITEM_FIELD__UART1_SCON_SM2 </item>
//    <item> SFDITEM_FIELD__UART1_SCON_SM0_SM1 </item>
//    <item> SFDITEM_FIELD__UART1_SCON_FEEN </item>
//    <item> SFDITEM_FIELD__UART1_SCON_DBAUD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_SBUF  -------------------------------
// SVD Line: 4538

unsigned int UART1_SBUF __AT (0x40000404);



// -------------------------------  Field Item: UART1_SBUF_SBUF  ----------------------------------
// SVD Line: 4546

//  <item> SFDITEM_FIELD__UART1_SBUF_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000404) Data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_SBUF >> 0) & 0xFF), ((UART1_SBUF = (UART1_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART1_SBUF  -----------------------------------
// SVD Line: 4538

//  <rtree> SFDITEM_REG__UART1_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000404) Data BUFF </i>
//    <loc> ( (unsigned int)((UART1_SBUF >> 0) & 0xFFFFFFFF), ((UART1_SBUF = (UART1_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_SBUF_SBUF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_SADDR  -------------------------------
// SVD Line: 4555

unsigned int UART1_SADDR __AT (0x40000408);



// ------------------------------  Field Item: UART1_SADDR_SADDR  ---------------------------------
// SVD Line: 4563

//  <item> SFDITEM_FIELD__UART1_SADDR_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000408) Slave address </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_SADDR >> 0) & 0xFF), ((UART1_SADDR = (UART1_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART1_SADDR  ----------------------------------
// SVD Line: 4555

//  <rtree> SFDITEM_REG__UART1_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000408) Address Register </i>
//    <loc> ( (unsigned int)((UART1_SADDR >> 0) & 0xFFFFFFFF), ((UART1_SADDR = (UART1_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_SADDR_SADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_SADEN  -------------------------------
// SVD Line: 4572

unsigned int UART1_SADEN __AT (0x4000040C);



// ------------------------------  Field Item: UART1_SADEN_SADEN  ---------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__UART1_SADEN_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000040C) Slave Address Mask </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_SADEN >> 0) & 0xFF), ((UART1_SADEN = (UART1_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART1_SADEN  ----------------------------------
// SVD Line: 4572

//  <rtree> SFDITEM_REG__UART1_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000040C) Address Mask Register </i>
//    <loc> ( (unsigned int)((UART1_SADEN >> 0) & 0xFFFFFFFF), ((UART1_SADEN = (UART1_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_SADEN_SADEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_INTSR  -------------------------------
// SVD Line: 4589

unsigned int UART1_INTSR __AT (0x40000410);



// -------------------------------  Field Item: UART1_INTSR_RI  -----------------------------------
// SVD Line: 4597

//  <item> SFDITEM_FIELD__UART1_INTSR_RI
//    <name> RI </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40000410) RI </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_INTSR ) </loc>
//      <o.0..0> RI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_INTSR_TI  -----------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__UART1_INTSR_TI
//    <name> TI </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40000410) TI </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_INTSR ) </loc>
//      <o.1..1> TI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_INTSR_FE  -----------------------------------
// SVD Line: 4611

//  <item> SFDITEM_FIELD__UART1_INTSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40000410) FE </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_INTSR ) </loc>
//      <o.2..2> FE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART1_INTSR  ----------------------------------
// SVD Line: 4589

//  <rtree> SFDITEM_REG__UART1_INTSR
//    <name> INTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000410) Interrupt flag Status Register </i>
//    <loc> ( (unsigned int)((UART1_INTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART1_INTSR_RI </item>
//    <item> SFDITEM_FIELD__UART1_INTSR_TI </item>
//    <item> SFDITEM_FIELD__UART1_INTSR_FE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_INTCLR  ------------------------------
// SVD Line: 4620

unsigned int UART1_INTCLR __AT (0x40000414);



// -----------------------------  Field Item: UART1_INTCLR_RICLR  ---------------------------------
// SVD Line: 4628

//  <item> SFDITEM_FIELD__UART1_INTCLR_RICLR
//    <name> RICLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000414) RICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_INTCLR ) </loc>
//      <o.0..0> RICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_INTCLR_TICLR  ---------------------------------
// SVD Line: 4635

//  <item> SFDITEM_FIELD__UART1_INTCLR_TICLR
//    <name> TICLR </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000414) TICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_INTCLR ) </loc>
//      <o.1..1> TICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_INTCLR_FECLR  ---------------------------------
// SVD Line: 4642

//  <item> SFDITEM_FIELD__UART1_INTCLR_FECLR
//    <name> FECLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000414) FECLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_INTCLR ) </loc>
//      <o.2..2> FECLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_INTCLR  ----------------------------------
// SVD Line: 4620

//  <rtree> SFDITEM_REG__UART1_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000414) UART Interruput flag Clear Register </i>
//    <loc> ( (unsigned int)((UART1_INTCLR >> 0) & 0xFFFFFFFF), ((UART1_INTCLR = (UART1_INTCLR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_INTCLR_RICLR </item>
//    <item> SFDITEM_FIELD__UART1_INTCLR_TICLR </item>
//    <item> SFDITEM_FIELD__UART1_INTCLR_FECLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_BAUDCR  ------------------------------
// SVD Line: 4651

unsigned int UART1_BAUDCR __AT (0x40000418);



// ------------------------------  Field Item: UART1_BAUDCR_BRG  ----------------------------------
// SVD Line: 4659

//  <item> SFDITEM_FIELD__UART1_BAUDCR_BRG
//    <name> BRG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000418) Baud Rate Generate </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART1_BAUDCR >> 0) & 0xFFFF), ((UART1_BAUDCR = (UART1_BAUDCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: UART1_BAUDCR_SELF_BRG  -------------------------------
// SVD Line: 4666

//  <item> SFDITEM_FIELD__UART1_BAUDCR_SELF_BRG
//    <name> SELF_BRG </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000418) Self Baudrate generate or not </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_BAUDCR ) </loc>
//      <o.16..16> SELF_BRG
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_BAUDCR  ----------------------------------
// SVD Line: 4651

//  <rtree> SFDITEM_REG__UART1_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000418) Baud Control Register </i>
//    <loc> ( (unsigned int)((UART1_BAUDCR >> 0) & 0xFFFFFFFF), ((UART1_BAUDCR = (UART1_BAUDCR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_BAUDCR_BRG </item>
//    <item> SFDITEM_FIELD__UART1_BAUDCR_SELF_BRG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_IRDACR  ------------------------------
// SVD Line: 4675

unsigned int UART1_IRDACR __AT (0x4000041C);



// ------------------------------  Field Item: UART1_IRDACR_PSC  ----------------------------------
// SVD Line: 4683

//  <item> SFDITEM_FIELD__UART1_IRDACR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000041C) IrDA Prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_IRDACR >> 0) & 0xFF), ((UART1_IRDACR = (UART1_IRDACR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: UART1_IRDACR_IREN  ---------------------------------
// SVD Line: 4690

//  <item> SFDITEM_FIELD__UART1_IRDACR_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000041C) IrDA enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IRDACR ) </loc>
//      <o.8..8> IREN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_IRDACR_IRTXINV  --------------------------------
// SVD Line: 4697

//  <item> SFDITEM_FIELD__UART1_IRDACR_IRTXINV
//    <name> IRTXINV </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000041C) IrDA tx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IRDACR ) </loc>
//      <o.9..9> IRTXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_IRDACR_IRRXINV  --------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__UART1_IRDACR_IRRXINV
//    <name> IRRXINV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000041C) IrDA rx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IRDACR ) </loc>
//      <o.10..10> IRRXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_IRDACR_IRLPMODE  -------------------------------
// SVD Line: 4711

//  <item> SFDITEM_FIELD__UART1_IRDACR_IRLPMODE
//    <name> IRLPMODE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000041C) IrDA low-power mode </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IRDACR ) </loc>
//      <o.11..11> IRLPMODE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_IRDACR  ----------------------------------
// SVD Line: 4675

//  <rtree> SFDITEM_REG__UART1_IRDACR
//    <name> IRDACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000041C) UART IrDA Control Register </i>
//    <loc> ( (unsigned int)((UART1_IRDACR >> 0) & 0xFFFFFFFF), ((UART1_IRDACR = (UART1_IRDACR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_IRDACR_PSC </item>
//    <item> SFDITEM_FIELD__UART1_IRDACR_IREN </item>
//    <item> SFDITEM_FIELD__UART1_IRDACR_IRTXINV </item>
//    <item> SFDITEM_FIELD__UART1_IRDACR_IRRXINV </item>
//    <item> SFDITEM_FIELD__UART1_IRDACR_IRLPMODE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART1  -------------------------------------
// SVD Line: 4731

//  <view> UART1
//    <name> UART1 </name>
//    <item> SFDITEM_REG__UART1_SCON </item>
//    <item> SFDITEM_REG__UART1_SBUF </item>
//    <item> SFDITEM_REG__UART1_SADDR </item>
//    <item> SFDITEM_REG__UART1_SADEN </item>
//    <item> SFDITEM_REG__UART1_INTSR </item>
//    <item> SFDITEM_REG__UART1_INTCLR </item>
//    <item> SFDITEM_REG__UART1_BAUDCR </item>
//    <item> SFDITEM_REG__UART1_IRDACR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART2_SCON  -------------------------------
// SVD Line: 4443

unsigned int UART2_SCON __AT (0x40000200);



// -------------------------------  Field Item: UART2_SCON_RIEN  ----------------------------------
// SVD Line: 4451

//  <item> SFDITEM_FIELD__UART2_SCON_RIEN
//    <name> RIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000200) Receive Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.0..0> RIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART2_SCON_TIEN  ----------------------------------
// SVD Line: 4458

//  <item> SFDITEM_FIELD__UART2_SCON_TIEN
//    <name> TIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000200) Transmit Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.1..1> TIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART2_SCON_RB8  -----------------------------------
// SVD Line: 4465

//  <item> SFDITEM_FIELD__UART2_SCON_RB8
//    <name> RB8 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000200) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.2..2> RB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART2_SCON_TB8  -----------------------------------
// SVD Line: 4472

//  <item> SFDITEM_FIELD__UART2_SCON_TB8
//    <name> TB8 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000200) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.3..3> TB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART2_SCON_REN  -----------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__UART2_SCON_REN
//    <name> REN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000200) Transmit and Receive Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.4..4> REN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART2_SCON_SM2  -----------------------------------
// SVD Line: 4486

//  <item> SFDITEM_FIELD__UART2_SCON_SM2
//    <name> SM2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000200) UART multi-communication </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.5..5> SM2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART2_SCON_SM0_SM1  ---------------------------------
// SVD Line: 4493

//  <item> SFDITEM_FIELD__UART2_SCON_SM0_SM1
//    <name> SM0_SM1 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40000200) \nUART mode control\n0 : MODE_0 = 8 Data bits\n1 : MODE_1 = 8 Data bits, Variable baud rate\n2 : MODE_2 = 9 Data bits\n3 : MODE_3 = 9 Data bits, Variable baud rate </i>
//    <combo> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.7..6> SM0_SM1
//        <0=> 0: MODE_0 = 8 Data bits
//        <1=> 1: MODE_1 = 8 Data bits, Variable baud rate
//        <2=> 2: MODE_2 = 9 Data bits
//        <3=> 3: MODE_3 = 9 Data bits, Variable baud rate
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: UART2_SCON_FEEN  ----------------------------------
// SVD Line: 4522

//  <item> SFDITEM_FIELD__UART2_SCON_FEEN
//    <name> FEEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000200) Framing error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.8..8> FEEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART2_SCON_DBAUD  ----------------------------------
// SVD Line: 4529

//  <item> SFDITEM_FIELD__UART2_SCON_DBAUD
//    <name> DBAUD </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000200) Baudrate double </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_SCON ) </loc>
//      <o.9..9> DBAUD
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART2_SCON  -----------------------------------
// SVD Line: 4443

//  <rtree> SFDITEM_REG__UART2_SCON
//    <name> SCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000200) UART Control Register </i>
//    <loc> ( (unsigned int)((UART2_SCON >> 0) & 0xFFFFFFFF), ((UART2_SCON = (UART2_SCON & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART2_SCON_RIEN </item>
//    <item> SFDITEM_FIELD__UART2_SCON_TIEN </item>
//    <item> SFDITEM_FIELD__UART2_SCON_RB8 </item>
//    <item> SFDITEM_FIELD__UART2_SCON_TB8 </item>
//    <item> SFDITEM_FIELD__UART2_SCON_REN </item>
//    <item> SFDITEM_FIELD__UART2_SCON_SM2 </item>
//    <item> SFDITEM_FIELD__UART2_SCON_SM0_SM1 </item>
//    <item> SFDITEM_FIELD__UART2_SCON_FEEN </item>
//    <item> SFDITEM_FIELD__UART2_SCON_DBAUD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART2_SBUF  -------------------------------
// SVD Line: 4538

unsigned int UART2_SBUF __AT (0x40000204);



// -------------------------------  Field Item: UART2_SBUF_SBUF  ----------------------------------
// SVD Line: 4546

//  <item> SFDITEM_FIELD__UART2_SBUF_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000204) Data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART2_SBUF >> 0) & 0xFF), ((UART2_SBUF = (UART2_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART2_SBUF  -----------------------------------
// SVD Line: 4538

//  <rtree> SFDITEM_REG__UART2_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000204) Data BUFF </i>
//    <loc> ( (unsigned int)((UART2_SBUF >> 0) & 0xFFFFFFFF), ((UART2_SBUF = (UART2_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART2_SBUF_SBUF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART2_SADDR  -------------------------------
// SVD Line: 4555

unsigned int UART2_SADDR __AT (0x40000208);



// ------------------------------  Field Item: UART2_SADDR_SADDR  ---------------------------------
// SVD Line: 4563

//  <item> SFDITEM_FIELD__UART2_SADDR_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000208) Slave address </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART2_SADDR >> 0) & 0xFF), ((UART2_SADDR = (UART2_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART2_SADDR  ----------------------------------
// SVD Line: 4555

//  <rtree> SFDITEM_REG__UART2_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000208) Address Register </i>
//    <loc> ( (unsigned int)((UART2_SADDR >> 0) & 0xFFFFFFFF), ((UART2_SADDR = (UART2_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART2_SADDR_SADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART2_SADEN  -------------------------------
// SVD Line: 4572

unsigned int UART2_SADEN __AT (0x4000020C);



// ------------------------------  Field Item: UART2_SADEN_SADEN  ---------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__UART2_SADEN_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000020C) Slave Address Mask </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART2_SADEN >> 0) & 0xFF), ((UART2_SADEN = (UART2_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART2_SADEN  ----------------------------------
// SVD Line: 4572

//  <rtree> SFDITEM_REG__UART2_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000020C) Address Mask Register </i>
//    <loc> ( (unsigned int)((UART2_SADEN >> 0) & 0xFFFFFFFF), ((UART2_SADEN = (UART2_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART2_SADEN_SADEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART2_INTSR  -------------------------------
// SVD Line: 4589

unsigned int UART2_INTSR __AT (0x40000210);



// -------------------------------  Field Item: UART2_INTSR_RI  -----------------------------------
// SVD Line: 4597

//  <item> SFDITEM_FIELD__UART2_INTSR_RI
//    <name> RI </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40000210) RI </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_INTSR ) </loc>
//      <o.0..0> RI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART2_INTSR_TI  -----------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__UART2_INTSR_TI
//    <name> TI </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40000210) TI </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_INTSR ) </loc>
//      <o.1..1> TI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART2_INTSR_FE  -----------------------------------
// SVD Line: 4611

//  <item> SFDITEM_FIELD__UART2_INTSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40000210) FE </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_INTSR ) </loc>
//      <o.2..2> FE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART2_INTSR  ----------------------------------
// SVD Line: 4589

//  <rtree> SFDITEM_REG__UART2_INTSR
//    <name> INTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000210) Interrupt flag Status Register </i>
//    <loc> ( (unsigned int)((UART2_INTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART2_INTSR_RI </item>
//    <item> SFDITEM_FIELD__UART2_INTSR_TI </item>
//    <item> SFDITEM_FIELD__UART2_INTSR_FE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART2_INTCLR  ------------------------------
// SVD Line: 4620

unsigned int UART2_INTCLR __AT (0x40000214);



// -----------------------------  Field Item: UART2_INTCLR_RICLR  ---------------------------------
// SVD Line: 4628

//  <item> SFDITEM_FIELD__UART2_INTCLR_RICLR
//    <name> RICLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000214) RICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_INTCLR ) </loc>
//      <o.0..0> RICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART2_INTCLR_TICLR  ---------------------------------
// SVD Line: 4635

//  <item> SFDITEM_FIELD__UART2_INTCLR_TICLR
//    <name> TICLR </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000214) TICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_INTCLR ) </loc>
//      <o.1..1> TICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART2_INTCLR_FECLR  ---------------------------------
// SVD Line: 4642

//  <item> SFDITEM_FIELD__UART2_INTCLR_FECLR
//    <name> FECLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000214) FECLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_INTCLR ) </loc>
//      <o.2..2> FECLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART2_INTCLR  ----------------------------------
// SVD Line: 4620

//  <rtree> SFDITEM_REG__UART2_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000214) UART Interruput flag Clear Register </i>
//    <loc> ( (unsigned int)((UART2_INTCLR >> 0) & 0xFFFFFFFF), ((UART2_INTCLR = (UART2_INTCLR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART2_INTCLR_RICLR </item>
//    <item> SFDITEM_FIELD__UART2_INTCLR_TICLR </item>
//    <item> SFDITEM_FIELD__UART2_INTCLR_FECLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART2_BAUDCR  ------------------------------
// SVD Line: 4651

unsigned int UART2_BAUDCR __AT (0x40000218);



// ------------------------------  Field Item: UART2_BAUDCR_BRG  ----------------------------------
// SVD Line: 4659

//  <item> SFDITEM_FIELD__UART2_BAUDCR_BRG
//    <name> BRG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000218) Baud Rate Generate </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART2_BAUDCR >> 0) & 0xFFFF), ((UART2_BAUDCR = (UART2_BAUDCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: UART2_BAUDCR_SELF_BRG  -------------------------------
// SVD Line: 4666

//  <item> SFDITEM_FIELD__UART2_BAUDCR_SELF_BRG
//    <name> SELF_BRG </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000218) Self Baudrate generate or not </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_BAUDCR ) </loc>
//      <o.16..16> SELF_BRG
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART2_BAUDCR  ----------------------------------
// SVD Line: 4651

//  <rtree> SFDITEM_REG__UART2_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000218) Baud Control Register </i>
//    <loc> ( (unsigned int)((UART2_BAUDCR >> 0) & 0xFFFFFFFF), ((UART2_BAUDCR = (UART2_BAUDCR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART2_BAUDCR_BRG </item>
//    <item> SFDITEM_FIELD__UART2_BAUDCR_SELF_BRG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART2_IRDACR  ------------------------------
// SVD Line: 4675

unsigned int UART2_IRDACR __AT (0x4000021C);



// ------------------------------  Field Item: UART2_IRDACR_PSC  ----------------------------------
// SVD Line: 4683

//  <item> SFDITEM_FIELD__UART2_IRDACR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000021C) IrDA Prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART2_IRDACR >> 0) & 0xFF), ((UART2_IRDACR = (UART2_IRDACR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: UART2_IRDACR_IREN  ---------------------------------
// SVD Line: 4690

//  <item> SFDITEM_FIELD__UART2_IRDACR_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000021C) IrDA enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_IRDACR ) </loc>
//      <o.8..8> IREN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART2_IRDACR_IRTXINV  --------------------------------
// SVD Line: 4697

//  <item> SFDITEM_FIELD__UART2_IRDACR_IRTXINV
//    <name> IRTXINV </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000021C) IrDA tx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_IRDACR ) </loc>
//      <o.9..9> IRTXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART2_IRDACR_IRRXINV  --------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__UART2_IRDACR_IRRXINV
//    <name> IRRXINV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000021C) IrDA rx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_IRDACR ) </loc>
//      <o.10..10> IRRXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART2_IRDACR_IRLPMODE  -------------------------------
// SVD Line: 4711

//  <item> SFDITEM_FIELD__UART2_IRDACR_IRLPMODE
//    <name> IRLPMODE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000021C) IrDA low-power mode </i>
//    <check> 
//      <loc> ( (unsigned int) UART2_IRDACR ) </loc>
//      <o.11..11> IRLPMODE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART2_IRDACR  ----------------------------------
// SVD Line: 4675

//  <rtree> SFDITEM_REG__UART2_IRDACR
//    <name> IRDACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000021C) UART IrDA Control Register </i>
//    <loc> ( (unsigned int)((UART2_IRDACR >> 0) & 0xFFFFFFFF), ((UART2_IRDACR = (UART2_IRDACR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART2_IRDACR_PSC </item>
//    <item> SFDITEM_FIELD__UART2_IRDACR_IREN </item>
//    <item> SFDITEM_FIELD__UART2_IRDACR_IRTXINV </item>
//    <item> SFDITEM_FIELD__UART2_IRDACR_IRRXINV </item>
//    <item> SFDITEM_FIELD__UART2_IRDACR_IRLPMODE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART2  -------------------------------------
// SVD Line: 4740

//  <view> UART2
//    <name> UART2 </name>
//    <item> SFDITEM_REG__UART2_SCON </item>
//    <item> SFDITEM_REG__UART2_SBUF </item>
//    <item> SFDITEM_REG__UART2_SADDR </item>
//    <item> SFDITEM_REG__UART2_SADEN </item>
//    <item> SFDITEM_REG__UART2_INTSR </item>
//    <item> SFDITEM_REG__UART2_INTCLR </item>
//    <item> SFDITEM_REG__UART2_BAUDCR </item>
//    <item> SFDITEM_REG__UART2_IRDACR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART3_SCON  -------------------------------
// SVD Line: 4443

unsigned int UART3_SCON __AT (0x40000600);



// -------------------------------  Field Item: UART3_SCON_RIEN  ----------------------------------
// SVD Line: 4451

//  <item> SFDITEM_FIELD__UART3_SCON_RIEN
//    <name> RIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000600) Receive Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.0..0> RIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART3_SCON_TIEN  ----------------------------------
// SVD Line: 4458

//  <item> SFDITEM_FIELD__UART3_SCON_TIEN
//    <name> TIEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000600) Transmit Interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.1..1> TIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART3_SCON_RB8  -----------------------------------
// SVD Line: 4465

//  <item> SFDITEM_FIELD__UART3_SCON_RB8
//    <name> RB8 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000600) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.2..2> RB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART3_SCON_TB8  -----------------------------------
// SVD Line: 4472

//  <item> SFDITEM_FIELD__UART3_SCON_TB8
//    <name> TB8 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000600) Multi-communication bit </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.3..3> TB8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART3_SCON_REN  -----------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__UART3_SCON_REN
//    <name> REN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000600) Transmit and Receive Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.4..4> REN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART3_SCON_SM2  -----------------------------------
// SVD Line: 4486

//  <item> SFDITEM_FIELD__UART3_SCON_SM2
//    <name> SM2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000600) UART multi-communication </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.5..5> SM2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART3_SCON_SM0_SM1  ---------------------------------
// SVD Line: 4493

//  <item> SFDITEM_FIELD__UART3_SCON_SM0_SM1
//    <name> SM0_SM1 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40000600) \nUART mode control\n0 : MODE_0 = 8 Data bits\n1 : MODE_1 = 8 Data bits, Variable baud rate\n2 : MODE_2 = 9 Data bits\n3 : MODE_3 = 9 Data bits, Variable baud rate </i>
//    <combo> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.7..6> SM0_SM1
//        <0=> 0: MODE_0 = 8 Data bits
//        <1=> 1: MODE_1 = 8 Data bits, Variable baud rate
//        <2=> 2: MODE_2 = 9 Data bits
//        <3=> 3: MODE_3 = 9 Data bits, Variable baud rate
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: UART3_SCON_FEEN  ----------------------------------
// SVD Line: 4522

//  <item> SFDITEM_FIELD__UART3_SCON_FEEN
//    <name> FEEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000600) Framing error interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.8..8> FEEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART3_SCON_DBAUD  ----------------------------------
// SVD Line: 4529

//  <item> SFDITEM_FIELD__UART3_SCON_DBAUD
//    <name> DBAUD </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000600) Baudrate double </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_SCON ) </loc>
//      <o.9..9> DBAUD
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART3_SCON  -----------------------------------
// SVD Line: 4443

//  <rtree> SFDITEM_REG__UART3_SCON
//    <name> SCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000600) UART Control Register </i>
//    <loc> ( (unsigned int)((UART3_SCON >> 0) & 0xFFFFFFFF), ((UART3_SCON = (UART3_SCON & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART3_SCON_RIEN </item>
//    <item> SFDITEM_FIELD__UART3_SCON_TIEN </item>
//    <item> SFDITEM_FIELD__UART3_SCON_RB8 </item>
//    <item> SFDITEM_FIELD__UART3_SCON_TB8 </item>
//    <item> SFDITEM_FIELD__UART3_SCON_REN </item>
//    <item> SFDITEM_FIELD__UART3_SCON_SM2 </item>
//    <item> SFDITEM_FIELD__UART3_SCON_SM0_SM1 </item>
//    <item> SFDITEM_FIELD__UART3_SCON_FEEN </item>
//    <item> SFDITEM_FIELD__UART3_SCON_DBAUD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART3_SBUF  -------------------------------
// SVD Line: 4538

unsigned int UART3_SBUF __AT (0x40000604);



// -------------------------------  Field Item: UART3_SBUF_SBUF  ----------------------------------
// SVD Line: 4546

//  <item> SFDITEM_FIELD__UART3_SBUF_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000604) Data register </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART3_SBUF >> 0) & 0xFF), ((UART3_SBUF = (UART3_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART3_SBUF  -----------------------------------
// SVD Line: 4538

//  <rtree> SFDITEM_REG__UART3_SBUF
//    <name> SBUF </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000604) Data BUFF </i>
//    <loc> ( (unsigned int)((UART3_SBUF >> 0) & 0xFFFFFFFF), ((UART3_SBUF = (UART3_SBUF & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART3_SBUF_SBUF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART3_SADDR  -------------------------------
// SVD Line: 4555

unsigned int UART3_SADDR __AT (0x40000608);



// ------------------------------  Field Item: UART3_SADDR_SADDR  ---------------------------------
// SVD Line: 4563

//  <item> SFDITEM_FIELD__UART3_SADDR_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40000608) Slave address </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART3_SADDR >> 0) & 0xFF), ((UART3_SADDR = (UART3_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART3_SADDR  ----------------------------------
// SVD Line: 4555

//  <rtree> SFDITEM_REG__UART3_SADDR
//    <name> SADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000608) Address Register </i>
//    <loc> ( (unsigned int)((UART3_SADDR >> 0) & 0xFFFFFFFF), ((UART3_SADDR = (UART3_SADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART3_SADDR_SADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART3_SADEN  -------------------------------
// SVD Line: 4572

unsigned int UART3_SADEN __AT (0x4000060C);



// ------------------------------  Field Item: UART3_SADEN_SADEN  ---------------------------------
// SVD Line: 4580

//  <item> SFDITEM_FIELD__UART3_SADEN_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000060C) Slave Address Mask </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART3_SADEN >> 0) & 0xFF), ((UART3_SADEN = (UART3_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART3_SADEN  ----------------------------------
// SVD Line: 4572

//  <rtree> SFDITEM_REG__UART3_SADEN
//    <name> SADEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000060C) Address Mask Register </i>
//    <loc> ( (unsigned int)((UART3_SADEN >> 0) & 0xFFFFFFFF), ((UART3_SADEN = (UART3_SADEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART3_SADEN_SADEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART3_INTSR  -------------------------------
// SVD Line: 4589

unsigned int UART3_INTSR __AT (0x40000610);



// -------------------------------  Field Item: UART3_INTSR_RI  -----------------------------------
// SVD Line: 4597

//  <item> SFDITEM_FIELD__UART3_INTSR_RI
//    <name> RI </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40000610) RI </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_INTSR ) </loc>
//      <o.0..0> RI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART3_INTSR_TI  -----------------------------------
// SVD Line: 4604

//  <item> SFDITEM_FIELD__UART3_INTSR_TI
//    <name> TI </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40000610) TI </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_INTSR ) </loc>
//      <o.1..1> TI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART3_INTSR_FE  -----------------------------------
// SVD Line: 4611

//  <item> SFDITEM_FIELD__UART3_INTSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40000610) FE </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_INTSR ) </loc>
//      <o.2..2> FE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: UART3_INTSR  ----------------------------------
// SVD Line: 4589

//  <rtree> SFDITEM_REG__UART3_INTSR
//    <name> INTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000610) Interrupt flag Status Register </i>
//    <loc> ( (unsigned int)((UART3_INTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART3_INTSR_RI </item>
//    <item> SFDITEM_FIELD__UART3_INTSR_TI </item>
//    <item> SFDITEM_FIELD__UART3_INTSR_FE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART3_INTCLR  ------------------------------
// SVD Line: 4620

unsigned int UART3_INTCLR __AT (0x40000614);



// -----------------------------  Field Item: UART3_INTCLR_RICLR  ---------------------------------
// SVD Line: 4628

//  <item> SFDITEM_FIELD__UART3_INTCLR_RICLR
//    <name> RICLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40000614) RICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_INTCLR ) </loc>
//      <o.0..0> RICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART3_INTCLR_TICLR  ---------------------------------
// SVD Line: 4635

//  <item> SFDITEM_FIELD__UART3_INTCLR_TICLR
//    <name> TICLR </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40000614) TICLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_INTCLR ) </loc>
//      <o.1..1> TICLR
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART3_INTCLR_FECLR  ---------------------------------
// SVD Line: 4642

//  <item> SFDITEM_FIELD__UART3_INTCLR_FECLR
//    <name> FECLR </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40000614) FECLR </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_INTCLR ) </loc>
//      <o.2..2> FECLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART3_INTCLR  ----------------------------------
// SVD Line: 4620

//  <rtree> SFDITEM_REG__UART3_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000614) UART Interruput flag Clear Register </i>
//    <loc> ( (unsigned int)((UART3_INTCLR >> 0) & 0xFFFFFFFF), ((UART3_INTCLR = (UART3_INTCLR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART3_INTCLR_RICLR </item>
//    <item> SFDITEM_FIELD__UART3_INTCLR_TICLR </item>
//    <item> SFDITEM_FIELD__UART3_INTCLR_FECLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART3_BAUDCR  ------------------------------
// SVD Line: 4651

unsigned int UART3_BAUDCR __AT (0x40000618);



// ------------------------------  Field Item: UART3_BAUDCR_BRG  ----------------------------------
// SVD Line: 4659

//  <item> SFDITEM_FIELD__UART3_BAUDCR_BRG
//    <name> BRG </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000618) Baud Rate Generate </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART3_BAUDCR >> 0) & 0xFFFF), ((UART3_BAUDCR = (UART3_BAUDCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: UART3_BAUDCR_SELF_BRG  -------------------------------
// SVD Line: 4666

//  <item> SFDITEM_FIELD__UART3_BAUDCR_SELF_BRG
//    <name> SELF_BRG </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000618) Self Baudrate generate or not </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_BAUDCR ) </loc>
//      <o.16..16> SELF_BRG
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART3_BAUDCR  ----------------------------------
// SVD Line: 4651

//  <rtree> SFDITEM_REG__UART3_BAUDCR
//    <name> BAUDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000618) Baud Control Register </i>
//    <loc> ( (unsigned int)((UART3_BAUDCR >> 0) & 0xFFFFFFFF), ((UART3_BAUDCR = (UART3_BAUDCR & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART3_BAUDCR_BRG </item>
//    <item> SFDITEM_FIELD__UART3_BAUDCR_SELF_BRG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART3_IRDACR  ------------------------------
// SVD Line: 4675

unsigned int UART3_IRDACR __AT (0x4000061C);



// ------------------------------  Field Item: UART3_IRDACR_PSC  ----------------------------------
// SVD Line: 4683

//  <item> SFDITEM_FIELD__UART3_IRDACR_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000061C) IrDA Prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART3_IRDACR >> 0) & 0xFF), ((UART3_IRDACR = (UART3_IRDACR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: UART3_IRDACR_IREN  ---------------------------------
// SVD Line: 4690

//  <item> SFDITEM_FIELD__UART3_IRDACR_IREN
//    <name> IREN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000061C) IrDA enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_IRDACR ) </loc>
//      <o.8..8> IREN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART3_IRDACR_IRTXINV  --------------------------------
// SVD Line: 4697

//  <item> SFDITEM_FIELD__UART3_IRDACR_IRTXINV
//    <name> IRTXINV </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000061C) IrDA tx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_IRDACR ) </loc>
//      <o.9..9> IRTXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART3_IRDACR_IRRXINV  --------------------------------
// SVD Line: 4704

//  <item> SFDITEM_FIELD__UART3_IRDACR_IRRXINV
//    <name> IRRXINV </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000061C) IrDA rx invert data </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_IRDACR ) </loc>
//      <o.10..10> IRRXINV
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART3_IRDACR_IRLPMODE  -------------------------------
// SVD Line: 4711

//  <item> SFDITEM_FIELD__UART3_IRDACR_IRLPMODE
//    <name> IRLPMODE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000061C) IrDA low-power mode </i>
//    <check> 
//      <loc> ( (unsigned int) UART3_IRDACR ) </loc>
//      <o.11..11> IRLPMODE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART3_IRDACR  ----------------------------------
// SVD Line: 4675

//  <rtree> SFDITEM_REG__UART3_IRDACR
//    <name> IRDACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000061C) UART IrDA Control Register </i>
//    <loc> ( (unsigned int)((UART3_IRDACR >> 0) & 0xFFFFFFFF), ((UART3_IRDACR = (UART3_IRDACR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART3_IRDACR_PSC </item>
//    <item> SFDITEM_FIELD__UART3_IRDACR_IREN </item>
//    <item> SFDITEM_FIELD__UART3_IRDACR_IRTXINV </item>
//    <item> SFDITEM_FIELD__UART3_IRDACR_IRRXINV </item>
//    <item> SFDITEM_FIELD__UART3_IRDACR_IRLPMODE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART3  -------------------------------------
// SVD Line: 4749

//  <view> UART3
//    <name> UART3 </name>
//    <item> SFDITEM_REG__UART3_SCON </item>
//    <item> SFDITEM_REG__UART3_SBUF </item>
//    <item> SFDITEM_REG__UART3_SADDR </item>
//    <item> SFDITEM_REG__UART3_SADEN </item>
//    <item> SFDITEM_REG__UART3_INTSR </item>
//    <item> SFDITEM_REG__UART3_INTCLR </item>
//    <item> SFDITEM_REG__UART3_BAUDCR </item>
//    <item> SFDITEM_REG__UART3_IRDACR </item>
//  </view>
//  


// ----------------------------  Register Item Address: WWDG_RLOAD  -------------------------------
// SVD Line: 4772

unsigned int WWDG_RLOAD __AT (0x40002000);



// ------------------------------  Field Item: WWDG_RLOAD_RLOAD  ----------------------------------
// SVD Line: 4780

//  <item> SFDITEM_FIELD__WWDG_RLOAD_RLOAD
//    <name> RLOAD </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40002000) Reload value </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_RLOAD >> 0) & 0x0), ((WWDG_RLOAD = (WWDG_RLOAD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: WWDG_RLOAD  -----------------------------------
// SVD Line: 4772

//  <rtree> SFDITEM_REG__WWDG_RLOAD
//    <name> RLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002000) Count ReLoad Register </i>
//    <loc> ( (unsigned int)((WWDG_RLOAD >> 0) & 0xFFFFFFFF), ((WWDG_RLOAD = (WWDG_RLOAD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_RLOAD_RLOAD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WWDG_CR  ---------------------------------
// SVD Line: 4789

unsigned int WWDG_CR __AT (0x40002004);



// -------------------------------  Field Item: WWDG_CR_WINCMP  -----------------------------------
// SVD Line: 4797

//  <item> SFDITEM_FIELD__WWDG_CR_WINCMP
//    <name> WINCMP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40002004) WWDG window compare </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CR >> 0) & 0xFF), ((WWDG_CR = (WWDG_CR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: WWDG_CR_PRSC  ------------------------------------
// SVD Line: 4804

//  <item> SFDITEM_FIELD__WWDG_CR_PRSC
//    <name> PRSC </name>
//    <rw> 
//    <i> [Bits 27..8] RW (@ 0x40002004) Prescale </i>
//    <edit> 
//      <loc> ( (unsigned int)((WWDG_CR >> 8) & 0xFFFFF), ((WWDG_CR = (WWDG_CR & ~(0xFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: WWDG_CR_WWDGEN  -----------------------------------
// SVD Line: 4811

//  <item> SFDITEM_FIELD__WWDG_CR_WWDGEN
//    <name> WWDGEN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40002004) WWDG enable </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_CR ) </loc>
//      <o.28..28> WWDGEN
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: WWDG_CR  ------------------------------------
// SVD Line: 4789

//  <rtree> SFDITEM_REG__WWDG_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002004) WWDG Control Register </i>
//    <loc> ( (unsigned int)((WWDG_CR >> 0) & 0xFFFFFFFF), ((WWDG_CR = (WWDG_CR & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_CR_WINCMP </item>
//    <item> SFDITEM_FIELD__WWDG_CR_PRSC </item>
//    <item> SFDITEM_FIELD__WWDG_CR_WWDGEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: WWDG_INTEN  -------------------------------
// SVD Line: 4820

unsigned int WWDG_INTEN __AT (0x40002008);



// -----------------------------  Field Item: WWDG_INTEN_WWDGIEN  ---------------------------------
// SVD Line: 4828

//  <item> SFDITEM_FIELD__WWDG_INTEN_WWDGIEN
//    <name> WWDGIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002008) WWDG interrupt enable </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_INTEN ) </loc>
//      <o.0..0> WWDGIEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: WWDG_INTEN  -----------------------------------
// SVD Line: 4820

//  <rtree> SFDITEM_REG__WWDG_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002008) Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((WWDG_INTEN >> 0) & 0xFFFFFFFF), ((WWDG_INTEN = (WWDG_INTEN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_INTEN_WWDGIEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WWDG_SR  ---------------------------------
// SVD Line: 4837

unsigned int WWDG_SR __AT (0x4000200C);



// -------------------------------  Field Item: WWDG_SR_WWDGIF  -----------------------------------
// SVD Line: 4845

//  <item> SFDITEM_FIELD__WWDG_SR_WWDGIF
//    <name> WWDGIF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000200C) WWDG interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_SR ) </loc>
//      <o.0..0> WWDGIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: WWDG_SR  ------------------------------------
// SVD Line: 4837

//  <rtree> SFDITEM_REG__WWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000200C) WWDG Interrupt Status Register </i>
//    <loc> ( (unsigned int)((WWDG_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__WWDG_SR_WWDGIF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: WWDG_INTCLR  -------------------------------
// SVD Line: 4854

unsigned int WWDG_INTCLR __AT (0x40002010);



// -----------------------------  Field Item: WWDG_INTCLR_INTCLR  ---------------------------------
// SVD Line: 4862

//  <item> SFDITEM_FIELD__WWDG_INTCLR_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40002010) Interrupt flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) WWDG_INTCLR ) </loc>
//      <o.0..0> INTCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: WWDG_INTCLR  ----------------------------------
// SVD Line: 4854

//  <rtree> SFDITEM_REG__WWDG_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002010) WWDG Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((WWDG_INTCLR >> 0) & 0xFFFFFFFF), ((WWDG_INTCLR = (WWDG_INTCLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WWDG_INTCLR_INTCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: WWDG_CNTVAL  -------------------------------
// SVD Line: 4871

unsigned int WWDG_CNTVAL __AT (0x40002014);



// -----------------------------  Field Item: WWDG_CNTVAL_WWDGCNT  --------------------------------
// SVD Line: 4879

//  <item> SFDITEM_FIELD__WWDG_CNTVAL_WWDGCNT
//    <name> WWDGCNT </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40002014) WWDG count </i>
//    <edit> 
//      <loc> ( (unsigned char)((WWDG_CNTVAL >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: WWDG_CNTVAL  ----------------------------------
// SVD Line: 4871

//  <rtree> SFDITEM_REG__WWDG_CNTVAL
//    <name> CNTVAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002014) Count Value </i>
//    <loc> ( (unsigned int)((WWDG_CNTVAL >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__WWDG_CNTVAL_WWDGCNT </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WWDG  -------------------------------------
// SVD Line: 4758

//  <view> WWDG
//    <name> WWDG </name>
//    <item> SFDITEM_REG__WWDG_RLOAD </item>
//    <item> SFDITEM_REG__WWDG_CR </item>
//    <item> SFDITEM_REG__WWDG_INTEN </item>
//    <item> SFDITEM_REG__WWDG_SR </item>
//    <item> SFDITEM_REG__WWDG_INTCLR </item>
//    <item> SFDITEM_REG__WWDG_CNTVAL </item>
//  </view>
//  


// ----------------------------  Register Item Address: IWDG_CMDCR  -------------------------------
// SVD Line: 4904

unsigned int IWDG_CMDCR __AT (0x40002400);



// -------------------------------  Field Item: IWDG_CMDCR_CMD  -----------------------------------
// SVD Line: 4912

//  <item> SFDITEM_FIELD__IWDG_CMDCR_CMD
//    <name> CMD </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40002400) Command </i>
//    <edit> 
//      <loc> ( (unsigned char)((IWDG_CMDCR >> 0) & 0x0), ((IWDG_CMDCR = (IWDG_CMDCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: IWDG_CMDCR  -----------------------------------
// SVD Line: 4904

//  <rtree> SFDITEM_REG__IWDG_CMDCR
//    <name> CMDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002400) IWDG Control Command Register </i>
//    <loc> ( (unsigned int)((IWDG_CMDCR >> 0) & 0xFFFFFFFF), ((IWDG_CMDCR = (IWDG_CMDCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_CMDCR_CMD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: IWDG_CFGR  --------------------------------
// SVD Line: 4921

unsigned int IWDG_CFGR __AT (0x40002404);



// -----------------------------  Field Item: IWDG_CFGR_IWDGMODE  ---------------------------------
// SVD Line: 4929

//  <item> SFDITEM_FIELD__IWDG_CFGR_IWDGMODE
//    <name> IWDGMODE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002404) IWDG mode </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_CFGR ) </loc>
//      <o.0..0> IWDGMODE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: IWDG_CFGR_IWDGINTMSK  --------------------------------
// SVD Line: 4936

//  <item> SFDITEM_FIELD__IWDG_CFGR_IWDGINTMSK
//    <name> IWDGINTMSK </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002404) IWDG interrupt mask </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_CFGR ) </loc>
//      <o.1..1> IWDGINTMSK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: IWDG_CFGR_IWDGRUNF  ---------------------------------
// SVD Line: 4943

//  <item> SFDITEM_FIELD__IWDG_CFGR_IWDGRUNF
//    <name> IWDGRUNF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40002404) IWDG running flag </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_CFGR ) </loc>
//      <o.2..2> IWDGRUNF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: IWDG_CFGR  -----------------------------------
// SVD Line: 4921

//  <rtree> SFDITEM_REG__IWDG_CFGR
//    <name> CFGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002404) IWDG Config Register </i>
//    <loc> ( (unsigned int)((IWDG_CFGR >> 0) & 0xFFFFFFFF), ((IWDG_CFGR = (IWDG_CFGR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_CFGR_IWDGMODE </item>
//    <item> SFDITEM_FIELD__IWDG_CFGR_IWDGINTMSK </item>
//    <item> SFDITEM_FIELD__IWDG_CFGR_IWDGRUNF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: IWDG_RLOAD  -------------------------------
// SVD Line: 4952

unsigned int IWDG_RLOAD __AT (0x40002408);



// ----------------------------  Field Item: IWDG_RLOAD_IWDGRLOAD  --------------------------------
// SVD Line: 4960

//  <item> SFDITEM_FIELD__IWDG_RLOAD_IWDGRLOAD
//    <name> IWDGRLOAD </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40002408) IWDG reload value </i>
//    <edit> 
//      <loc> ( (unsigned int)((IWDG_RLOAD >> 0) & 0xFFFFF), ((IWDG_RLOAD = (IWDG_RLOAD & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: IWDG_RLOAD  -----------------------------------
// SVD Line: 4952

//  <rtree> SFDITEM_REG__IWDG_RLOAD
//    <name> RLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002408) Count ReLoad Register </i>
//    <loc> ( (unsigned int)((IWDG_RLOAD >> 0) & 0xFFFFFFFF), ((IWDG_RLOAD = (IWDG_RLOAD & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_RLOAD_IWDGRLOAD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: IWDG_CNTVAL  -------------------------------
// SVD Line: 4969

unsigned int IWDG_CNTVAL __AT (0x4000240C);



// -----------------------------  Field Item: IWDG_CNTVAL_IWDGCNT  --------------------------------
// SVD Line: 4977

//  <item> SFDITEM_FIELD__IWDG_CNTVAL_IWDGCNT
//    <name> IWDGCNT </name>
//    <r> 
//    <i> [Bits 19..0] RO (@ 0x4000240C) IWDG count </i>
//    <edit> 
//      <loc> ( (unsigned int)((IWDG_CNTVAL >> 0) & 0xFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: IWDG_CNTVAL  ----------------------------------
// SVD Line: 4969

//  <rtree> SFDITEM_REG__IWDG_CNTVAL
//    <name> CNTVAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000240C) Count Value </i>
//    <loc> ( (unsigned int)((IWDG_CNTVAL >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__IWDG_CNTVAL_IWDGCNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: IWDG_SR  ---------------------------------
// SVD Line: 4986

unsigned int IWDG_SR __AT (0x40002410);



// -------------------------------  Field Item: IWDG_SR_IWDGOVF  ----------------------------------
// SVD Line: 4994

//  <item> SFDITEM_FIELD__IWDG_SR_IWDGOVF
//    <name> IWDGOVF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40002410) IWDG overflow flag </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_SR ) </loc>
//      <o.0..0> IWDGOVF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: IWDG_SR  ------------------------------------
// SVD Line: 4986

//  <rtree> SFDITEM_REG__IWDG_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002410) IWDG Interrupt Status Register </i>
//    <loc> ( (unsigned int)((IWDG_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__IWDG_SR_IWDGOVF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: IWDG_INTCLR  -------------------------------
// SVD Line: 5003

unsigned int IWDG_INTCLR __AT (0x40002414);



// ---------------------------  Field Item: IWDG_INTCLR_IWDGINTCLR  -------------------------------
// SVD Line: 5011

//  <item> SFDITEM_FIELD__IWDG_INTCLR_IWDGINTCLR
//    <name> IWDGINTCLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40002414) IWDG interrupt clear </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_INTCLR ) </loc>
//      <o.0..0> IWDGINTCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: IWDG_INTCLR  ----------------------------------
// SVD Line: 5003

//  <rtree> SFDITEM_REG__IWDG_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002414) IWDG Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((IWDG_INTCLR >> 0) & 0xFFFFFFFF), ((IWDG_INTCLR = (IWDG_INTCLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_INTCLR_IWDGINTCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: IWDG_UNLOCK  -------------------------------
// SVD Line: 5020

unsigned int IWDG_UNLOCK __AT (0x40002418);



// -----------------------------  Field Item: IWDG_UNLOCK_IWDGREN  --------------------------------
// SVD Line: 5028

//  <item> SFDITEM_FIELD__IWDG_UNLOCK_IWDGREN
//    <name> IWDGREN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002418) Set UNLOCK = 0x55AA6699 to unlock register </i>
//    <check> 
//      <loc> ( (unsigned int) IWDG_UNLOCK ) </loc>
//      <o.0..0> IWDGREN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: IWDG_UNLOCK  ----------------------------------
// SVD Line: 5020

//  <rtree> SFDITEM_REG__IWDG_UNLOCK
//    <name> UNLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002418) IWDG register Writer Protect </i>
//    <loc> ( (unsigned int)((IWDG_UNLOCK >> 0) & 0xFFFFFFFF), ((IWDG_UNLOCK = (IWDG_UNLOCK & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IWDG_UNLOCK_IWDGREN </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: IWDG  -------------------------------------
// SVD Line: 4890

//  <view> IWDG
//    <name> IWDG </name>
//    <item> SFDITEM_REG__IWDG_CMDCR </item>
//    <item> SFDITEM_REG__IWDG_CFGR </item>
//    <item> SFDITEM_REG__IWDG_RLOAD </item>
//    <item> SFDITEM_REG__IWDG_CNTVAL </item>
//    <item> SFDITEM_REG__IWDG_SR </item>
//    <item> SFDITEM_REG__IWDG_INTCLR </item>
//    <item> SFDITEM_REG__IWDG_UNLOCK </item>
//  </view>
//  


// -----------------------------  Register Item Address: BEEP_CSR  --------------------------------
// SVD Line: 5049

unsigned int BEEP_CSR __AT (0x40004800);



// ------------------------------  Field Item: BEEP_CSR_BEEPDIV  ----------------------------------
// SVD Line: 5057

//  <item> SFDITEM_FIELD__BEEP_CSR_BEEPDIV
//    <name> BEEPDIV </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004800) BEEP division </i>
//    <edit> 
//      <loc> ( (unsigned short)((BEEP_CSR >> 0) & 0xFFF), ((BEEP_CSR = (BEEP_CSR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: BEEP_CSR_BEEPSEL  ----------------------------------
// SVD Line: 5064

//  <item> SFDITEM_FIELD__BEEP_CSR_BEEPSEL
//    <name> BEEPSEL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40004800) \nBEEP clock select\n0 : div8 = divide 8\n1 : div4 = divide 4\n2 : div2 = divide 2\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) BEEP_CSR ) </loc>
//      <o.17..16> BEEPSEL
//        <0=> 0: div8 = divide 8
//        <1=> 1: div4 = divide 4
//        <2=> 2: div2 = divide 2
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: BEEP_CSR_BEEPEN  ----------------------------------
// SVD Line: 5088

//  <item> SFDITEM_FIELD__BEEP_CSR_BEEPEN
//    <name> BEEPEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40004800) BEEP Enable </i>
//    <check> 
//      <loc> ( (unsigned int) BEEP_CSR ) </loc>
//      <o.18..18> BEEPEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: BEEP_CSR_CLKSEL  ----------------------------------
// SVD Line: 5095

//  <item> SFDITEM_FIELD__BEEP_CSR_CLKSEL
//    <name> CLKSEL </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40004800) \nClock select\n0 : STOP = clock stop\n1 : SIRC = clock use SIRC\n2 : HXT = clock use HXT\n3 : PCLK = clock use PCLK </i>
//    <combo> 
//      <loc> ( (unsigned int) BEEP_CSR ) </loc>
//      <o.21..20> CLKSEL
//        <0=> 0: STOP = clock stop
//        <1=> 1: SIRC = clock use SIRC
//        <2=> 2: HXT = clock use HXT
//        <3=> 3: PCLK = clock use PCLK
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: BEEP_CSR  ------------------------------------
// SVD Line: 5049

//  <rtree> SFDITEM_REG__BEEP_CSR
//    <name> CSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004800) BEEP Control Status Register </i>
//    <loc> ( (unsigned int)((BEEP_CSR >> 0) & 0xFFFFFFFF), ((BEEP_CSR = (BEEP_CSR & ~(0x370FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x370FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BEEP_CSR_BEEPDIV </item>
//    <item> SFDITEM_FIELD__BEEP_CSR_BEEPSEL </item>
//    <item> SFDITEM_FIELD__BEEP_CSR_BEEPEN </item>
//    <item> SFDITEM_FIELD__BEEP_CSR_CLKSEL </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: BEEP  -------------------------------------
// SVD Line: 5039

//  <view> BEEP
//    <name> BEEP </name>
//    <item> SFDITEM_REG__BEEP_CSR </item>
//  </view>
//  


// ------------------------------  Register Item Address: AWK_CR  ---------------------------------
// SVD Line: 5142

unsigned int AWK_CR __AT (0x40002800);



// --------------------------------  Field Item: AWK_CR_DIVSEL  -----------------------------------
// SVD Line: 5150

//  <item> SFDITEM_FIELD__AWK_CR_DIVSEL
//    <name> DIVSEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002800) \nDivision select\n0 : DIV2 = divide by 2\n1 : DIV4 = divide by 4\n2 : DIV8 = divide by 8\n3 : DIV16 = divide by 16\n4 : DIV32 = divide by 32\n5 : DIV64 = divide by 64\n6 : DIV128 = divide by 128\n7 : DIV256 = divide by 256\n8 : DIV512 = divide by 512\n9 : DIV1024 = divide by 1024\n10 : DIV2048 = divide by 2048\n11 : DIV4096 = divide by 4096\n12 : DIV8192 = divide by 8192\n13 : DIV16384 = divide by 16384\n14 : DIV32768 = divide by 32768\n15 : DIV65536 = divide by 65536 </i>
//    <combo> 
//      <loc> ( (unsigned int) AWK_CR ) </loc>
//      <o.3..0> DIVSEL
//        <0=> 0: DIV2 = divide by 2
//        <1=> 1: DIV4 = divide by 4
//        <2=> 2: DIV8 = divide by 8
//        <3=> 3: DIV16 = divide by 16
//        <4=> 4: DIV32 = divide by 32
//        <5=> 5: DIV64 = divide by 64
//        <6=> 6: DIV128 = divide by 128
//        <7=> 7: DIV256 = divide by 256
//        <8=> 8: DIV512 = divide by 512
//        <9=> 9: DIV1024 = divide by 1024
//        <10=> 10: DIV2048 = divide by 2048
//        <11=> 11: DIV4096 = divide by 4096
//        <12=> 12: DIV8192 = divide by 8192
//        <13=> 13: DIV16384 = divide by 16384
//        <14=> 14: DIV32768 = divide by 32768
//        <15=> 15: DIV65536 = divide by 65536
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: AWK_CR_AWKEN  ------------------------------------
// SVD Line: 5239

//  <item> SFDITEM_FIELD__AWK_CR_AWKEN
//    <name> AWKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002800) AWK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) AWK_CR ) </loc>
//      <o.4..4> AWKEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: AWK_CR_TCLKSEL  -----------------------------------
// SVD Line: 5246

//  <item> SFDITEM_FIELD__AWK_CR_TCLKSEL
//    <name> TCLKSEL </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40002800) \nClock select\n0 : STOP = stop\n1 : SIRC = SIRC clock\n2 : HXT = External high speed clock\n3 : LXT = External low speed clock </i>
//    <combo> 
//      <loc> ( (unsigned int) AWK_CR ) </loc>
//      <o.6..5> TCLKSEL
//        <0=> 0: STOP = stop
//        <1=> 1: SIRC = SIRC clock
//        <2=> 2: HXT = External high speed clock
//        <3=> 3: LXT = External low speed clock
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: AWK_CR_HXTPRSC  -----------------------------------
// SVD Line: 5275

//  <item> SFDITEM_FIELD__AWK_CR_HXTPRSC
//    <name> HXTPRSC </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40002800) HXT prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((AWK_CR >> 8) & 0xFF), ((AWK_CR = (AWK_CR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: AWK_CR  -------------------------------------
// SVD Line: 5142

//  <rtree> SFDITEM_REG__AWK_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002800) Auto Wake Timer Control Register </i>
//    <loc> ( (unsigned int)((AWK_CR >> 0) & 0xFFFFFFFF), ((AWK_CR = (AWK_CR & ~(0xFF7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AWK_CR_DIVSEL </item>
//    <item> SFDITEM_FIELD__AWK_CR_AWKEN </item>
//    <item> SFDITEM_FIELD__AWK_CR_TCLKSEL </item>
//    <item> SFDITEM_FIELD__AWK_CR_HXTPRSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: AWK_RLOAD  --------------------------------
// SVD Line: 5284

unsigned int AWK_RLOAD __AT (0x40002804);



// ------------------------------  Field Item: AWK_RLOAD_RLDVAL  ----------------------------------
// SVD Line: 5292

//  <item> SFDITEM_FIELD__AWK_RLOAD_RLDVAL
//    <name> RLDVAL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40002804) Reload value </i>
//    <edit> 
//      <loc> ( (unsigned char)((AWK_RLOAD >> 0) & 0xFF), ((AWK_RLOAD = (AWK_RLOAD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: AWK_RLOAD  -----------------------------------
// SVD Line: 5284

//  <rtree> SFDITEM_REG__AWK_RLOAD
//    <name> RLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002804) Auto Wake Timer ReLoad Data Register </i>
//    <loc> ( (unsigned int)((AWK_RLOAD >> 0) & 0xFFFFFFFF), ((AWK_RLOAD = (AWK_RLOAD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AWK_RLOAD_RLDVAL </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: AWK_SR  ---------------------------------
// SVD Line: 5301

unsigned int AWK_SR __AT (0x40002808);



// ---------------------------------  Field Item: AWK_SR_AWUF  ------------------------------------
// SVD Line: 5309

//  <item> SFDITEM_FIELD__AWK_SR_AWUF
//    <name> AWUF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40002808) Auto wake-up flag </i>
//    <check> 
//      <loc> ( (unsigned int) AWK_SR ) </loc>
//      <o.0..0> AWUF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: AWK_SR  -------------------------------------
// SVD Line: 5301

//  <rtree> SFDITEM_REG__AWK_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002808) Auto Wake Timer Status Register </i>
//    <loc> ( (unsigned int)((AWK_SR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__AWK_SR_AWUF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: AWK_INTCLR  -------------------------------
// SVD Line: 5318

unsigned int AWK_INTCLR __AT (0x4000280C);



// ------------------------------  Field Item: AWK_INTCLR_INTCLR  ---------------------------------
// SVD Line: 5326

//  <item> SFDITEM_FIELD__AWK_INTCLR_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4000280C) interrupt flag clear </i>
//    <check> 
//      <loc> ( (unsigned int) AWK_INTCLR ) </loc>
//      <o.0..0> INTCLR
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: AWK_INTCLR  -----------------------------------
// SVD Line: 5318

//  <rtree> SFDITEM_REG__AWK_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000280C) Auto Wake Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((AWK_INTCLR >> 0) & 0xFFFFFFFF), ((AWK_INTCLR = (AWK_INTCLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AWK_INTCLR_INTCLR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: AWK  --------------------------------------
// SVD Line: 5128

//  <view> AWK
//    <name> AWK </name>
//    <item> SFDITEM_REG__AWK_CR </item>
//    <item> SFDITEM_REG__AWK_RLOAD </item>
//    <item> SFDITEM_REG__AWK_SR </item>
//    <item> SFDITEM_REG__AWK_INTCLR </item>
//  </view>
//  


// ---------------------------  Register Item Address: LPTIM_CNTVAL  ------------------------------
// SVD Line: 5351

unsigned int LPTIM_CNTVAL __AT (0x40004400);



// ----------------------------  Field Item: LPTIM_CNTVAL_LPT_CNT  --------------------------------
// SVD Line: 5359

//  <item> SFDITEM_FIELD__LPTIM_CNTVAL_LPT_CNT
//    <name> LPT_CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40004400) LPT_CNT </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM_CNTVAL >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: LPTIM_CNTVAL  ----------------------------------
// SVD Line: 5351

//  <rtree> SFDITEM_REG__LPTIM_CNTVAL
//    <name> CNTVAL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004400) Low Power Count Read_Only Register </i>
//    <loc> ( (unsigned int)((LPTIM_CNTVAL >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPTIM_CNTVAL_LPT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: LPTIM_CR  --------------------------------
// SVD Line: 5368

unsigned int LPTIM_CR __AT (0x40004404);



// ------------------------------  Field Item: LPTIM_CR_TIM_RUN  ----------------------------------
// SVD Line: 5376

//  <item> SFDITEM_FIELD__LPTIM_CR_TIM_RUN
//    <name> TIM_RUN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004404) TIM_RUN </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.0..0> TIM_RUN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: LPTIM_CR_MODE  -----------------------------------
// SVD Line: 5383

//  <item> SFDITEM_FIELD__LPTIM_CR_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004404) MODE </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.1..1> MODE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM_CR_CT_SEL  ----------------------------------
// SVD Line: 5390

//  <item> SFDITEM_FIELD__LPTIM_CR_CT_SEL
//    <name> CT_SEL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004404) CT_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.2..2> CT_SEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM_CR_TOG_EN  ----------------------------------
// SVD Line: 5397

//  <item> SFDITEM_FIELD__LPTIM_CR_TOG_EN
//    <name> TOG_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004404) TOG_EN </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.3..3> TOG_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM_CR_TCK_SEL  ----------------------------------
// SVD Line: 5404

//  <item> SFDITEM_FIELD__LPTIM_CR_TCK_SEL
//    <name> TCK_SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40004404) \nTCK_SEL\n0 : PCLK = use PCLK\n1 : Reserved - do not use\n2 : LXT = use LXT\n3 : SIRC = use SIRC </i>
//    <combo> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.5..4> TCK_SEL
//        <0=> 0: PCLK = use PCLK
//        <1=> 1: 
//        <2=> 2: LXT = use LXT
//        <3=> 3: SIRC = use SIRC
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: LPTIM_CR_GATE_EN  ----------------------------------
// SVD Line: 5428

//  <item> SFDITEM_FIELD__LPTIM_CR_GATE_EN
//    <name> GATE_EN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004404) GATE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.6..6> GATE_EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM_CR_GATE_P  ----------------------------------
// SVD Line: 5435

//  <item> SFDITEM_FIELD__LPTIM_CR_GATE_P
//    <name> GATE_P </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004404) GATE_P </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.7..7> GATE_P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM_CR_INT_EN  ----------------------------------
// SVD Line: 5442

//  <item> SFDITEM_FIELD__LPTIM_CR_INT_EN
//    <name> INT_EN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004404) INT_EN </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.8..8> INT_EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPTIM_CR_TCK_EN  ----------------------------------
// SVD Line: 5449

//  <item> SFDITEM_FIELD__LPTIM_CR_TCK_EN
//    <name> TCK_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004404) TCK_EN </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.9..9> TCK_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPTIM_CR_WT_FLAG  ----------------------------------
// SVD Line: 5456

//  <item> SFDITEM_FIELD__LPTIM_CR_WT_FLAG
//    <name> WT_FLAG </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40004404) WT_FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_CR ) </loc>
//      <o.16..16> WT_FLAG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: LPTIM_CR  ------------------------------------
// SVD Line: 5368

//  <rtree> SFDITEM_REG__LPTIM_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004404) LPTIM Control Register </i>
//    <loc> ( (unsigned int)((LPTIM_CR >> 0) & 0xFFFFFFFF), ((LPTIM_CR = (LPTIM_CR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM_CR_TIM_RUN </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_MODE </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_CT_SEL </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_TOG_EN </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_TCK_SEL </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_GATE_EN </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_GATE_P </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_INT_EN </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_TCK_EN </item>
//    <item> SFDITEM_FIELD__LPTIM_CR_WT_FLAG </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPTIM_LOAD  -------------------------------
// SVD Line: 5465

unsigned int LPTIM_LOAD __AT (0x40004408);



// -------------------------------  Field Item: LPTIM_LOAD_LOAD  ----------------------------------
// SVD Line: 5473

//  <item> SFDITEM_FIELD__LPTIM_LOAD_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004408) LOAD </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM_LOAD >> 0) & 0xFFFF), ((LPTIM_LOAD = (LPTIM_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM_LOAD  -----------------------------------
// SVD Line: 5465

//  <rtree> SFDITEM_REG__LPTIM_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004408) LPTIM Reload Register </i>
//    <loc> ( (unsigned int)((LPTIM_LOAD >> 0) & 0xFFFFFFFF), ((LPTIM_LOAD = (LPTIM_LOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM_LOAD_LOAD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM_INTSR  -------------------------------
// SVD Line: 5482

unsigned int LPTIM_INTSR __AT (0x4000440C);



// ------------------------------  Field Item: LPTIM_INTSR_INTF  ----------------------------------
// SVD Line: 5490

//  <item> SFDITEM_FIELD__LPTIM_INTSR_INTF
//    <name> INTF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000440C) interrupt flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_INTSR ) </loc>
//      <o.0..0> INTF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPTIM_INTSR  ----------------------------------
// SVD Line: 5482

//  <rtree> SFDITEM_REG__LPTIM_INTSR
//    <name> INTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000440C) LPTIM Interrupt Status </i>
//    <loc> ( (unsigned int)((LPTIM_INTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPTIM_INTSR_INTF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM_INTCLR  ------------------------------
// SVD Line: 5499

unsigned int LPTIM_INTCLR __AT (0x40004410);



// ------------------------------  Field Item: LPTIM_INTCLR_ICLR  ---------------------------------
// SVD Line: 5507

//  <item> SFDITEM_FIELD__LPTIM_INTCLR_ICLR
//    <name> ICLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40004410) ICLR </i>
//    <check> 
//      <loc> ( (unsigned int) LPTIM_INTCLR ) </loc>
//      <o.0..0> ICLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: LPTIM_INTCLR  ----------------------------------
// SVD Line: 5499

//  <rtree> SFDITEM_REG__LPTIM_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004410) LPTIM Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((LPTIM_INTCLR >> 0) & 0xFFFFFFFF), ((LPTIM_INTCLR = (LPTIM_INTCLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM_INTCLR_ICLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPTIM_BGLOAD  ------------------------------
// SVD Line: 5516

unsigned int LPTIM_BGLOAD __AT (0x40004414);



// -----------------------------  Field Item: LPTIM_BGLOAD_BGLOAD  --------------------------------
// SVD Line: 5524

//  <item> SFDITEM_FIELD__LPTIM_BGLOAD_BGLOAD
//    <name> BGLOAD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004414) BGLOAD </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPTIM_BGLOAD >> 0) & 0xFFFF), ((LPTIM_BGLOAD = (LPTIM_BGLOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: LPTIM_BGLOAD  ----------------------------------
// SVD Line: 5516

//  <rtree> SFDITEM_REG__LPTIM_BGLOAD
//    <name> BGLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004414) LPTIM Circle reload Register </i>
//    <loc> ( (unsigned int)((LPTIM_BGLOAD >> 0) & 0xFFFFFFFF), ((LPTIM_BGLOAD = (LPTIM_BGLOAD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPTIM_BGLOAD_BGLOAD </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: LPTIM  -------------------------------------
// SVD Line: 5337

//  <view> LPTIM
//    <name> LPTIM </name>
//    <item> SFDITEM_REG__LPTIM_CNTVAL </item>
//    <item> SFDITEM_REG__LPTIM_CR </item>
//    <item> SFDITEM_REG__LPTIM_LOAD </item>
//    <item> SFDITEM_REG__LPTIM_INTSR </item>
//    <item> SFDITEM_REG__LPTIM_INTCLR </item>
//    <item> SFDITEM_REG__LPTIM_BGLOAD </item>
//  </view>
//  


// ----------------------------  Register Item Address: BASETIM_CR  -------------------------------
// SVD Line: 5550

unsigned int BASETIM_CR __AT (0x40001800);



// -----------------------------  Field Item: BASETIM_CR_TMR_PRSC  --------------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__BASETIM_CR_TMR_PRSC
//    <name> TMR_PRSC </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001800) \nTMR_PRSC\n0 : DIV1 = division by 1\n1 : DIV2 = division by 2\n2 : DIV4 = division by 4\n3 : DIV8 = division by 8\n4 : DIV16 = division by 16\n5 : DIV32 = division by 32\n6 : DIV64 = division by 64\n7 : DIV128 = division by 128 </i>
//    <combo> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.2..0> TMR_PRSC
//        <0=> 0: DIV1 = division by 1
//        <1=> 1: DIV2 = division by 2
//        <2=> 2: DIV4 = division by 4
//        <3=> 3: DIV8 = division by 8
//        <4=> 4: DIV16 = division by 16
//        <5=> 5: DIV32 = division by 32
//        <6=> 6: DIV64 = division by 64
//        <7=> 7: DIV128 = division by 128
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: BASETIM_CR_ONESHOT  ---------------------------------
// SVD Line: 5607

//  <item> SFDITEM_FIELD__BASETIM_CR_ONESHOT
//    <name> ONESHOT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001800) ONESHOT </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.3..3> ONESHOT
//    </check>
//  </item>
//  


// -----------------------------  Field Item: BASETIM_CR_TMR_SIZE  --------------------------------
// SVD Line: 5614

//  <item> SFDITEM_FIELD__BASETIM_CR_TMR_SIZE
//    <name> TMR_SIZE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001800) TMR_SIZE </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.4..4> TMR_SIZE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: BASETIM_CR_INTEN  ----------------------------------
// SVD Line: 5621

//  <item> SFDITEM_FIELD__BASETIM_CR_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001800) INTEN </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.5..5> INTEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: BASETIM_CR_MODE  ----------------------------------
// SVD Line: 5628

//  <item> SFDITEM_FIELD__BASETIM_CR_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001800) MODE </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.6..6> MODE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: BASETIM_CR_TR  -----------------------------------
// SVD Line: 5635

//  <item> SFDITEM_FIELD__BASETIM_CR_TR
//    <name> TR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001800) TR </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.7..7> TR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: BASETIM_CR_CT_SEL  ---------------------------------
// SVD Line: 5642

//  <item> SFDITEM_FIELD__BASETIM_CR_CT_SEL
//    <name> CT_SEL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001800) CT_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.8..8> CT_SEL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: BASETIM_CR_TOG_EN  ---------------------------------
// SVD Line: 5649

//  <item> SFDITEM_FIELD__BASETIM_CR_TOG_EN
//    <name> TOG_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001800) TOG_EN </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.9..9> TOG_EN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: BASETIM_CR_GATE_EN  ---------------------------------
// SVD Line: 5656

//  <item> SFDITEM_FIELD__BASETIM_CR_GATE_EN
//    <name> GATE_EN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001800) GATE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.10..10> GATE_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: BASETIM_CR_GATE_P  ---------------------------------
// SVD Line: 5663

//  <item> SFDITEM_FIELD__BASETIM_CR_GATE_P
//    <name> GATE_P </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001800) GATE_P </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_CR ) </loc>
//      <o.11..11> GATE_P
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: BASETIM_CR  -----------------------------------
// SVD Line: 5550

//  <rtree> SFDITEM_REG__BASETIM_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001800) TIM10 Control Register </i>
//    <loc> ( (unsigned int)((BASETIM_CR >> 0) & 0xFFFFFFFF), ((BASETIM_CR = (BASETIM_CR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BASETIM_CR_TMR_PRSC </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_ONESHOT </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_TMR_SIZE </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_INTEN </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_MODE </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_TR </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_CT_SEL </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_TOG_EN </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_GATE_EN </item>
//    <item> SFDITEM_FIELD__BASETIM_CR_GATE_P </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: BASETIM_LOAD  ------------------------------
// SVD Line: 5672

unsigned int BASETIM_LOAD __AT (0x40001804);



// ------------------------------  Field Item: BASETIM_LOAD_LOAD  ---------------------------------
// SVD Line: 5680

//  <item> SFDITEM_FIELD__BASETIM_LOAD_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001804) LOAD </i>
//    <edit> 
//      <loc> ( (unsigned int)((BASETIM_LOAD >> 0) & 0xFFFFFFFF), ((BASETIM_LOAD = (BASETIM_LOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: BASETIM_LOAD  ----------------------------------
// SVD Line: 5672

//  <rtree> SFDITEM_REG__BASETIM_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001804) 32bits Auto Load Register </i>
//    <loc> ( (unsigned int)((BASETIM_LOAD >> 0) & 0xFFFFFFFF), ((BASETIM_LOAD = (BASETIM_LOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BASETIM_LOAD_LOAD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: BASETIM_CNT  -------------------------------
// SVD Line: 5689

unsigned int BASETIM_CNT __AT (0x40001808);



// -------------------------------  Field Item: BASETIM_CNT_CNT  ----------------------------------
// SVD Line: 5697

//  <item> SFDITEM_FIELD__BASETIM_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40001808) CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((BASETIM_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: BASETIM_CNT  ----------------------------------
// SVD Line: 5689

//  <rtree> SFDITEM_REG__BASETIM_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001808) Read Count RegisterOnly Read </i>
//    <loc> ( (unsigned int)((BASETIM_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__BASETIM_CNT_CNT </item>
//  </rtree>
//  


// -------------------------  Register Item Address: BASETIM_RAWINTSR  ----------------------------
// SVD Line: 5706

unsigned int BASETIM_RAWINTSR __AT (0x4000180C);



// ----------------------------  Field Item: BASETIM_RAWINTSR_RIS  --------------------------------
// SVD Line: 5714

//  <item> SFDITEM_FIELD__BASETIM_RAWINTSR_RIS
//    <name> RIS </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000180C) RIS </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_RAWINTSR ) </loc>
//      <o.0..0> RIS
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: BASETIM_RAWINTSR  --------------------------------
// SVD Line: 5706

//  <rtree> SFDITEM_REG__BASETIM_RAWINTSR
//    <name> RAWINTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000180C) RAWINTSR </i>
//    <loc> ( (unsigned int)((BASETIM_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__BASETIM_RAWINTSR_RIS </item>
//  </rtree>
//  


// -------------------------  Register Item Address: BASETIM_MSKINTSR  ----------------------------
// SVD Line: 5723

unsigned int BASETIM_MSKINTSR __AT (0x40001810);



// -----------------------------  Field Item: BASETIM_MSKINTSR_TF  --------------------------------
// SVD Line: 5731

//  <item> SFDITEM_FIELD__BASETIM_MSKINTSR_TF
//    <name> TF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001810) TF </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_MSKINTSR ) </loc>
//      <o.0..0> TF
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: BASETIM_MSKINTSR  --------------------------------
// SVD Line: 5723

//  <rtree> SFDITEM_REG__BASETIM_MSKINTSR
//    <name> MSKINTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001810) Read Interrupt Register </i>
//    <loc> ( (unsigned int)((BASETIM_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__BASETIM_MSKINTSR_TF </item>
//  </rtree>
//  


// --------------------------  Register Item Address: BASETIM_INTCLR  -----------------------------
// SVD Line: 5740

unsigned int BASETIM_INTCLR __AT (0x40001814);



// ----------------------------  Field Item: BASETIM_INTCLR_INTCLR  -------------------------------
// SVD Line: 5748

//  <item> SFDITEM_FIELD__BASETIM_INTCLR_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001814) INTCLR </i>
//    <check> 
//      <loc> ( (unsigned int) BASETIM_INTCLR ) </loc>
//      <o.0..0> INTCLR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: BASETIM_INTCLR  ---------------------------------
// SVD Line: 5740

//  <rtree> SFDITEM_REG__BASETIM_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001814) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((BASETIM_INTCLR >> 0) & 0xFFFFFFFF), ((BASETIM_INTCLR = (BASETIM_INTCLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BASETIM_INTCLR_INTCLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: BASETIM_BGLOAD  -----------------------------
// SVD Line: 5757

unsigned int BASETIM_BGLOAD __AT (0x40001818);



// ----------------------------  Field Item: BASETIM_BGLOAD_BGLOAD  -------------------------------
// SVD Line: 5765

//  <item> SFDITEM_FIELD__BASETIM_BGLOAD_BGLOAD
//    <name> BGLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001818) BGLOAD </i>
//    <edit> 
//      <loc> ( (unsigned int)((BASETIM_BGLOAD >> 0) & 0xFFFFFFFF), ((BASETIM_BGLOAD = (BASETIM_BGLOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: BASETIM_BGLOAD  ---------------------------------
// SVD Line: 5757

//  <rtree> SFDITEM_REG__BASETIM_BGLOAD
//    <name> BGLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001818) 32Bits Circles Reload Register </i>
//    <loc> ( (unsigned int)((BASETIM_BGLOAD >> 0) & 0xFFFFFFFF), ((BASETIM_BGLOAD = (BASETIM_BGLOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__BASETIM_BGLOAD_BGLOAD </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: BASETIM  ------------------------------------
// SVD Line: 5535

//  <view> BASETIM
//    <name> BASETIM </name>
//    <item> SFDITEM_REG__BASETIM_CR </item>
//    <item> SFDITEM_REG__BASETIM_LOAD </item>
//    <item> SFDITEM_REG__BASETIM_CNT </item>
//    <item> SFDITEM_REG__BASETIM_RAWINTSR </item>
//    <item> SFDITEM_REG__BASETIM_MSKINTSR </item>
//    <item> SFDITEM_REG__BASETIM_INTCLR </item>
//    <item> SFDITEM_REG__BASETIM_BGLOAD </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM10_CR  --------------------------------
// SVD Line: 5550

unsigned int TIM10_CR __AT (0x40001800);



// ------------------------------  Field Item: TIM10_CR_TMR_PRSC  ---------------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__TIM10_CR_TMR_PRSC
//    <name> TMR_PRSC </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001800) \nTMR_PRSC\n0 : DIV1 = division by 1\n1 : DIV2 = division by 2\n2 : DIV4 = division by 4\n3 : DIV8 = division by 8\n4 : DIV16 = division by 16\n5 : DIV32 = division by 32\n6 : DIV64 = division by 64\n7 : DIV128 = division by 128 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.2..0> TMR_PRSC
//        <0=> 0: DIV1 = division by 1
//        <1=> 1: DIV2 = division by 2
//        <2=> 2: DIV4 = division by 4
//        <3=> 3: DIV8 = division by 8
//        <4=> 4: DIV16 = division by 16
//        <5=> 5: DIV32 = division by 32
//        <6=> 6: DIV64 = division by 64
//        <7=> 7: DIV128 = division by 128
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIM10_CR_ONESHOT  ----------------------------------
// SVD Line: 5607

//  <item> SFDITEM_FIELD__TIM10_CR_ONESHOT
//    <name> ONESHOT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001800) ONESHOT </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.3..3> ONESHOT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM10_CR_TMR_SIZE  ---------------------------------
// SVD Line: 5614

//  <item> SFDITEM_FIELD__TIM10_CR_TMR_SIZE
//    <name> TMR_SIZE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001800) TMR_SIZE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.4..4> TMR_SIZE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_CR_INTEN  -----------------------------------
// SVD Line: 5621

//  <item> SFDITEM_FIELD__TIM10_CR_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001800) INTEN </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.5..5> INTEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM10_CR_MODE  -----------------------------------
// SVD Line: 5628

//  <item> SFDITEM_FIELD__TIM10_CR_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001800) MODE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.6..6> MODE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM10_CR_TR  ------------------------------------
// SVD Line: 5635

//  <item> SFDITEM_FIELD__TIM10_CR_TR
//    <name> TR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001800) TR </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.7..7> TR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_CR_CT_SEL  ----------------------------------
// SVD Line: 5642

//  <item> SFDITEM_FIELD__TIM10_CR_CT_SEL
//    <name> CT_SEL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001800) CT_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.8..8> CT_SEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_CR_TOG_EN  ----------------------------------
// SVD Line: 5649

//  <item> SFDITEM_FIELD__TIM10_CR_TOG_EN
//    <name> TOG_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001800) TOG_EN </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.9..9> TOG_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM10_CR_GATE_EN  ----------------------------------
// SVD Line: 5656

//  <item> SFDITEM_FIELD__TIM10_CR_GATE_EN
//    <name> GATE_EN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001800) GATE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.10..10> GATE_EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM10_CR_GATE_P  ----------------------------------
// SVD Line: 5663

//  <item> SFDITEM_FIELD__TIM10_CR_GATE_P
//    <name> GATE_P </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001800) GATE_P </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_CR ) </loc>
//      <o.11..11> GATE_P
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM10_CR  ------------------------------------
// SVD Line: 5550

//  <rtree> SFDITEM_REG__TIM10_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001800) TIM10 Control Register </i>
//    <loc> ( (unsigned int)((TIM10_CR >> 0) & 0xFFFFFFFF), ((TIM10_CR = (TIM10_CR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_CR_TMR_PRSC </item>
//    <item> SFDITEM_FIELD__TIM10_CR_ONESHOT </item>
//    <item> SFDITEM_FIELD__TIM10_CR_TMR_SIZE </item>
//    <item> SFDITEM_FIELD__TIM10_CR_INTEN </item>
//    <item> SFDITEM_FIELD__TIM10_CR_MODE </item>
//    <item> SFDITEM_FIELD__TIM10_CR_TR </item>
//    <item> SFDITEM_FIELD__TIM10_CR_CT_SEL </item>
//    <item> SFDITEM_FIELD__TIM10_CR_TOG_EN </item>
//    <item> SFDITEM_FIELD__TIM10_CR_GATE_EN </item>
//    <item> SFDITEM_FIELD__TIM10_CR_GATE_P </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_LOAD  -------------------------------
// SVD Line: 5672

unsigned int TIM10_LOAD __AT (0x40001804);



// -------------------------------  Field Item: TIM10_LOAD_LOAD  ----------------------------------
// SVD Line: 5680

//  <item> SFDITEM_FIELD__TIM10_LOAD_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001804) LOAD </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIM10_LOAD >> 0) & 0xFFFFFFFF), ((TIM10_LOAD = (TIM10_LOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM10_LOAD  -----------------------------------
// SVD Line: 5672

//  <rtree> SFDITEM_REG__TIM10_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001804) 32bits Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM10_LOAD >> 0) & 0xFFFFFFFF), ((TIM10_LOAD = (TIM10_LOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_LOAD_LOAD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM10_CNT  --------------------------------
// SVD Line: 5689

unsigned int TIM10_CNT __AT (0x40001808);



// --------------------------------  Field Item: TIM10_CNT_CNT  -----------------------------------
// SVD Line: 5697

//  <item> SFDITEM_FIELD__TIM10_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40001808) CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIM10_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM10_CNT  -----------------------------------
// SVD Line: 5689

//  <rtree> SFDITEM_REG__TIM10_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001808) Read Count RegisterOnly Read </i>
//    <loc> ( (unsigned int)((TIM10_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIM10_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM10_RAWINTSR  -----------------------------
// SVD Line: 5706

unsigned int TIM10_RAWINTSR __AT (0x4000180C);



// -----------------------------  Field Item: TIM10_RAWINTSR_RIS  ---------------------------------
// SVD Line: 5714

//  <item> SFDITEM_FIELD__TIM10_RAWINTSR_RIS
//    <name> RIS </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000180C) RIS </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_RAWINTSR ) </loc>
//      <o.0..0> RIS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIM10_RAWINTSR  ---------------------------------
// SVD Line: 5706

//  <rtree> SFDITEM_REG__TIM10_RAWINTSR
//    <name> RAWINTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000180C) RAWINTSR </i>
//    <loc> ( (unsigned int)((TIM10_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIM10_RAWINTSR_RIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM10_MSKINTSR  -----------------------------
// SVD Line: 5723

unsigned int TIM10_MSKINTSR __AT (0x40001810);



// ------------------------------  Field Item: TIM10_MSKINTSR_TF  ---------------------------------
// SVD Line: 5731

//  <item> SFDITEM_FIELD__TIM10_MSKINTSR_TF
//    <name> TF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001810) TF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_MSKINTSR ) </loc>
//      <o.0..0> TF
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIM10_MSKINTSR  ---------------------------------
// SVD Line: 5723

//  <rtree> SFDITEM_REG__TIM10_MSKINTSR
//    <name> MSKINTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001810) Read Interrupt Register </i>
//    <loc> ( (unsigned int)((TIM10_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIM10_MSKINTSR_TF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIM10_INTCLR  ------------------------------
// SVD Line: 5740

unsigned int TIM10_INTCLR __AT (0x40001814);



// -----------------------------  Field Item: TIM10_INTCLR_INTCLR  --------------------------------
// SVD Line: 5748

//  <item> SFDITEM_FIELD__TIM10_INTCLR_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001814) INTCLR </i>
//    <check> 
//      <loc> ( (unsigned int) TIM10_INTCLR ) </loc>
//      <o.0..0> INTCLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIM10_INTCLR  ----------------------------------
// SVD Line: 5740

//  <rtree> SFDITEM_REG__TIM10_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001814) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((TIM10_INTCLR >> 0) & 0xFFFFFFFF), ((TIM10_INTCLR = (TIM10_INTCLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_INTCLR_INTCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIM10_BGLOAD  ------------------------------
// SVD Line: 5757

unsigned int TIM10_BGLOAD __AT (0x40001818);



// -----------------------------  Field Item: TIM10_BGLOAD_BGLOAD  --------------------------------
// SVD Line: 5765

//  <item> SFDITEM_FIELD__TIM10_BGLOAD_BGLOAD
//    <name> BGLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001818) BGLOAD </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIM10_BGLOAD >> 0) & 0xFFFFFFFF), ((TIM10_BGLOAD = (TIM10_BGLOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIM10_BGLOAD  ----------------------------------
// SVD Line: 5757

//  <rtree> SFDITEM_REG__TIM10_BGLOAD
//    <name> BGLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001818) 32Bits Circles Reload Register </i>
//    <loc> ( (unsigned int)((TIM10_BGLOAD >> 0) & 0xFFFFFFFF), ((TIM10_BGLOAD = (TIM10_BGLOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM10_BGLOAD_BGLOAD </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM10  -------------------------------------
// SVD Line: 5776

//  <view> TIM10
//    <name> TIM10 </name>
//    <item> SFDITEM_REG__TIM10_CR </item>
//    <item> SFDITEM_REG__TIM10_LOAD </item>
//    <item> SFDITEM_REG__TIM10_CNT </item>
//    <item> SFDITEM_REG__TIM10_RAWINTSR </item>
//    <item> SFDITEM_REG__TIM10_MSKINTSR </item>
//    <item> SFDITEM_REG__TIM10_INTCLR </item>
//    <item> SFDITEM_REG__TIM10_BGLOAD </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM11_CR  --------------------------------
// SVD Line: 5550

unsigned int TIM11_CR __AT (0x40001900);



// ------------------------------  Field Item: TIM11_CR_TMR_PRSC  ---------------------------------
// SVD Line: 5558

//  <item> SFDITEM_FIELD__TIM11_CR_TMR_PRSC
//    <name> TMR_PRSC </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001900) \nTMR_PRSC\n0 : DIV1 = division by 1\n1 : DIV2 = division by 2\n2 : DIV4 = division by 4\n3 : DIV8 = division by 8\n4 : DIV16 = division by 16\n5 : DIV32 = division by 32\n6 : DIV64 = division by 64\n7 : DIV128 = division by 128 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.2..0> TMR_PRSC
//        <0=> 0: DIV1 = division by 1
//        <1=> 1: DIV2 = division by 2
//        <2=> 2: DIV4 = division by 4
//        <3=> 3: DIV8 = division by 8
//        <4=> 4: DIV16 = division by 16
//        <5=> 5: DIV32 = division by 32
//        <6=> 6: DIV64 = division by 64
//        <7=> 7: DIV128 = division by 128
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIM11_CR_ONESHOT  ----------------------------------
// SVD Line: 5607

//  <item> SFDITEM_FIELD__TIM11_CR_ONESHOT
//    <name> ONESHOT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001900) ONESHOT </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.3..3> ONESHOT
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM11_CR_TMR_SIZE  ---------------------------------
// SVD Line: 5614

//  <item> SFDITEM_FIELD__TIM11_CR_TMR_SIZE
//    <name> TMR_SIZE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001900) TMR_SIZE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.4..4> TMR_SIZE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CR_INTEN  -----------------------------------
// SVD Line: 5621

//  <item> SFDITEM_FIELD__TIM11_CR_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001900) INTEN </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.5..5> INTEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM11_CR_MODE  -----------------------------------
// SVD Line: 5628

//  <item> SFDITEM_FIELD__TIM11_CR_MODE
//    <name> MODE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001900) MODE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.6..6> MODE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM11_CR_TR  ------------------------------------
// SVD Line: 5635

//  <item> SFDITEM_FIELD__TIM11_CR_TR
//    <name> TR </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001900) TR </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.7..7> TR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CR_CT_SEL  ----------------------------------
// SVD Line: 5642

//  <item> SFDITEM_FIELD__TIM11_CR_CT_SEL
//    <name> CT_SEL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001900) CT_SEL </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.8..8> CT_SEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CR_TOG_EN  ----------------------------------
// SVD Line: 5649

//  <item> SFDITEM_FIELD__TIM11_CR_TOG_EN
//    <name> TOG_EN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001900) TOG_EN </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.9..9> TOG_EN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM11_CR_GATE_EN  ----------------------------------
// SVD Line: 5656

//  <item> SFDITEM_FIELD__TIM11_CR_GATE_EN
//    <name> GATE_EN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001900) GATE_EN </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.10..10> GATE_EN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM11_CR_GATE_P  ----------------------------------
// SVD Line: 5663

//  <item> SFDITEM_FIELD__TIM11_CR_GATE_P
//    <name> GATE_P </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001900) GATE_P </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_CR ) </loc>
//      <o.11..11> GATE_P
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_CR  ------------------------------------
// SVD Line: 5550

//  <rtree> SFDITEM_REG__TIM11_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001900) TIM10 Control Register </i>
//    <loc> ( (unsigned int)((TIM11_CR >> 0) & 0xFFFFFFFF), ((TIM11_CR = (TIM11_CR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_CR_TMR_PRSC </item>
//    <item> SFDITEM_FIELD__TIM11_CR_ONESHOT </item>
//    <item> SFDITEM_FIELD__TIM11_CR_TMR_SIZE </item>
//    <item> SFDITEM_FIELD__TIM11_CR_INTEN </item>
//    <item> SFDITEM_FIELD__TIM11_CR_MODE </item>
//    <item> SFDITEM_FIELD__TIM11_CR_TR </item>
//    <item> SFDITEM_FIELD__TIM11_CR_CT_SEL </item>
//    <item> SFDITEM_FIELD__TIM11_CR_TOG_EN </item>
//    <item> SFDITEM_FIELD__TIM11_CR_GATE_EN </item>
//    <item> SFDITEM_FIELD__TIM11_CR_GATE_P </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_LOAD  -------------------------------
// SVD Line: 5672

unsigned int TIM11_LOAD __AT (0x40001904);



// -------------------------------  Field Item: TIM11_LOAD_LOAD  ----------------------------------
// SVD Line: 5680

//  <item> SFDITEM_FIELD__TIM11_LOAD_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001904) LOAD </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIM11_LOAD >> 0) & 0xFFFFFFFF), ((TIM11_LOAD = (TIM11_LOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM11_LOAD  -----------------------------------
// SVD Line: 5672

//  <rtree> SFDITEM_REG__TIM11_LOAD
//    <name> LOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001904) 32bits Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM11_LOAD >> 0) & 0xFFFFFFFF), ((TIM11_LOAD = (TIM11_LOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_LOAD_LOAD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM11_CNT  --------------------------------
// SVD Line: 5689

unsigned int TIM11_CNT __AT (0x40001908);



// --------------------------------  Field Item: TIM11_CNT_CNT  -----------------------------------
// SVD Line: 5697

//  <item> SFDITEM_FIELD__TIM11_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40001908) CNT </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIM11_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM11_CNT  -----------------------------------
// SVD Line: 5689

//  <rtree> SFDITEM_REG__TIM11_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001908) Read Count RegisterOnly Read </i>
//    <loc> ( (unsigned int)((TIM11_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIM11_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM11_RAWINTSR  -----------------------------
// SVD Line: 5706

unsigned int TIM11_RAWINTSR __AT (0x4000190C);



// -----------------------------  Field Item: TIM11_RAWINTSR_RIS  ---------------------------------
// SVD Line: 5714

//  <item> SFDITEM_FIELD__TIM11_RAWINTSR_RIS
//    <name> RIS </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000190C) RIS </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_RAWINTSR ) </loc>
//      <o.0..0> RIS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIM11_RAWINTSR  ---------------------------------
// SVD Line: 5706

//  <rtree> SFDITEM_REG__TIM11_RAWINTSR
//    <name> RAWINTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000190C) RAWINTSR </i>
//    <loc> ( (unsigned int)((TIM11_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIM11_RAWINTSR_RIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM11_MSKINTSR  -----------------------------
// SVD Line: 5723

unsigned int TIM11_MSKINTSR __AT (0x40001910);



// ------------------------------  Field Item: TIM11_MSKINTSR_TF  ---------------------------------
// SVD Line: 5731

//  <item> SFDITEM_FIELD__TIM11_MSKINTSR_TF
//    <name> TF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001910) TF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_MSKINTSR ) </loc>
//      <o.0..0> TF
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIM11_MSKINTSR  ---------------------------------
// SVD Line: 5723

//  <rtree> SFDITEM_REG__TIM11_MSKINTSR
//    <name> MSKINTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001910) Read Interrupt Register </i>
//    <loc> ( (unsigned int)((TIM11_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIM11_MSKINTSR_TF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIM11_INTCLR  ------------------------------
// SVD Line: 5740

unsigned int TIM11_INTCLR __AT (0x40001914);



// -----------------------------  Field Item: TIM11_INTCLR_INTCLR  --------------------------------
// SVD Line: 5748

//  <item> SFDITEM_FIELD__TIM11_INTCLR_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001914) INTCLR </i>
//    <check> 
//      <loc> ( (unsigned int) TIM11_INTCLR ) </loc>
//      <o.0..0> INTCLR
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIM11_INTCLR  ----------------------------------
// SVD Line: 5740

//  <rtree> SFDITEM_REG__TIM11_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001914) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((TIM11_INTCLR >> 0) & 0xFFFFFFFF), ((TIM11_INTCLR = (TIM11_INTCLR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_INTCLR_INTCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIM11_BGLOAD  ------------------------------
// SVD Line: 5757

unsigned int TIM11_BGLOAD __AT (0x40001918);



// -----------------------------  Field Item: TIM11_BGLOAD_BGLOAD  --------------------------------
// SVD Line: 5765

//  <item> SFDITEM_FIELD__TIM11_BGLOAD_BGLOAD
//    <name> BGLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001918) BGLOAD </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIM11_BGLOAD >> 0) & 0xFFFFFFFF), ((TIM11_BGLOAD = (TIM11_BGLOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIM11_BGLOAD  ----------------------------------
// SVD Line: 5757

//  <rtree> SFDITEM_REG__TIM11_BGLOAD
//    <name> BGLOAD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001918) 32Bits Circles Reload Register </i>
//    <loc> ( (unsigned int)((TIM11_BGLOAD >> 0) & 0xFFFFFFFF), ((TIM11_BGLOAD = (TIM11_BGLOAD & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM11_BGLOAD_BGLOAD </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM11  -------------------------------------
// SVD Line: 5785

//  <view> TIM11
//    <name> TIM11 </name>
//    <item> SFDITEM_REG__TIM11_CR </item>
//    <item> SFDITEM_REG__TIM11_LOAD </item>
//    <item> SFDITEM_REG__TIM11_CNT </item>
//    <item> SFDITEM_REG__TIM11_RAWINTSR </item>
//    <item> SFDITEM_REG__TIM11_MSKINTSR </item>
//    <item> SFDITEM_REG__TIM11_INTCLR </item>
//    <item> SFDITEM_REG__TIM11_BGLOAD </item>
//  </view>
//  


// ------------------------------  Register Item Address: PCA_CR  ---------------------------------
// SVD Line: 5808

unsigned int PCA_CR __AT (0x40001400);



// ---------------------------------  Field Item: PCA_CR_CCF0  ------------------------------------
// SVD Line: 5816

//  <item> SFDITEM_FIELD__PCA_CR_CCF0
//    <name> CCF0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40001400) CCF0 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CR ) </loc>
//      <o.0..0> CCF0
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PCA_CR_CCF1  ------------------------------------
// SVD Line: 5823

//  <item> SFDITEM_FIELD__PCA_CR_CCF1
//    <name> CCF1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40001400) CCF1 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CR ) </loc>
//      <o.1..1> CCF1
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PCA_CR_CCF2  ------------------------------------
// SVD Line: 5830

//  <item> SFDITEM_FIELD__PCA_CR_CCF2
//    <name> CCF2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40001400) CCF2 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CR ) </loc>
//      <o.2..2> CCF2
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PCA_CR_CCF3  ------------------------------------
// SVD Line: 5837

//  <item> SFDITEM_FIELD__PCA_CR_CCF3
//    <name> CCF3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40001400) CCF3 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CR ) </loc>
//      <o.3..3> CCF3
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PCA_CR_CCF4  ------------------------------------
// SVD Line: 5844

//  <item> SFDITEM_FIELD__PCA_CR_CCF4
//    <name> CCF4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40001400) CCF4 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CR ) </loc>
//      <o.4..4> CCF4
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: PCA_CR_CR  -------------------------------------
// SVD Line: 5851

//  <item> SFDITEM_FIELD__PCA_CR_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001400) CR </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CR ) </loc>
//      <o.6..6> CR
//    </check>
//  </item>
//  


// ----------------------------------  Field Item: PCA_CR_CF  -------------------------------------
// SVD Line: 5858

//  <item> SFDITEM_FIELD__PCA_CR_CF
//    <name> CF </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40001400) CF </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CR ) </loc>
//      <o.7..7> CF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PCA_CR  -------------------------------------
// SVD Line: 5808

//  <rtree> SFDITEM_REG__PCA_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001400) Control Register </i>
//    <loc> ( (unsigned int)((PCA_CR >> 0) & 0xFFFFFFFF), ((PCA_CR = (PCA_CR & ~(0x40UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x40) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CR_CCF0 </item>
//    <item> SFDITEM_FIELD__PCA_CR_CCF1 </item>
//    <item> SFDITEM_FIELD__PCA_CR_CCF2 </item>
//    <item> SFDITEM_FIELD__PCA_CR_CCF3 </item>
//    <item> SFDITEM_FIELD__PCA_CR_CCF4 </item>
//    <item> SFDITEM_FIELD__PCA_CR_CR </item>
//    <item> SFDITEM_FIELD__PCA_CR_CF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PCA_MOD  ---------------------------------
// SVD Line: 5867

unsigned int PCA_MOD __AT (0x40001404);



// --------------------------------  Field Item: PCA_MOD_CFIE  ------------------------------------
// SVD Line: 5875

//  <item> SFDITEM_FIELD__PCA_MOD_CFIE
//    <name> CFIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001404) CFIE </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_MOD ) </loc>
//      <o.0..0> CFIE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PCA_MOD_CPS  ------------------------------------
// SVD Line: 5882

//  <item> SFDITEM_FIELD__PCA_MOD_CPS
//    <name> CPS </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40001404) \nCPS\n0 : DIV32 = PCLK divide by 32\n1 : DIV16 = PCLK divide by 16\n2 : DIV8 = PCLK divide by 8\n3 : DIV4 = PCLK divide by 4\n4 : DIV2 = PCLK divide by 2\n5 : TIM10_OVERFLOW = Timer10 overflow\n6 : TIM11_OVERFLOW = Timer11 overflow\n7 : ECI = External clock </i>
//    <combo> 
//      <loc> ( (unsigned int) PCA_MOD ) </loc>
//      <o.3..1> CPS
//        <0=> 0: DIV32 = PCLK divide by 32
//        <1=> 1: DIV16 = PCLK divide by 16
//        <2=> 2: DIV8 = PCLK divide by 8
//        <3=> 3: DIV4 = PCLK divide by 4
//        <4=> 4: DIV2 = PCLK divide by 2
//        <5=> 5: TIM10_OVERFLOW = Timer10 overflow
//        <6=> 6: TIM11_OVERFLOW = Timer11 overflow
//        <7=> 7: ECI = External clock
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PCA_MOD_CIDL  ------------------------------------
// SVD Line: 5931

//  <item> SFDITEM_FIELD__PCA_MOD_CIDL
//    <name> CIDL </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001404) CIDL </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_MOD ) </loc>
//      <o.7..7> CIDL
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PCA_MOD  ------------------------------------
// SVD Line: 5867

//  <rtree> SFDITEM_REG__PCA_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001404) Mode Register </i>
//    <loc> ( (unsigned int)((PCA_MOD >> 0) & 0xFFFFFFFF), ((PCA_MOD = (PCA_MOD & ~(0x8FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_MOD_CFIE </item>
//    <item> SFDITEM_FIELD__PCA_MOD_CPS </item>
//    <item> SFDITEM_FIELD__PCA_MOD_CIDL </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PCA_CNT  ---------------------------------
// SVD Line: 5940

unsigned int PCA_CNT __AT (0x40001408);



// ---------------------------------  Field Item: PCA_CNT_CNT  ------------------------------------
// SVD Line: 5948

//  <item> SFDITEM_FIELD__PCA_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001408) PCA counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((PCA_CNT >> 0) & 0xFFFF), ((PCA_CNT = (PCA_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: PCA_CNT  ------------------------------------
// SVD Line: 5940

//  <rtree> SFDITEM_REG__PCA_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001408) PCA Count Register </i>
//    <loc> ( (unsigned int)((PCA_CNT >> 0) & 0xFFFFFFFF), ((PCA_CNT = (PCA_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_INTCLR  -------------------------------
// SVD Line: 5957

unsigned int PCA_INTCLR __AT (0x4000140C);



// -------------------------------  Field Item: PCA_INTCLR_CCF0  ----------------------------------
// SVD Line: 5965

//  <item> SFDITEM_FIELD__PCA_INTCLR_CCF0
//    <name> CCF0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x4000140C) CCF0 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_INTCLR ) </loc>
//      <o.0..0> CCF0
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_INTCLR_CCF1  ----------------------------------
// SVD Line: 5972

//  <item> SFDITEM_FIELD__PCA_INTCLR_CCF1
//    <name> CCF1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x4000140C) CCF1 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_INTCLR ) </loc>
//      <o.1..1> CCF1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_INTCLR_CCF2  ----------------------------------
// SVD Line: 5979

//  <item> SFDITEM_FIELD__PCA_INTCLR_CCF2
//    <name> CCF2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x4000140C) CCF2 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_INTCLR ) </loc>
//      <o.2..2> CCF2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_INTCLR_CCF3  ----------------------------------
// SVD Line: 5986

//  <item> SFDITEM_FIELD__PCA_INTCLR_CCF3
//    <name> CCF3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x4000140C) CCF3 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_INTCLR ) </loc>
//      <o.3..3> CCF3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_INTCLR_CCF4  ----------------------------------
// SVD Line: 5993

//  <item> SFDITEM_FIELD__PCA_INTCLR_CCF4
//    <name> CCF4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x4000140C) CCF4 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_INTCLR ) </loc>
//      <o.4..4> CCF4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PCA_INTCLR_CF  -----------------------------------
// SVD Line: 6000

//  <item> SFDITEM_FIELD__PCA_INTCLR_CF
//    <name> CF </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x4000140C) CF </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_INTCLR ) </loc>
//      <o.7..7> CF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PCA_INTCLR  -----------------------------------
// SVD Line: 5957

//  <rtree> SFDITEM_REG__PCA_INTCLR
//    <name> INTCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000140C) PCA Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((PCA_INTCLR >> 0) & 0xFFFFFFFF), ((PCA_INTCLR = (PCA_INTCLR & ~(0x9FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x9F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_INTCLR_CCF0 </item>
//    <item> SFDITEM_FIELD__PCA_INTCLR_CCF1 </item>
//    <item> SFDITEM_FIELD__PCA_INTCLR_CCF2 </item>
//    <item> SFDITEM_FIELD__PCA_INTCLR_CCF3 </item>
//    <item> SFDITEM_FIELD__PCA_INTCLR_CCF4 </item>
//    <item> SFDITEM_FIELD__PCA_INTCLR_CF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAPM0  -------------------------------
// SVD Line: 6009

unsigned int PCA_CCAPM0 __AT (0x40001410);



// -------------------------------  Field Item: PCA_CCAPM0_ECOM  ----------------------------------
// SVD Line: 6017

//  <item> SFDITEM_FIELD__PCA_CCAPM0_ECOM
//    <name> ECOM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001410) ECOM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM0 ) </loc>
//      <o.6..6> ECOM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM0_CAPP  ----------------------------------
// SVD Line: 6024

//  <item> SFDITEM_FIELD__PCA_CCAPM0_CAPP
//    <name> CAPP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001410) CAPP </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM0 ) </loc>
//      <o.5..5> CAPP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM0_CAPN  ----------------------------------
// SVD Line: 6031

//  <item> SFDITEM_FIELD__PCA_CCAPM0_CAPN
//    <name> CAPN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001410) CAPN </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM0 ) </loc>
//      <o.4..4> CAPN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM0_MAT  -----------------------------------
// SVD Line: 6038

//  <item> SFDITEM_FIELD__PCA_CCAPM0_MAT
//    <name> MAT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001410) MAT </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM0 ) </loc>
//      <o.3..3> MAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM0_TOG  -----------------------------------
// SVD Line: 6045

//  <item> SFDITEM_FIELD__PCA_CCAPM0_TOG
//    <name> TOG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001410) TOG </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM0 ) </loc>
//      <o.2..2> TOG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM0_PWM  -----------------------------------
// SVD Line: 6052

//  <item> SFDITEM_FIELD__PCA_CCAPM0_PWM
//    <name> PWM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001410) PWM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM0 ) </loc>
//      <o.1..1> PWM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM0_CCIE  ----------------------------------
// SVD Line: 6059

//  <item> SFDITEM_FIELD__PCA_CCAPM0_CCIE
//    <name> CCIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001410) CCIE </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM0 ) </loc>
//      <o.0..0> CCIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAPM0  -----------------------------------
// SVD Line: 6009

//  <rtree> SFDITEM_REG__PCA_CCAPM0
//    <name> CCAPM0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001410) PCA Captuer/Compare Model 0 Mode Register </i>
//    <loc> ( (unsigned int)((PCA_CCAPM0 >> 0) & 0xFFFFFFFF), ((PCA_CCAPM0 = (PCA_CCAPM0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAPM0_ECOM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM0_CAPP </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM0_CAPN </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM0_MAT </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM0_TOG </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM0_PWM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM0_CCIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAPM1  -------------------------------
// SVD Line: 6068

unsigned int PCA_CCAPM1 __AT (0x40001414);



// -------------------------------  Field Item: PCA_CCAPM1_ECOM  ----------------------------------
// SVD Line: 6076

//  <item> SFDITEM_FIELD__PCA_CCAPM1_ECOM
//    <name> ECOM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001414) ECOM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM1 ) </loc>
//      <o.6..6> ECOM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM1_CAPP  ----------------------------------
// SVD Line: 6083

//  <item> SFDITEM_FIELD__PCA_CCAPM1_CAPP
//    <name> CAPP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001414) CAPP </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM1 ) </loc>
//      <o.5..5> CAPP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM1_CAPN  ----------------------------------
// SVD Line: 6090

//  <item> SFDITEM_FIELD__PCA_CCAPM1_CAPN
//    <name> CAPN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001414) CAPN </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM1 ) </loc>
//      <o.4..4> CAPN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM1_MAT  -----------------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__PCA_CCAPM1_MAT
//    <name> MAT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001414) MAT </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM1 ) </loc>
//      <o.3..3> MAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM1_TOG  -----------------------------------
// SVD Line: 6104

//  <item> SFDITEM_FIELD__PCA_CCAPM1_TOG
//    <name> TOG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001414) TOG </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM1 ) </loc>
//      <o.2..2> TOG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM1_PWM  -----------------------------------
// SVD Line: 6111

//  <item> SFDITEM_FIELD__PCA_CCAPM1_PWM
//    <name> PWM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001414) PWM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM1 ) </loc>
//      <o.1..1> PWM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM1_CCIE  ----------------------------------
// SVD Line: 6118

//  <item> SFDITEM_FIELD__PCA_CCAPM1_CCIE
//    <name> CCIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001414) CCIE </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM1 ) </loc>
//      <o.0..0> CCIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAPM1  -----------------------------------
// SVD Line: 6068

//  <rtree> SFDITEM_REG__PCA_CCAPM1
//    <name> CCAPM1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001414) PCA Captuer/Compare Model 1 Mode Register </i>
//    <loc> ( (unsigned int)((PCA_CCAPM1 >> 0) & 0xFFFFFFFF), ((PCA_CCAPM1 = (PCA_CCAPM1 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAPM1_ECOM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM1_CAPP </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM1_CAPN </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM1_MAT </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM1_TOG </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM1_PWM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM1_CCIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAPM2  -------------------------------
// SVD Line: 6127

unsigned int PCA_CCAPM2 __AT (0x40001418);



// -------------------------------  Field Item: PCA_CCAPM2_ECOM  ----------------------------------
// SVD Line: 6135

//  <item> SFDITEM_FIELD__PCA_CCAPM2_ECOM
//    <name> ECOM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001418) ECOM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM2 ) </loc>
//      <o.6..6> ECOM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM2_CAPP  ----------------------------------
// SVD Line: 6142

//  <item> SFDITEM_FIELD__PCA_CCAPM2_CAPP
//    <name> CAPP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001418) CAPP </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM2 ) </loc>
//      <o.5..5> CAPP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM2_CAPN  ----------------------------------
// SVD Line: 6149

//  <item> SFDITEM_FIELD__PCA_CCAPM2_CAPN
//    <name> CAPN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001418) CAPN </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM2 ) </loc>
//      <o.4..4> CAPN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM2_MAT  -----------------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__PCA_CCAPM2_MAT
//    <name> MAT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001418) MAT </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM2 ) </loc>
//      <o.3..3> MAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM2_TOG  -----------------------------------
// SVD Line: 6163

//  <item> SFDITEM_FIELD__PCA_CCAPM2_TOG
//    <name> TOG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001418) TOG </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM2 ) </loc>
//      <o.2..2> TOG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM2_PWM  -----------------------------------
// SVD Line: 6170

//  <item> SFDITEM_FIELD__PCA_CCAPM2_PWM
//    <name> PWM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001418) PWM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM2 ) </loc>
//      <o.1..1> PWM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM2_CCIE  ----------------------------------
// SVD Line: 6177

//  <item> SFDITEM_FIELD__PCA_CCAPM2_CCIE
//    <name> CCIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001418) CCIE </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM2 ) </loc>
//      <o.0..0> CCIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAPM2  -----------------------------------
// SVD Line: 6127

//  <rtree> SFDITEM_REG__PCA_CCAPM2
//    <name> CCAPM2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001418) PCA Captuer/Compare Model 2 Mode Register </i>
//    <loc> ( (unsigned int)((PCA_CCAPM2 >> 0) & 0xFFFFFFFF), ((PCA_CCAPM2 = (PCA_CCAPM2 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAPM2_ECOM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM2_CAPP </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM2_CAPN </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM2_MAT </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM2_TOG </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM2_PWM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM2_CCIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAPM3  -------------------------------
// SVD Line: 6186

unsigned int PCA_CCAPM3 __AT (0x4000141C);



// -------------------------------  Field Item: PCA_CCAPM3_ECOM  ----------------------------------
// SVD Line: 6194

//  <item> SFDITEM_FIELD__PCA_CCAPM3_ECOM
//    <name> ECOM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000141C) ECOM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM3 ) </loc>
//      <o.6..6> ECOM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM3_CAPP  ----------------------------------
// SVD Line: 6201

//  <item> SFDITEM_FIELD__PCA_CCAPM3_CAPP
//    <name> CAPP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000141C) CAPP </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM3 ) </loc>
//      <o.5..5> CAPP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM3_CAPN  ----------------------------------
// SVD Line: 6208

//  <item> SFDITEM_FIELD__PCA_CCAPM3_CAPN
//    <name> CAPN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000141C) CAPN </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM3 ) </loc>
//      <o.4..4> CAPN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM3_MAT  -----------------------------------
// SVD Line: 6215

//  <item> SFDITEM_FIELD__PCA_CCAPM3_MAT
//    <name> MAT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000141C) MAT </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM3 ) </loc>
//      <o.3..3> MAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM3_TOG  -----------------------------------
// SVD Line: 6222

//  <item> SFDITEM_FIELD__PCA_CCAPM3_TOG
//    <name> TOG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000141C) TOG </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM3 ) </loc>
//      <o.2..2> TOG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM3_PWM  -----------------------------------
// SVD Line: 6229

//  <item> SFDITEM_FIELD__PCA_CCAPM3_PWM
//    <name> PWM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000141C) PWM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM3 ) </loc>
//      <o.1..1> PWM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM3_CCIE  ----------------------------------
// SVD Line: 6236

//  <item> SFDITEM_FIELD__PCA_CCAPM3_CCIE
//    <name> CCIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000141C) CCIE </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM3 ) </loc>
//      <o.0..0> CCIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAPM3  -----------------------------------
// SVD Line: 6186

//  <rtree> SFDITEM_REG__PCA_CCAPM3
//    <name> CCAPM3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000141C) PCA Captuer/Compare Model 3 Mode Register </i>
//    <loc> ( (unsigned int)((PCA_CCAPM3 >> 0) & 0xFFFFFFFF), ((PCA_CCAPM3 = (PCA_CCAPM3 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAPM3_ECOM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM3_CAPP </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM3_CAPN </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM3_MAT </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM3_TOG </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM3_PWM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM3_CCIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAPM4  -------------------------------
// SVD Line: 6245

unsigned int PCA_CCAPM4 __AT (0x40001420);



// -------------------------------  Field Item: PCA_CCAPM4_ECOM  ----------------------------------
// SVD Line: 6253

//  <item> SFDITEM_FIELD__PCA_CCAPM4_ECOM
//    <name> ECOM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001420) ECOM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM4 ) </loc>
//      <o.6..6> ECOM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM4_CAPP  ----------------------------------
// SVD Line: 6260

//  <item> SFDITEM_FIELD__PCA_CCAPM4_CAPP
//    <name> CAPP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001420) CAPP </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM4 ) </loc>
//      <o.5..5> CAPP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM4_CAPN  ----------------------------------
// SVD Line: 6267

//  <item> SFDITEM_FIELD__PCA_CCAPM4_CAPN
//    <name> CAPN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001420) CAPN </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM4 ) </loc>
//      <o.4..4> CAPN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM4_MAT  -----------------------------------
// SVD Line: 6274

//  <item> SFDITEM_FIELD__PCA_CCAPM4_MAT
//    <name> MAT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001420) MAT </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM4 ) </loc>
//      <o.3..3> MAT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM4_TOG  -----------------------------------
// SVD Line: 6281

//  <item> SFDITEM_FIELD__PCA_CCAPM4_TOG
//    <name> TOG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001420) TOG </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM4 ) </loc>
//      <o.2..2> TOG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM4_PWM  -----------------------------------
// SVD Line: 6288

//  <item> SFDITEM_FIELD__PCA_CCAPM4_PWM
//    <name> PWM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001420) PWM </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM4 ) </loc>
//      <o.1..1> PWM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_CCAPM4_CCIE  ----------------------------------
// SVD Line: 6295

//  <item> SFDITEM_FIELD__PCA_CCAPM4_CCIE
//    <name> CCIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001420) CCIE </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPM4 ) </loc>
//      <o.0..0> CCIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAPM4  -----------------------------------
// SVD Line: 6245

//  <rtree> SFDITEM_REG__PCA_CCAPM4
//    <name> CCAPM4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001420) PCA Captuer/Compare Model 4 Mode Register </i>
//    <loc> ( (unsigned int)((PCA_CCAPM4 >> 0) & 0xFFFFFFFF), ((PCA_CCAPM4 = (PCA_CCAPM4 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAPM4_ECOM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM4_CAPP </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM4_CAPN </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM4_MAT </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM4_TOG </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM4_PWM </item>
//    <item> SFDITEM_FIELD__PCA_CCAPM4_CCIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP0L  -------------------------------
// SVD Line: 6304

unsigned int PCA_CCAP0L __AT (0x40001430);



// ------------------------------  Field Item: PCA_CCAP0L_CCAP0  ----------------------------------
// SVD Line: 6312

//  <item> SFDITEM_FIELD__PCA_CCAP0L_CCAP0
//    <name> CCAP0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001430) CCAP0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP0L >> 0) & 0xFF), ((PCA_CCAP0L = (PCA_CCAP0L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP0L  -----------------------------------
// SVD Line: 6304

//  <rtree> SFDITEM_REG__PCA_CCAP0L
//    <name> CCAP0L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001430) PCA Capture/Compare Model0 Low 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP0L >> 0) & 0xFFFFFFFF), ((PCA_CCAP0L = (PCA_CCAP0L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP0L_CCAP0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP0H  -------------------------------
// SVD Line: 6321

unsigned int PCA_CCAP0H __AT (0x40001434);



// ------------------------------  Field Item: PCA_CCAP0H_CCAP0  ----------------------------------
// SVD Line: 6329

//  <item> SFDITEM_FIELD__PCA_CCAP0H_CCAP0
//    <name> CCAP0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001434) CCAP0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP0H >> 0) & 0xFF), ((PCA_CCAP0H = (PCA_CCAP0H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP0H  -----------------------------------
// SVD Line: 6321

//  <rtree> SFDITEM_REG__PCA_CCAP0H
//    <name> CCAP0H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001434) PCA Capture/Compare Model0 High 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP0H >> 0) & 0xFFFFFFFF), ((PCA_CCAP0H = (PCA_CCAP0H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP0H_CCAP0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP1L  -------------------------------
// SVD Line: 6338

unsigned int PCA_CCAP1L __AT (0x40001438);



// ------------------------------  Field Item: PCA_CCAP1L_CCAP1  ----------------------------------
// SVD Line: 6346

//  <item> SFDITEM_FIELD__PCA_CCAP1L_CCAP1
//    <name> CCAP1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001438) CCAP1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP1L >> 0) & 0xFF), ((PCA_CCAP1L = (PCA_CCAP1L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP1L  -----------------------------------
// SVD Line: 6338

//  <rtree> SFDITEM_REG__PCA_CCAP1L
//    <name> CCAP1L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001438) PCA Capture/Compare Model 1 Low 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP1L >> 0) & 0xFFFFFFFF), ((PCA_CCAP1L = (PCA_CCAP1L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP1L_CCAP1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP1H  -------------------------------
// SVD Line: 6355

unsigned int PCA_CCAP1H __AT (0x4000143C);



// ------------------------------  Field Item: PCA_CCAP1H_CCAP1  ----------------------------------
// SVD Line: 6363

//  <item> SFDITEM_FIELD__PCA_CCAP1H_CCAP1
//    <name> CCAP1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000143C) CCAP1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP1H >> 0) & 0xFF), ((PCA_CCAP1H = (PCA_CCAP1H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP1H  -----------------------------------
// SVD Line: 6355

//  <rtree> SFDITEM_REG__PCA_CCAP1H
//    <name> CCAP1H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000143C) PCA Capture/Compare Model 1 High 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP1H >> 0) & 0xFFFFFFFF), ((PCA_CCAP1H = (PCA_CCAP1H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP1H_CCAP1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP2L  -------------------------------
// SVD Line: 6372

unsigned int PCA_CCAP2L __AT (0x40001440);



// ------------------------------  Field Item: PCA_CCAP2L_CCAP2  ----------------------------------
// SVD Line: 6380

//  <item> SFDITEM_FIELD__PCA_CCAP2L_CCAP2
//    <name> CCAP2 </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40001440) CCAP2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP2L >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP2L  -----------------------------------
// SVD Line: 6372

//  <rtree> SFDITEM_REG__PCA_CCAP2L
//    <name> CCAP2L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001440) PCA Capture/Compare Model 2 Low 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP2L >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP2L_CCAP2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP2H  -------------------------------
// SVD Line: 6389

unsigned int PCA_CCAP2H __AT (0x40001444);



// ------------------------------  Field Item: PCA_CCAP2H_CCAP2  ----------------------------------
// SVD Line: 6397

//  <item> SFDITEM_FIELD__PCA_CCAP2H_CCAP2
//    <name> CCAP2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001444) CCAP2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP2H >> 0) & 0xFF), ((PCA_CCAP2H = (PCA_CCAP2H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP2H  -----------------------------------
// SVD Line: 6389

//  <rtree> SFDITEM_REG__PCA_CCAP2H
//    <name> CCAP2H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001444) PCA Capture/Compare Model 2 High 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP2H >> 0) & 0xFFFFFFFF), ((PCA_CCAP2H = (PCA_CCAP2H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP2H_CCAP2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP3L  -------------------------------
// SVD Line: 6406

unsigned int PCA_CCAP3L __AT (0x40001448);



// ------------------------------  Field Item: PCA_CCAP3L_CCAP3  ----------------------------------
// SVD Line: 6414

//  <item> SFDITEM_FIELD__PCA_CCAP3L_CCAP3
//    <name> CCAP3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001448) CCAP3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP3L >> 0) & 0xFF), ((PCA_CCAP3L = (PCA_CCAP3L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP3L  -----------------------------------
// SVD Line: 6406

//  <rtree> SFDITEM_REG__PCA_CCAP3L
//    <name> CCAP3L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001448) PCA Capture/Compare Model 3 Low 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP3L >> 0) & 0xFFFFFFFF), ((PCA_CCAP3L = (PCA_CCAP3L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP3L_CCAP3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP3H  -------------------------------
// SVD Line: 6423

unsigned int PCA_CCAP3H __AT (0x4000144C);



// ------------------------------  Field Item: PCA_CCAP3H_CCAP3  ----------------------------------
// SVD Line: 6431

//  <item> SFDITEM_FIELD__PCA_CCAP3H_CCAP3
//    <name> CCAP3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000144C) CCAP3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP3H >> 0) & 0xFF), ((PCA_CCAP3H = (PCA_CCAP3H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP3H  -----------------------------------
// SVD Line: 6423

//  <rtree> SFDITEM_REG__PCA_CCAP3H
//    <name> CCAP3H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000144C) PCA Capture/Compare Model 3 High 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP3H >> 0) & 0xFFFFFFFF), ((PCA_CCAP3H = (PCA_CCAP3H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP3H_CCAP3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP4L  -------------------------------
// SVD Line: 6440

unsigned int PCA_CCAP4L __AT (0x40001450);



// ------------------------------  Field Item: PCA_CCAP4L_CCAP4  ----------------------------------
// SVD Line: 6448

//  <item> SFDITEM_FIELD__PCA_CCAP4L_CCAP4
//    <name> CCAP4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001450) CCAP4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP4L >> 0) & 0xFF), ((PCA_CCAP4L = (PCA_CCAP4L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP4L  -----------------------------------
// SVD Line: 6440

//  <rtree> SFDITEM_REG__PCA_CCAP4L
//    <name> CCAP4L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001450) PCA Capture/Compare Model 4 Low 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP4L >> 0) & 0xFFFFFFFF), ((PCA_CCAP4L = (PCA_CCAP4L & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP4L_CCAP4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP4H  -------------------------------
// SVD Line: 6457

unsigned int PCA_CCAP4H __AT (0x40001454);



// ------------------------------  Field Item: PCA_CCAP4H_CCAP4  ----------------------------------
// SVD Line: 6465

//  <item> SFDITEM_FIELD__PCA_CCAP4H_CCAP4
//    <name> CCAP4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001454) CCAP4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PCA_CCAP4H >> 0) & 0xFF), ((PCA_CCAP4H = (PCA_CCAP4H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PCA_CCAP4H  -----------------------------------
// SVD Line: 6457

//  <rtree> SFDITEM_REG__PCA_CCAP4H
//    <name> CCAP4H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001454) PCA Capture/Compare Model 4 High 8 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP4H >> 0) & 0xFFFFFFFF), ((PCA_CCAP4H = (PCA_CCAP4H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP4H_CCAP4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAPO  --------------------------------
// SVD Line: 6474

unsigned int PCA_CCAPO __AT (0x40001458);



// ------------------------------  Field Item: PCA_CCAPO_CCAPO4  ----------------------------------
// SVD Line: 6482

//  <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO4
//    <name> CCAPO4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001458) CCAPO4 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPO ) </loc>
//      <o.4..4> CCAPO4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PCA_CCAPO_CCAPO3  ----------------------------------
// SVD Line: 6489

//  <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO3
//    <name> CCAPO3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001458) CCAPO3 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPO ) </loc>
//      <o.3..3> CCAPO3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PCA_CCAPO_CCAPO2  ----------------------------------
// SVD Line: 6496

//  <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO2
//    <name> CCAPO2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001458) CCAPO2 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPO ) </loc>
//      <o.2..2> CCAPO2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PCA_CCAPO_CCAPO1  ----------------------------------
// SVD Line: 6503

//  <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO1
//    <name> CCAPO1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001458) CCAPO1 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPO ) </loc>
//      <o.1..1> CCAPO1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PCA_CCAPO_CCAPO0  ----------------------------------
// SVD Line: 6510

//  <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO0
//    <name> CCAPO0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001458) CCAPO0 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_CCAPO ) </loc>
//      <o.0..0> CCAPO0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PCA_CCAPO  -----------------------------------
// SVD Line: 6474

//  <rtree> SFDITEM_REG__PCA_CCAPO
//    <name> CCAPO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001458) PCA EndPoint Output Flag Register </i>
//    <loc> ( (unsigned int)((PCA_CCAPO >> 0) & 0xFFFFFFFF), ((PCA_CCAPO = (PCA_CCAPO & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO4 </item>
//    <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO3 </item>
//    <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO2 </item>
//    <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO1 </item>
//    <item> SFDITEM_FIELD__PCA_CCAPO_CCAPO0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PCA_POCR  --------------------------------
// SVD Line: 6519

unsigned int PCA_POCR __AT (0x4000145C);



// -------------------------------  Field Item: PCA_POCR_POINV4  ----------------------------------
// SVD Line: 6527

//  <item> SFDITEM_FIELD__PCA_POCR_POINV4
//    <name> POINV4 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000145C) POINV4 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.12..12> POINV4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_POCR_POINV3  ----------------------------------
// SVD Line: 6534

//  <item> SFDITEM_FIELD__PCA_POCR_POINV3
//    <name> POINV3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000145C) POINV3 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.11..11> POINV3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_POCR_POINV2  ----------------------------------
// SVD Line: 6541

//  <item> SFDITEM_FIELD__PCA_POCR_POINV2
//    <name> POINV2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000145C) POINV2 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.10..10> POINV2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_POCR_POINV1  ----------------------------------
// SVD Line: 6548

//  <item> SFDITEM_FIELD__PCA_POCR_POINV1
//    <name> POINV1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000145C) POINV1 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.9..9> POINV1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PCA_POCR_POINV0  ----------------------------------
// SVD Line: 6555

//  <item> SFDITEM_FIELD__PCA_POCR_POINV0
//    <name> POINV0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000145C) POINV0 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.8..8> POINV0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PCA_POCR_POE4  -----------------------------------
// SVD Line: 6562

//  <item> SFDITEM_FIELD__PCA_POCR_POE4
//    <name> POE4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000145C) POE4 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.4..4> POE4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PCA_POCR_POE3  -----------------------------------
// SVD Line: 6569

//  <item> SFDITEM_FIELD__PCA_POCR_POE3
//    <name> POE3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000145C) POE3 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.3..3> POE3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PCA_POCR_POE2  -----------------------------------
// SVD Line: 6576

//  <item> SFDITEM_FIELD__PCA_POCR_POE2
//    <name> POE2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000145C) POE2 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.2..2> POE2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PCA_POCR_POE1  -----------------------------------
// SVD Line: 6583

//  <item> SFDITEM_FIELD__PCA_POCR_POE1
//    <name> POE1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000145C) POE1 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.1..1> POE1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PCA_POCR_POE0  -----------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__PCA_POCR_POE0
//    <name> POE0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000145C) POE0 </i>
//    <check> 
//      <loc> ( (unsigned int) PCA_POCR ) </loc>
//      <o.0..0> POE0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PCA_POCR  ------------------------------------
// SVD Line: 6519

//  <rtree> SFDITEM_REG__PCA_POCR
//    <name> POCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000145C) PCA EndPoint Output Control Register </i>
//    <loc> ( (unsigned int)((PCA_POCR >> 0) & 0xFFFFFFFF), ((PCA_POCR = (PCA_POCR & ~(0x1F1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_POCR_POINV4 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POINV3 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POINV2 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POINV1 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POINV0 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POE4 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POE3 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POE2 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POE1 </item>
//    <item> SFDITEM_FIELD__PCA_POCR_POE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP0  --------------------------------
// SVD Line: 6599

unsigned int PCA_CCAP0 __AT (0x40001460);



// -------------------------------  Field Item: PCA_CCAP0_CCAP0  ----------------------------------
// SVD Line: 6607

//  <item> SFDITEM_FIELD__PCA_CCAP0_CCAP0
//    <name> CCAP0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001460) CCAP0 </i>
//    <edit> 
//      <loc> ( (unsigned short)((PCA_CCAP0 >> 0) & 0xFFFF), ((PCA_CCAP0 = (PCA_CCAP0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PCA_CCAP0  -----------------------------------
// SVD Line: 6599

//  <rtree> SFDITEM_REG__PCA_CCAP0
//    <name> CCAP0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001460) PCA Capture/Compare Model0 16 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP0 >> 0) & 0xFFFFFFFF), ((PCA_CCAP0 = (PCA_CCAP0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP0_CCAP0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP1  --------------------------------
// SVD Line: 6616

unsigned int PCA_CCAP1 __AT (0x40001464);



// -------------------------------  Field Item: PCA_CCAP1_CCAP1  ----------------------------------
// SVD Line: 6624

//  <item> SFDITEM_FIELD__PCA_CCAP1_CCAP1
//    <name> CCAP1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001464) CCAP1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((PCA_CCAP1 >> 0) & 0xFFFF), ((PCA_CCAP1 = (PCA_CCAP1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PCA_CCAP1  -----------------------------------
// SVD Line: 6616

//  <rtree> SFDITEM_REG__PCA_CCAP1
//    <name> CCAP1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001464) PCA Capture/Compare Model 1 16 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP1 >> 0) & 0xFFFFFFFF), ((PCA_CCAP1 = (PCA_CCAP1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP1_CCAP1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP2  --------------------------------
// SVD Line: 6633

unsigned int PCA_CCAP2 __AT (0x40001468);



// -------------------------------  Field Item: PCA_CCAP2_CCAP2  ----------------------------------
// SVD Line: 6641

//  <item> SFDITEM_FIELD__PCA_CCAP2_CCAP2
//    <name> CCAP2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001468) CCAP2 </i>
//    <edit> 
//      <loc> ( (unsigned short)((PCA_CCAP2 >> 0) & 0xFFFF), ((PCA_CCAP2 = (PCA_CCAP2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PCA_CCAP2  -----------------------------------
// SVD Line: 6633

//  <rtree> SFDITEM_REG__PCA_CCAP2
//    <name> CCAP2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001468) PCA Capture/Compare Model 2 16 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP2 >> 0) & 0xFFFFFFFF), ((PCA_CCAP2 = (PCA_CCAP2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP2_CCAP2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP3  --------------------------------
// SVD Line: 6650

unsigned int PCA_CCAP3 __AT (0x4000146C);



// -------------------------------  Field Item: PCA_CCAP3_CCAP3  ----------------------------------
// SVD Line: 6658

//  <item> SFDITEM_FIELD__PCA_CCAP3_CCAP3
//    <name> CCAP3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000146C) CCAP3 </i>
//    <edit> 
//      <loc> ( (unsigned short)((PCA_CCAP3 >> 0) & 0xFFFF), ((PCA_CCAP3 = (PCA_CCAP3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PCA_CCAP3  -----------------------------------
// SVD Line: 6650

//  <rtree> SFDITEM_REG__PCA_CCAP3
//    <name> CCAP3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000146C) PCA Capture/Compare Model 3 16 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP3 >> 0) & 0xFFFFFFFF), ((PCA_CCAP3 = (PCA_CCAP3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP3_CCAP3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PCA_CCAP4  --------------------------------
// SVD Line: 6667

unsigned int PCA_CCAP4 __AT (0x40001470);



// -------------------------------  Field Item: PCA_CCAP4_CCAP4  ----------------------------------
// SVD Line: 6675

//  <item> SFDITEM_FIELD__PCA_CCAP4_CCAP4
//    <name> CCAP4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001470) CCAP4 </i>
//    <edit> 
//      <loc> ( (unsigned short)((PCA_CCAP4 >> 0) & 0xFFFF), ((PCA_CCAP4 = (PCA_CCAP4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PCA_CCAP4  -----------------------------------
// SVD Line: 6667

//  <rtree> SFDITEM_REG__PCA_CCAP4
//    <name> CCAP4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001470) PCA Capture/Compare Model 4 16 bits Register </i>
//    <loc> ( (unsigned int)((PCA_CCAP4 >> 0) & 0xFFFFFFFF), ((PCA_CCAP4 = (PCA_CCAP4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PCA_CCAP4_CCAP4 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: PCA  --------------------------------------
// SVD Line: 5794

//  <view> PCA
//    <name> PCA </name>
//    <item> SFDITEM_REG__PCA_CR </item>
//    <item> SFDITEM_REG__PCA_MOD </item>
//    <item> SFDITEM_REG__PCA_CNT </item>
//    <item> SFDITEM_REG__PCA_INTCLR </item>
//    <item> SFDITEM_REG__PCA_CCAPM0 </item>
//    <item> SFDITEM_REG__PCA_CCAPM1 </item>
//    <item> SFDITEM_REG__PCA_CCAPM2 </item>
//    <item> SFDITEM_REG__PCA_CCAPM3 </item>
//    <item> SFDITEM_REG__PCA_CCAPM4 </item>
//    <item> SFDITEM_REG__PCA_CCAP0L </item>
//    <item> SFDITEM_REG__PCA_CCAP0H </item>
//    <item> SFDITEM_REG__PCA_CCAP1L </item>
//    <item> SFDITEM_REG__PCA_CCAP1H </item>
//    <item> SFDITEM_REG__PCA_CCAP2L </item>
//    <item> SFDITEM_REG__PCA_CCAP2H </item>
//    <item> SFDITEM_REG__PCA_CCAP3L </item>
//    <item> SFDITEM_REG__PCA_CCAP3H </item>
//    <item> SFDITEM_REG__PCA_CCAP4L </item>
//    <item> SFDITEM_REG__PCA_CCAP4H </item>
//    <item> SFDITEM_REG__PCA_CCAPO </item>
//    <item> SFDITEM_REG__PCA_POCR </item>
//    <item> SFDITEM_REG__PCA_CCAP0 </item>
//    <item> SFDITEM_REG__PCA_CCAP1 </item>
//    <item> SFDITEM_REG__PCA_CCAP2 </item>
//    <item> SFDITEM_REG__PCA_CCAP3 </item>
//    <item> SFDITEM_REG__PCA_CCAP4 </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM_CR1  ---------------------------------
// SVD Line: 6701

unsigned int TIM_CR1 __AT (0x40001000);



// ---------------------------------  Field Item: TIM_CR1_CEN  ------------------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__TIM_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001000) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR1_UDIS  ------------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__TIM_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001000) Update Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_CR1_URS  ------------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__TIM_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001000) Update Request Source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_CR1_OPM  ------------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__TIM_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001000) One Pulse Mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_CR1_DIR  ------------------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__TIM_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001000) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_CR1_CMS  ------------------------------------
// SVD Line: 6744

//  <item> SFDITEM_FIELD__TIM_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40001000) Center-aligned mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CR1 >> 5) & 0x3), ((TIM_CR1 = (TIM_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR1_ARPE  ------------------------------------
// SVD Line: 6751

//  <item> SFDITEM_FIELD__TIM_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_CR1_CKD  ------------------------------------
// SVD Line: 6758

//  <item> SFDITEM_FIELD__TIM_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CR1 >> 8) & 0x3), ((TIM_CR1 = (TIM_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: TIM_CR1  ------------------------------------
// SVD Line: 6701

//  <rtree> SFDITEM_REG__TIM_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) TIM Control Register1 </i>
//    <loc> ( (unsigned int)((TIM_CR1 >> 0) & 0xFFFFFFFF), ((TIM_CR1 = (TIM_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM_CR1_CKD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_CR2  ---------------------------------
// SVD Line: 6767

unsigned int TIM_CR2 __AT (0x40001004);



// --------------------------------  Field Item: TIM_CR2_CCPC  ------------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__TIM_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001004) CCPC </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_CCUS  ------------------------------------
// SVD Line: 6782

//  <item> SFDITEM_FIELD__TIM_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001004) Capture/compare control update selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_CR2_MMS  ------------------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__TIM_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001004) \nMMS\n0 : RESET = Reset\n1 : ENABLE = Enable\n2 : UPDATE = Update\n3 : CMP_PLUSE = Compare Pulse\n4 : OC1REF = OC1REF signal is used as trigger output\n5 : OC2REF = OC2REF signal is used as trigger output\n6 : OC3REF = OC3REF signal is used as trigger output\n7 : OC4REF = OC4REF signal is used as trigger output </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.6..4> MMS
//        <0=> 0: RESET = Reset
//        <1=> 1: ENABLE = Enable
//        <2=> 2: UPDATE = Update
//        <3=> 3: CMP_PLUSE = Compare Pulse
//        <4=> 4: OC1REF = OC1REF signal is used as trigger output
//        <5=> 5: OC2REF = OC2REF signal is used as trigger output
//        <6=> 6: OC3REF = OC3REF signal is used as trigger output
//        <7=> 7: OC4REF = OC4REF signal is used as trigger output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_TI1S  ------------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001004) TI1S </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_OIS1  ------------------------------------
// SVD Line: 6845

//  <item> SFDITEM_FIELD__TIM_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001004) OIS1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_OIS1N  -----------------------------------
// SVD Line: 6852

//  <item> SFDITEM_FIELD__TIM_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001004) OIS1N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_OIS2  ------------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__TIM_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001004) OIS2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_OIS2N  -----------------------------------
// SVD Line: 6866

//  <item> SFDITEM_FIELD__TIM_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001004) OIS2N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_OIS3  ------------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__TIM_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001004) OIS3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_OIS3N  -----------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__TIM_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001004) OIS3N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CR2_OIS4  ------------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__TIM_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001004) OIS4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM_CR2  ------------------------------------
// SVD Line: 6767

//  <rtree> SFDITEM_REG__TIM_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001004) TIM Control Register 2 </i>
//    <loc> ( (unsigned int)((TIM_CR2 >> 0) & 0xFFFFFFFF), ((TIM_CR2 = (TIM_CR2 & ~(0x7FF5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM_CR2_OIS4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_SMCR  --------------------------------
// SVD Line: 6896

unsigned int TIM_SMCR __AT (0x40001008);



// --------------------------------  Field Item: TIM_SMCR_SMS  ------------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__TIM_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001008) \nSlave mode selection\n0 : SLAVE_OFF = Slave mode disabled\n1 : ENCODER_MODE_1 = Encoder mode 1\n2 : ENCODER_MODE_2 = Encoder mode 2\n3 : ENCODER_MODE_3 = Encoder mode 3\n4 : RESET_MODE = Reset mode\n5 : GATED_MODE = Gated mode\n6 : TRIGGER_MODE = Trigger mode\n7 : EXT_CLK_MODE_1 = External Clock mode 1 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM_SMCR ) </loc>
//      <o.2..0> SMS
//        <0=> 0: SLAVE_OFF = Slave mode disabled
//        <1=> 1: ENCODER_MODE_1 = Encoder mode 1
//        <2=> 2: ENCODER_MODE_2 = Encoder mode 2
//        <3=> 3: ENCODER_MODE_3 = Encoder mode 3
//        <4=> 4: RESET_MODE = Reset mode
//        <5=> 5: GATED_MODE = Gated mode
//        <6=> 6: TRIGGER_MODE = Trigger mode
//        <7=> 7: EXT_CLK_MODE_1 = External Clock mode 1
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: TIM_SMCR_TS  ------------------------------------
// SVD Line: 6953

//  <item> SFDITEM_FIELD__TIM_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001008) \nTrigger selection\n0 : ITR0 = Internal Trigger 0\n1 : ITR1 = Internal Trigger 1\n2 : ITR2 = Internal Trigger 2\n3 : ITR3 = Internal Trigger 3\n4 : TI1F_ED = TI1 Edge Detector\n5 : TI1FP1 = Filtered Timer Input 1\n6 : TI1FP2 = Filtered Timer Input 2\n7 : ETRF = External Trigger input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM_SMCR ) </loc>
//      <o.6..4> TS
//        <0=> 0: ITR0 = Internal Trigger 0
//        <1=> 1: ITR1 = Internal Trigger 1
//        <2=> 2: ITR2 = Internal Trigger 2
//        <3=> 3: ITR3 = Internal Trigger 3
//        <4=> 4: TI1F_ED = TI1 Edge Detector
//        <5=> 5: TI1FP1 = Filtered Timer Input 1
//        <6=> 6: TI1FP2 = Filtered Timer Input 2
//        <7=> 7: ETRF = External Trigger input
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM_SMCR_MSM  ------------------------------------
// SVD Line: 7002

//  <item> SFDITEM_FIELD__TIM_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001008) MSM </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SMCR_ETF  ------------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__TIM_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001008) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_SMCR >> 8) & 0xF), ((TIM_SMCR = (TIM_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM_SMCR_ETPS  -----------------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__TIM_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001008) \nETPS\n0 : ETRP_DIV1 = ETRP frequency divided by 1\n1 : ETRP_DIV2 = ETRP frequency divided by 2\n2 : ETRP_DIV4 = ETRP frequency divided by 4\n3 : ETRP_DIV8 = ETRP frequency divided by 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM_SMCR ) </loc>
//      <o.13..12> ETPS
//        <0=> 0: ETRP_DIV1 = ETRP frequency divided by 1
//        <1=> 1: ETRP_DIV2 = ETRP frequency divided by 2
//        <2=> 2: ETRP_DIV4 = ETRP frequency divided by 4
//        <3=> 3: ETRP_DIV8 = ETRP frequency divided by 8
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM_SMCR_ECE  ------------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__TIM_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001008) ECE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SMCR_ETP  ------------------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__TIM_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001008) ETP </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM_SMCR  ------------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__TIM_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001008) TIM Master mode Control Register </i>
//    <loc> ( (unsigned int)((TIM_SMCR >> 0) & 0xFFFFFFFF), ((TIM_SMCR = (TIM_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM_SMCR_ETP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_DIER  --------------------------------
// SVD Line: 7061

unsigned int TIM_DIER __AT (0x4000100C);



// --------------------------------  Field Item: TIM_DIER_UIE  ------------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__TIM_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000100C) UIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_DIER_CC1IE  -----------------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__TIM_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000100C) CC1IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_DIER_CC2IE  -----------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000100C) CC2IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_DIER_CC3IE  -----------------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__TIM_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000100C) CC3IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_DIER_CC4IE  -----------------------------------
// SVD Line: 7097

//  <item> SFDITEM_FIELD__TIM_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000100C) CC4IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_DIER_COMIE  -----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__TIM_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000100C) COMIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_DIER_TIE  ------------------------------------
// SVD Line: 7111

//  <item> SFDITEM_FIELD__TIM_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000100C) TIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_DIER_BIE  ------------------------------------
// SVD Line: 7118

//  <item> SFDITEM_FIELD__TIM_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000100C) Break interrupt enable (Advance Timer) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM_DIER  ------------------------------------
// SVD Line: 7061

//  <rtree> SFDITEM_REG__TIM_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000100C) TIM Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((TIM_DIER >> 0) & 0xFFFFFFFF), ((TIM_DIER = (TIM_DIER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM_DIER_BIE </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: TIM_SR  ---------------------------------
// SVD Line: 7127

unsigned int TIM_SR __AT (0x40001010);



// --------------------------------  Field Item: TIM_SR_CC4OF  ------------------------------------
// SVD Line: 7135

//  <item> SFDITEM_FIELD__TIM_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001010) CC4OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SR_CC3OF  ------------------------------------
// SVD Line: 7142

//  <item> SFDITEM_FIELD__TIM_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001010) CC3OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SR_CC2OF  ------------------------------------
// SVD Line: 7149

//  <item> SFDITEM_FIELD__TIM_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001010) CC2OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SR_CC1OF  ------------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__TIM_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001010) CC1OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_SR_BIF  -------------------------------------
// SVD Line: 7163

//  <item> SFDITEM_FIELD__TIM_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001010) BIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_SR_TIF  -------------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__TIM_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001010) TIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SR_COMIF  ------------------------------------
// SVD Line: 7177

//  <item> SFDITEM_FIELD__TIM_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001010) COMIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SR_CC4IF  ------------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__TIM_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001010) CC4IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SR_CC3IF  ------------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001010) CC3IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SR_CC2IF  ------------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__TIM_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001010) CC2IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_SR_CC1IF  ------------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__TIM_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001010) CC1IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_SR_UIF  -------------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__TIM_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001010) UIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM_SR  -------------------------------------
// SVD Line: 7127

//  <rtree> SFDITEM_REG__TIM_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) TIM Status Register </i>
//    <loc> ( (unsigned int)((TIM_SR >> 0) & 0xFFFFFFFF), ((TIM_SR = (TIM_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_EGR  ---------------------------------
// SVD Line: 7221

unsigned int TIM_EGR __AT (0x40001014);



// ---------------------------------  Field Item: TIM_EGR_BG  -------------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__TIM_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40001014) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_EGR_TG  -------------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__TIM_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40001014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_EGR_COMG  ------------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__TIM_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40001014) Capture/Compare control update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_EGR_CC4G  ------------------------------------
// SVD Line: 7250

//  <item> SFDITEM_FIELD__TIM_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40001014) Capture/Compare 4 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_EGR_CC3G  ------------------------------------
// SVD Line: 7257

//  <item> SFDITEM_FIELD__TIM_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40001014) Capture/Compare 3 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_EGR_CC2G  ------------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40001014) Capture/Compare 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_EGR_CC1G  ------------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__TIM_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40001014) Capture/Compare 1 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM_EGR_UG  -------------------------------------
// SVD Line: 7278

//  <item> SFDITEM_FIELD__TIM_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM_EGR  ------------------------------------
// SVD Line: 7221

//  <rtree> SFDITEM_REG__TIM_EGR
//    <name> EGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001014) TIM Event Trig Register </i>
//    <loc> ( (unsigned int)((TIM_EGR >> 0) & 0xFFFFFFFF), ((TIM_EGR = (TIM_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM_EGR_UG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM_CCMR1_OUT  ------------------------------
// SVD Line: 7287

unsigned int TIM_CCMR1_OUT __AT (0x40001018);



// -----------------------------  Field Item: TIM_CCMR1_OUT_OC2CE  --------------------------------
// SVD Line: 7295

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001018) Output Compare 2 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR1_OUT ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_OC2M  ---------------------------------
// SVD Line: 7302

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001018) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR1_OUT >> 12) & 0x7), ((TIM_CCMR1_OUT = (TIM_CCMR1_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_OC2PE  --------------------------------
// SVD Line: 7309

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001018) Output Compare 2 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR1_OUT ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_OC2FE  --------------------------------
// SVD Line: 7316

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001018) Output Compare 2 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR1_OUT ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_CC2S  ---------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001018) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR1_OUT >> 8) & 0x3), ((TIM_CCMR1_OUT = (TIM_CCMR1_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_OC1CE  --------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001018) Output Compare 1 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR1_OUT ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_OC1M  ---------------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001018) \nOutput Compare 1 mode\n0 : FROZEN = Frozen\n1 : CH1_ACTIVE = Set channel 1 to active level on match\n2 : CH1_INACTIVE = Set channel 1 to inactive level on match.\n3 : TOGGLE = Toggle\n4 : FORCE_INACTIVE = Force inactive level\n5 : FORCE_ACTIVE = Force active level\n6 : PWM_MODE1 = PWM mode 1\n7 : PWM_MODE2 = PWM mode 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM_CCMR1_OUT ) </loc>
//      <o.6..4> OC1M
//        <0=> 0: FROZEN = Frozen
//        <1=> 1: CH1_ACTIVE = Set channel 1 to active level on match
//        <2=> 2: CH1_INACTIVE = Set channel 1 to inactive level on match.
//        <3=> 3: TOGGLE = Toggle
//        <4=> 4: FORCE_INACTIVE = Force inactive level
//        <5=> 5: FORCE_ACTIVE = Force active level
//        <6=> 6: PWM_MODE1 = PWM mode 1
//        <7=> 7: PWM_MODE2 = PWM mode 2
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_OC1PE  --------------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001018) Output Compare 1 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR1_OUT ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_OC1FE  --------------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001018) Output Compare 1 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR1_OUT ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_OUT_CC1S  ---------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__TIM_CCMR1_OUT_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001018) Capture/Compare 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR1_OUT >> 0) & 0x3), ((TIM_CCMR1_OUT = (TIM_CCMR1_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIM_CCMR1_OUT  ---------------------------------
// SVD Line: 7287

//  <rtree> SFDITEM_REG__TIM_CCMR1_OUT
//    <name> CCMR1_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001018) TIM Capture/Compare Mode Register 1 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM_CCMR1_OUT >> 0) & 0xFFFFFFFF), ((TIM_CCMR1_OUT = (TIM_CCMR1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC2M </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_CC2S </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC1M </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_OUT_CC1S </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIM_CCMR1_IN  ------------------------------
// SVD Line: 7409

unsigned int TIM_CCMR1_IN __AT (0x40001018);



// ------------------------------  Field Item: TIM_CCMR1_IN_IC2F  ---------------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__TIM_CCMR1_IN_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR1_IN >> 12) & 0xF), ((TIM_CCMR1_IN = (TIM_CCMR1_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_IN_IC2PSC  --------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__TIM_CCMR1_IN_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR1_IN >> 10) & 0x3), ((TIM_CCMR1_IN = (TIM_CCMR1_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM_CCMR1_IN_CC2S  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__TIM_CCMR1_IN_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001018) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR1_IN >> 8) & 0x3), ((TIM_CCMR1_IN = (TIM_CCMR1_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM_CCMR1_IN_IC1F  ---------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__TIM_CCMR1_IN_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR1_IN >> 4) & 0xF), ((TIM_CCMR1_IN = (TIM_CCMR1_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR1_IN_IC1PSC  --------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__TIM_CCMR1_IN_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR1_IN >> 2) & 0x3), ((TIM_CCMR1_IN = (TIM_CCMR1_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM_CCMR1_IN_CC1S  ---------------------------------
// SVD Line: 7452

//  <item> SFDITEM_FIELD__TIM_CCMR1_IN_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001018) \nCapture/Compare 1 Selection\n0 : OUTPUT = CC1 channel is configured as output\n1 : INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1\n2 : INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2\n3 : INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM_CCMR1_IN ) </loc>
//      <o.1..0> CC1S
//        <0=> 0: OUTPUT = CC1 channel is configured as output
//        <1=> 1: INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1
//        <2=> 2: INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2
//        <3=> 3: INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIM_CCMR1_IN  ----------------------------------
// SVD Line: 7409

//  <rtree> SFDITEM_REG__TIM_CCMR1_IN
//    <name> CCMR1_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001018) TIM Capture/Compare Mode Register 1 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM_CCMR1_IN >> 0) & 0xFFFFFFFF), ((TIM_CCMR1_IN = (TIM_CCMR1_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCMR1_IN_IC2F </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_IN_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_IN_CC2S </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_IN_IC1F </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_IN_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM_CCMR1_IN_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM_CCMR2_OUT  ------------------------------
// SVD Line: 7483

unsigned int TIM_CCMR2_OUT __AT (0x4000101C);



// -----------------------------  Field Item: TIM_CCMR2_OUT_OC4CE  --------------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000101C) Output Compare 4 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR2_OUT ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_OC4M  ---------------------------------
// SVD Line: 7498

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000101C) Output Compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_OUT >> 12) & 0x7), ((TIM_CCMR2_OUT = (TIM_CCMR2_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_OC4PE  --------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000101C) Output Compare 4 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR2_OUT ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_OC4FE  --------------------------------
// SVD Line: 7512

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000101C) Output Compare 4 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR2_OUT ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_CC4S  ---------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000101C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_OUT >> 8) & 0x3), ((TIM_CCMR2_OUT = (TIM_CCMR2_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_OC3CE  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000101C) Output Compare 3 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR2_OUT ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_OC3M  ---------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000101C) Output Compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_OUT >> 4) & 0x7), ((TIM_CCMR2_OUT = (TIM_CCMR2_OUT & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_OC3PE  --------------------------------
// SVD Line: 7540

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000101C) Output Compare 3 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR2_OUT ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_OC3FE  --------------------------------
// SVD Line: 7547

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000101C) Output Compare 3 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCMR2_OUT ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_OUT_CC3S  ---------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__TIM_CCMR2_OUT_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000101C) Capture/Compare 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_OUT >> 0) & 0x3), ((TIM_CCMR2_OUT = (TIM_CCMR2_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIM_CCMR2_OUT  ---------------------------------
// SVD Line: 7483

//  <rtree> SFDITEM_REG__TIM_CCMR2_OUT
//    <name> CCMR2_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000101C) TIM Capture/Compare Mode Register 2 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM_CCMR2_OUT >> 0) & 0xFFFFFFFF), ((TIM_CCMR2_OUT = (TIM_CCMR2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC4M </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_CC4S </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC3M </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_OUT_CC3S </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIM_CCMR2_IN  ------------------------------
// SVD Line: 7563

unsigned int TIM_CCMR2_IN __AT (0x4000101C);



// ------------------------------  Field Item: TIM_CCMR2_IN_IC4F  ---------------------------------
// SVD Line: 7571

//  <item> SFDITEM_FIELD__TIM_CCMR2_IN_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000101C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_IN >> 12) & 0xF), ((TIM_CCMR2_IN = (TIM_CCMR2_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_IN_IC4PSC  --------------------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__TIM_CCMR2_IN_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000101C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_IN >> 10) & 0x3), ((TIM_CCMR2_IN = (TIM_CCMR2_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM_CCMR2_IN_CC4S  ---------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__TIM_CCMR2_IN_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000101C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_IN >> 8) & 0x3), ((TIM_CCMR2_IN = (TIM_CCMR2_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM_CCMR2_IN_IC3F  ---------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__TIM_CCMR2_IN_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000101C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_IN >> 4) & 0xF), ((TIM_CCMR2_IN = (TIM_CCMR2_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM_CCMR2_IN_IC3PSC  --------------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__TIM_CCMR2_IN_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000101C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_IN >> 2) & 0x3), ((TIM_CCMR2_IN = (TIM_CCMR2_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: TIM_CCMR2_IN_CC3S  ---------------------------------
// SVD Line: 7606

//  <item> SFDITEM_FIELD__TIM_CCMR2_IN_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000101C) Capture/Compare 3 Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_CCMR2_IN >> 0) & 0x3), ((TIM_CCMR2_IN = (TIM_CCMR2_IN & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIM_CCMR2_IN  ----------------------------------
// SVD Line: 7563

//  <rtree> SFDITEM_REG__TIM_CCMR2_IN
//    <name> CCMR2_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000101C) TIM Capture/Compare Mode Register 2 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM_CCMR2_IN >> 0) & 0xFFFFFFFF), ((TIM_CCMR2_IN = (TIM_CCMR2_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCMR2_IN_IC4F </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_IN_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_IN_CC4S </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_IN_IC3F </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_IN_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM_CCMR2_IN_CC3S </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_CCER  --------------------------------
// SVD Line: 7615

unsigned int TIM_CCER __AT (0x40001020);



// --------------------------------  Field Item: TIM_CCER_CC4P  -----------------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__TIM_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001020) Capture/Compare 4 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CCER_CC4E  -----------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__TIM_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001020) Capture/Compare 4 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_CCER_CC3NP  -----------------------------------
// SVD Line: 7637

//  <item> SFDITEM_FIELD__TIM_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001020) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_CCER_CC3NE  -----------------------------------
// SVD Line: 7644

//  <item> SFDITEM_FIELD__TIM_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001020) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CCER_CC3P  -----------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__TIM_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001020) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CCER_CC3E  -----------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001020) Capture/Compare 3 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_CCER_CC2NP  -----------------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__TIM_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001020) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_CCER_CC2NE  -----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__TIM_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001020) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CCER_CC2P  -----------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__TIM_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001020) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CCER_CC2E  -----------------------------------
// SVD Line: 7686

//  <item> SFDITEM_FIELD__TIM_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001020) Capture/Compare 2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_CCER_CC1NP  -----------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__TIM_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001020) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM_CCER_CC1NE  -----------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__TIM_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001020) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CCER_CC1P  -----------------------------------
// SVD Line: 7707

//  <item> SFDITEM_FIELD__TIM_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001020) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_CCER_CC1E  -----------------------------------
// SVD Line: 7714

//  <item> SFDITEM_FIELD__TIM_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001020) Capture/Compare 1 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM_CCER  ------------------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__TIM_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001020) TIM Captuer/Compare Enable Register </i>
//    <loc> ( (unsigned int)((TIM_CCER >> 0) & 0xFFFFFFFF), ((TIM_CCER = (TIM_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_CNT  ---------------------------------
// SVD Line: 7723

unsigned int TIM_CNT __AT (0x40001024);



// ---------------------------------  Field Item: TIM_CNT_CNT  ------------------------------------
// SVD Line: 7731

//  <item> SFDITEM_FIELD__TIM_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001024) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM_CNT >> 0) & 0xFFFF), ((TIM_CNT = (TIM_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: TIM_CNT  ------------------------------------
// SVD Line: 7723

//  <rtree> SFDITEM_REG__TIM_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001024) TIM Count </i>
//    <loc> ( (unsigned int)((TIM_CNT >> 0) & 0xFFFFFFFF), ((TIM_CNT = (TIM_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_PSC  ---------------------------------
// SVD Line: 7740

unsigned int TIM_PSC __AT (0x40001028);



// ---------------------------------  Field Item: TIM_PSC_PSC  ------------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__TIM_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM_PSC >> 0) & 0xFFFF), ((TIM_PSC = (TIM_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: TIM_PSC  ------------------------------------
// SVD Line: 7740

//  <rtree> SFDITEM_REG__TIM_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001028) TIM Prescale Register </i>
//    <loc> ( (unsigned int)((TIM_PSC >> 0) & 0xFFFFFFFF), ((TIM_PSC = (TIM_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_ARR  ---------------------------------
// SVD Line: 7757

unsigned int TIM_ARR __AT (0x4000102C);



// ---------------------------------  Field Item: TIM_ARR_ARR  ------------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__TIM_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000102C) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM_ARR >> 0) & 0xFFFF), ((TIM_ARR = (TIM_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: TIM_ARR  ------------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__TIM_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000102C) TIM Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM_ARR >> 0) & 0xFFFFFFFF), ((TIM_ARR = (TIM_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_ARR_ARR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_RCR  ---------------------------------
// SVD Line: 7774

unsigned int TIM_RCR __AT (0x40001030);



// ---------------------------------  Field Item: TIM_RCR_REP  ------------------------------------
// SVD Line: 7782

//  <item> SFDITEM_FIELD__TIM_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001030) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_RCR >> 0) & 0xFF), ((TIM_RCR = (TIM_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: TIM_RCR  ------------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__TIM_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001030) TIM Repeate Count Register </i>
//    <loc> ( (unsigned int)((TIM_RCR >> 0) & 0xFFFFFFFF), ((TIM_RCR = (TIM_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_RCR_REP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_CCR1  --------------------------------
// SVD Line: 7791

unsigned int TIM_CCR1 __AT (0x40001034);



// --------------------------------  Field Item: TIM_CCR1_CCR1  -----------------------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__TIM_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001034) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM_CCR1 >> 0) & 0xFFFF), ((TIM_CCR1 = (TIM_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM_CCR1  ------------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__TIM_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001034) Captuer/Compare Register1 </i>
//    <loc> ( (unsigned int)((TIM_CCR1 >> 0) & 0xFFFFFFFF), ((TIM_CCR1 = (TIM_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCR1_CCR1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_CCR2  --------------------------------
// SVD Line: 7808

unsigned int TIM_CCR2 __AT (0x40001038);



// --------------------------------  Field Item: TIM_CCR2_CCR2  -----------------------------------
// SVD Line: 7816

//  <item> SFDITEM_FIELD__TIM_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001038) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM_CCR2 >> 0) & 0xFFFF), ((TIM_CCR2 = (TIM_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM_CCR2  ------------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__TIM_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001038) Capture/Compare Register2 </i>
//    <loc> ( (unsigned int)((TIM_CCR2 >> 0) & 0xFFFFFFFF), ((TIM_CCR2 = (TIM_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCR2_CCR2 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_CCR3  --------------------------------
// SVD Line: 7825

unsigned int TIM_CCR3 __AT (0x4000103C);



// --------------------------------  Field Item: TIM_CCR3_CCR3  -----------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__TIM_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000103C) Capture/Compare 3 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM_CCR3 >> 0) & 0xFFFF), ((TIM_CCR3 = (TIM_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM_CCR3  ------------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__TIM_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000103C) Capture/Compare Register3 </i>
//    <loc> ( (unsigned int)((TIM_CCR3 >> 0) & 0xFFFFFFFF), ((TIM_CCR3 = (TIM_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCR3_CCR3 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_CCR4  --------------------------------
// SVD Line: 7842

unsigned int TIM_CCR4 __AT (0x40001040);



// --------------------------------  Field Item: TIM_CCR4_CCR4  -----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001040) Capture/Compare 4 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM_CCR4 >> 0) & 0xFFFF), ((TIM_CCR4 = (TIM_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM_CCR4  ------------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__TIM_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001040) TIM Capture/Compare Register4 </i>
//    <loc> ( (unsigned int)((TIM_CCR4 >> 0) & 0xFFFFFFFF), ((TIM_CCR4 = (TIM_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_CCR4_CCR4 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM_BDTR  --------------------------------
// SVD Line: 7859

unsigned int TIM_BDTR __AT (0x40001044);



// --------------------------------  Field Item: TIM_BDTR_DTG  ------------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__TIM_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001044) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM_BDTR >> 0) & 0xFF), ((TIM_BDTR = (TIM_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM_BDTR_LOCK  -----------------------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__TIM_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001044) \nLock Configuration\n0 : OFF = Lock off\n1 : LV1 = Lock level 1\n2 : LV2 = Lock level 2\n3 : LV3 = Lock level 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM_BDTR ) </loc>
//      <o.9..8> LOCK
//        <0=> 0: OFF = Lock off
//        <1=> 1: LV1 = Lock level 1
//        <2=> 2: LV2 = Lock level 2
//        <3=> 3: LV3 = Lock level 3
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM_BDTR_OSSI  -----------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__TIM_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001044) Off-state selection for Idle mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_BDTR_OSSR  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__TIM_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001044) Off-state selection for Run mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_BDTR_BKE  ------------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__TIM_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001044) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_BDTR_BKP  ------------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__TIM_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001044) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_BDTR_AOE  ------------------------------------
// SVD Line: 7931

//  <item> SFDITEM_FIELD__TIM_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001044) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM_BDTR_MOE  ------------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__TIM_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001044) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM_BDTR  ------------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__TIM_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001044) TIM Brush and DEAD Register </i>
//    <loc> ( (unsigned int)((TIM_BDTR >> 0) & 0xFFFFFFFF), ((TIM_BDTR = (TIM_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM_BDTR_MOE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM  --------------------------------------
// SVD Line: 6686

//  <view> TIM
//    <name> TIM </name>
//    <item> SFDITEM_REG__TIM_CR1 </item>
//    <item> SFDITEM_REG__TIM_CR2 </item>
//    <item> SFDITEM_REG__TIM_SMCR </item>
//    <item> SFDITEM_REG__TIM_DIER </item>
//    <item> SFDITEM_REG__TIM_SR </item>
//    <item> SFDITEM_REG__TIM_EGR </item>
//    <item> SFDITEM_REG__TIM_CCMR1_OUT </item>
//    <item> SFDITEM_REG__TIM_CCMR1_IN </item>
//    <item> SFDITEM_REG__TIM_CCMR2_OUT </item>
//    <item> SFDITEM_REG__TIM_CCMR2_IN </item>
//    <item> SFDITEM_REG__TIM_CCER </item>
//    <item> SFDITEM_REG__TIM_CNT </item>
//    <item> SFDITEM_REG__TIM_PSC </item>
//    <item> SFDITEM_REG__TIM_ARR </item>
//    <item> SFDITEM_REG__TIM_RCR </item>
//    <item> SFDITEM_REG__TIM_CCR1 </item>
//    <item> SFDITEM_REG__TIM_CCR2 </item>
//    <item> SFDITEM_REG__TIM_CCR3 </item>
//    <item> SFDITEM_REG__TIM_CCR4 </item>
//    <item> SFDITEM_REG__TIM_BDTR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM1_CR1  --------------------------------
// SVD Line: 6701

unsigned int TIM1_CR1 __AT (0x40001000);



// --------------------------------  Field Item: TIM1_CR1_CEN  ------------------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__TIM1_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001000) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_UDIS  -----------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__TIM1_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001000) Update Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_URS  ------------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__TIM1_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001000) Update Request Source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_OPM  ------------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__TIM1_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001000) One Pulse Mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_DIR  ------------------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__TIM1_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001000) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_CMS  ------------------------------------
// SVD Line: 6744

//  <item> SFDITEM_FIELD__TIM1_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40001000) Center-aligned mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR1 >> 5) & 0x3), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_ARPE  -----------------------------------
// SVD Line: 6751

//  <item> SFDITEM_FIELD__TIM1_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001000) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR1_CKD  ------------------------------------
// SVD Line: 6758

//  <item> SFDITEM_FIELD__TIM1_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001000) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CR1 >> 8) & 0x3), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CR1  ------------------------------------
// SVD Line: 6701

//  <rtree> SFDITEM_REG__TIM1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) TIM Control Register1 </i>
//    <loc> ( (unsigned int)((TIM1_CR1 >> 0) & 0xFFFFFFFF), ((TIM1_CR1 = (TIM1_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM1_CR1_CKD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_CR2  --------------------------------
// SVD Line: 6767

unsigned int TIM1_CR2 __AT (0x40001004);



// --------------------------------  Field Item: TIM1_CR2_CCPC  -----------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__TIM1_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001004) CCPC </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_CCUS  -----------------------------------
// SVD Line: 6782

//  <item> SFDITEM_FIELD__TIM1_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001004) Capture/compare control update selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_MMS  ------------------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__TIM1_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001004) \nMMS\n0 : RESET = Reset\n1 : ENABLE = Enable\n2 : UPDATE = Update\n3 : CMP_PLUSE = Compare Pulse\n4 : OC1REF = OC1REF signal is used as trigger output\n5 : OC2REF = OC2REF signal is used as trigger output\n6 : OC3REF = OC3REF signal is used as trigger output\n7 : OC4REF = OC4REF signal is used as trigger output </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.6..4> MMS
//        <0=> 0: RESET = Reset
//        <1=> 1: ENABLE = Enable
//        <2=> 2: UPDATE = Update
//        <3=> 3: CMP_PLUSE = Compare Pulse
//        <4=> 4: OC1REF = OC1REF signal is used as trigger output
//        <5=> 5: OC2REF = OC2REF signal is used as trigger output
//        <6=> 6: OC3REF = OC3REF signal is used as trigger output
//        <7=> 7: OC4REF = OC4REF signal is used as trigger output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_TI1S  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM1_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001004) TI1S </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS1  -----------------------------------
// SVD Line: 6845

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001004) OIS1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS1N  -----------------------------------
// SVD Line: 6852

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001004) OIS1N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS2  -----------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001004) OIS2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS2N  -----------------------------------
// SVD Line: 6866

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001004) OIS2N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS3  -----------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001004) OIS3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CR2_OIS3N  -----------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001004) OIS3N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_CR2_OIS4  -----------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__TIM1_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001004) OIS4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CR2  ------------------------------------
// SVD Line: 6767

//  <rtree> SFDITEM_REG__TIM1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001004) TIM Control Register 2 </i>
//    <loc> ( (unsigned int)((TIM1_CR2 >> 0) & 0xFFFFFFFF), ((TIM1_CR2 = (TIM1_CR2 & ~(0x7FF5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM1_CR2_OIS4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_SMCR  --------------------------------
// SVD Line: 6896

unsigned int TIM1_SMCR __AT (0x40001008);



// --------------------------------  Field Item: TIM1_SMCR_SMS  -----------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__TIM1_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001008) \nSlave mode selection\n0 : SLAVE_OFF = Slave mode disabled\n1 : ENCODER_MODE_1 = Encoder mode 1\n2 : ENCODER_MODE_2 = Encoder mode 2\n3 : ENCODER_MODE_3 = Encoder mode 3\n4 : RESET_MODE = Reset mode\n5 : GATED_MODE = Gated mode\n6 : TRIGGER_MODE = Trigger mode\n7 : EXT_CLK_MODE_1 = External Clock mode 1 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.2..0> SMS
//        <0=> 0: SLAVE_OFF = Slave mode disabled
//        <1=> 1: ENCODER_MODE_1 = Encoder mode 1
//        <2=> 2: ENCODER_MODE_2 = Encoder mode 2
//        <3=> 3: ENCODER_MODE_3 = Encoder mode 3
//        <4=> 4: RESET_MODE = Reset mode
//        <5=> 5: GATED_MODE = Gated mode
//        <6=> 6: TRIGGER_MODE = Trigger mode
//        <7=> 7: EXT_CLK_MODE_1 = External Clock mode 1
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_TS  ------------------------------------
// SVD Line: 6953

//  <item> SFDITEM_FIELD__TIM1_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001008) \nTrigger selection\n0 : ITR0 = Internal Trigger 0\n1 : ITR1 = Internal Trigger 1\n2 : ITR2 = Internal Trigger 2\n3 : ITR3 = Internal Trigger 3\n4 : TI1F_ED = TI1 Edge Detector\n5 : TI1FP1 = Filtered Timer Input 1\n6 : TI1FP2 = Filtered Timer Input 2\n7 : ETRF = External Trigger input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.6..4> TS
//        <0=> 0: ITR0 = Internal Trigger 0
//        <1=> 1: ITR1 = Internal Trigger 1
//        <2=> 2: ITR2 = Internal Trigger 2
//        <3=> 3: ITR3 = Internal Trigger 3
//        <4=> 4: TI1F_ED = TI1 Edge Detector
//        <5=> 5: TI1FP1 = Filtered Timer Input 1
//        <6=> 6: TI1FP2 = Filtered Timer Input 2
//        <7=> 7: ETRF = External Trigger input
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_MSM  -----------------------------------
// SVD Line: 7002

//  <item> SFDITEM_FIELD__TIM1_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001008) MSM </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ETF  -----------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001008) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_SMCR >> 8) & 0xF), ((TIM1_SMCR = (TIM1_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1_SMCR_ETPS  -----------------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001008) \nETPS\n0 : ETRP_DIV1 = ETRP frequency divided by 1\n1 : ETRP_DIV2 = ETRP frequency divided by 2\n2 : ETRP_DIV4 = ETRP frequency divided by 4\n3 : ETRP_DIV8 = ETRP frequency divided by 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.13..12> ETPS
//        <0=> 0: ETRP_DIV1 = ETRP frequency divided by 1
//        <1=> 1: ETRP_DIV2 = ETRP frequency divided by 2
//        <2=> 2: ETRP_DIV4 = ETRP frequency divided by 4
//        <3=> 3: ETRP_DIV8 = ETRP frequency divided by 8
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ECE  -----------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__TIM1_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001008) ECE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SMCR_ETP  -----------------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__TIM1_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001008) ETP </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_SMCR  -----------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__TIM1_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001008) TIM Master mode Control Register </i>
//    <loc> ( (unsigned int)((TIM1_SMCR >> 0) & 0xFFFFFFFF), ((TIM1_SMCR = (TIM1_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM1_SMCR_ETP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_DIER  --------------------------------
// SVD Line: 7061

unsigned int TIM1_DIER __AT (0x4000100C);



// --------------------------------  Field Item: TIM1_DIER_UIE  -----------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__TIM1_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000100C) UIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC1IE  ----------------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__TIM1_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000100C) CC1IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC2IE  ----------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM1_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000100C) CC2IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC3IE  ----------------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__TIM1_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000100C) CC3IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_CC4IE  ----------------------------------
// SVD Line: 7097

//  <item> SFDITEM_FIELD__TIM1_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000100C) CC4IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_DIER_COMIE  ----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__TIM1_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000100C) COMIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_TIE  -----------------------------------
// SVD Line: 7111

//  <item> SFDITEM_FIELD__TIM1_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000100C) TIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_DIER_BIE  -----------------------------------
// SVD Line: 7118

//  <item> SFDITEM_FIELD__TIM1_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000100C) Break interrupt enable (Advance Timer) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_DIER  -----------------------------------
// SVD Line: 7061

//  <rtree> SFDITEM_REG__TIM1_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000100C) TIM Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((TIM1_DIER >> 0) & 0xFFFFFFFF), ((TIM1_DIER = (TIM1_DIER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM1_DIER_BIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_SR  ---------------------------------
// SVD Line: 7127

unsigned int TIM1_SR __AT (0x40001010);



// --------------------------------  Field Item: TIM1_SR_CC4OF  -----------------------------------
// SVD Line: 7135

//  <item> SFDITEM_FIELD__TIM1_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001010) CC4OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC3OF  -----------------------------------
// SVD Line: 7142

//  <item> SFDITEM_FIELD__TIM1_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001010) CC3OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC2OF  -----------------------------------
// SVD Line: 7149

//  <item> SFDITEM_FIELD__TIM1_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001010) CC2OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC1OF  -----------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__TIM1_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001010) CC1OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_BIF  ------------------------------------
// SVD Line: 7163

//  <item> SFDITEM_FIELD__TIM1_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001010) BIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_TIF  ------------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__TIM1_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001010) TIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_COMIF  -----------------------------------
// SVD Line: 7177

//  <item> SFDITEM_FIELD__TIM1_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001010) COMIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC4IF  -----------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__TIM1_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001010) CC4IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC3IF  -----------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM1_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001010) CC3IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC2IF  -----------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__TIM1_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001010) CC2IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_SR_CC1IF  -----------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__TIM1_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001010) CC1IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_SR_UIF  ------------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__TIM1_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001010) UIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM1_SR  ------------------------------------
// SVD Line: 7127

//  <rtree> SFDITEM_REG__TIM1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) TIM Status Register </i>
//    <loc> ( (unsigned int)((TIM1_SR >> 0) & 0xFFFFFFFF), ((TIM1_SR = (TIM1_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM1_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_EGR  --------------------------------
// SVD Line: 7221

unsigned int TIM1_EGR __AT (0x40001014);



// ---------------------------------  Field Item: TIM1_EGR_BG  ------------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__TIM1_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40001014) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_EGR_TG  ------------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__TIM1_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40001014) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_COMG  -----------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__TIM1_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40001014) Capture/Compare control update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC4G  -----------------------------------
// SVD Line: 7250

//  <item> SFDITEM_FIELD__TIM1_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40001014) Capture/Compare 4 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC3G  -----------------------------------
// SVD Line: 7257

//  <item> SFDITEM_FIELD__TIM1_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40001014) Capture/Compare 3 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC2G  -----------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM1_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40001014) Capture/Compare 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_EGR_CC1G  -----------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__TIM1_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40001014) Capture/Compare 1 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM1_EGR_UG  ------------------------------------
// SVD Line: 7278

//  <item> SFDITEM_FIELD__TIM1_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001014) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_EGR  ------------------------------------
// SVD Line: 7221

//  <rtree> SFDITEM_REG__TIM1_EGR
//    <name> EGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001014) TIM Event Trig Register </i>
//    <loc> ( (unsigned int)((TIM1_EGR >> 0) & 0xFFFFFFFF), ((TIM1_EGR = (TIM1_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM1_EGR_UG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM1_CCMR1_OUT  -----------------------------
// SVD Line: 7287

unsigned int TIM1_CCMR1_OUT __AT (0x40001018);



// ----------------------------  Field Item: TIM1_CCMR1_OUT_OC2CE  --------------------------------
// SVD Line: 7295

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001018) Output Compare 2 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_OUT ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR1_OUT_OC2M  --------------------------------
// SVD Line: 7302

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001018) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_OUT >> 12) & 0x7), ((TIM1_CCMR1_OUT = (TIM1_CCMR1_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_OUT_OC2PE  --------------------------------
// SVD Line: 7309

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001018) Output Compare 2 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_OUT ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_OUT_OC2FE  --------------------------------
// SVD Line: 7316

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001018) Output Compare 2 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_OUT ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR1_OUT_CC2S  --------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001018) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_OUT >> 8) & 0x3), ((TIM1_CCMR1_OUT = (TIM1_CCMR1_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_OUT_OC1CE  --------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001018) Output Compare 1 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_OUT ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR1_OUT_OC1M  --------------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001018) \nOutput Compare 1 mode\n0 : FROZEN = Frozen\n1 : CH1_ACTIVE = Set channel 1 to active level on match\n2 : CH1_INACTIVE = Set channel 1 to inactive level on match.\n3 : TOGGLE = Toggle\n4 : FORCE_INACTIVE = Force inactive level\n5 : FORCE_ACTIVE = Force active level\n6 : PWM_MODE1 = PWM mode 1\n7 : PWM_MODE2 = PWM mode 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1_CCMR1_OUT ) </loc>
//      <o.6..4> OC1M
//        <0=> 0: FROZEN = Frozen
//        <1=> 1: CH1_ACTIVE = Set channel 1 to active level on match
//        <2=> 2: CH1_INACTIVE = Set channel 1 to inactive level on match.
//        <3=> 3: TOGGLE = Toggle
//        <4=> 4: FORCE_INACTIVE = Force inactive level
//        <5=> 5: FORCE_ACTIVE = Force active level
//        <6=> 6: PWM_MODE1 = PWM mode 1
//        <7=> 7: PWM_MODE2 = PWM mode 2
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_OUT_OC1PE  --------------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001018) Output Compare 1 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_OUT ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_OUT_OC1FE  --------------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001018) Output Compare 1 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR1_OUT ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR1_OUT_CC1S  --------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001018) Capture/Compare 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_OUT >> 0) & 0x3), ((TIM1_CCMR1_OUT = (TIM1_CCMR1_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM1_CCMR1_OUT  ---------------------------------
// SVD Line: 7287

//  <rtree> SFDITEM_REG__TIM1_CCMR1_OUT
//    <name> CCMR1_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001018) TIM Capture/Compare Mode Register 1 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR1_OUT >> 0) & 0xFFFFFFFF), ((TIM1_CCMR1_OUT = (TIM1_CCMR1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC2M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC1M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_OUT_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM1_CCMR1_IN  ------------------------------
// SVD Line: 7409

unsigned int TIM1_CCMR1_IN __AT (0x40001018);



// -----------------------------  Field Item: TIM1_CCMR1_IN_IC2F  ---------------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__TIM1_CCMR1_IN_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001018) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_IN >> 12) & 0xF), ((TIM1_CCMR1_IN = (TIM1_CCMR1_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_IN_IC2PSC  --------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__TIM1_CCMR1_IN_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001018) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_IN >> 10) & 0x3), ((TIM1_CCMR1_IN = (TIM1_CCMR1_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR1_IN_CC2S  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__TIM1_CCMR1_IN_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001018) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_IN >> 8) & 0x3), ((TIM1_CCMR1_IN = (TIM1_CCMR1_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR1_IN_IC1F  ---------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__TIM1_CCMR1_IN_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001018) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_IN >> 4) & 0xF), ((TIM1_CCMR1_IN = (TIM1_CCMR1_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR1_IN_IC1PSC  --------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__TIM1_CCMR1_IN_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001018) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR1_IN >> 2) & 0x3), ((TIM1_CCMR1_IN = (TIM1_CCMR1_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR1_IN_CC1S  ---------------------------------
// SVD Line: 7452

//  <item> SFDITEM_FIELD__TIM1_CCMR1_IN_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001018) \nCapture/Compare 1 Selection\n0 : OUTPUT = CC1 channel is configured as output\n1 : INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1\n2 : INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2\n3 : INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1_CCMR1_IN ) </loc>
//      <o.1..0> CC1S
//        <0=> 0: OUTPUT = CC1 channel is configured as output
//        <1=> 1: INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1
//        <2=> 2: INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2
//        <3=> 3: INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIM1_CCMR1_IN  ---------------------------------
// SVD Line: 7409

//  <rtree> SFDITEM_REG__TIM1_CCMR1_IN
//    <name> CCMR1_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001018) TIM Capture/Compare Mode Register 1 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR1_IN >> 0) & 0xFFFFFFFF), ((TIM1_CCMR1_IN = (TIM1_CCMR1_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_IN_IC2F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_IN_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_IN_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_IN_IC1F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_IN_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR1_IN_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM1_CCMR2_OUT  -----------------------------
// SVD Line: 7483

unsigned int TIM1_CCMR2_OUT __AT (0x4000101C);



// ----------------------------  Field Item: TIM1_CCMR2_OUT_OC4CE  --------------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000101C) Output Compare 4 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_OUT ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR2_OUT_OC4M  --------------------------------
// SVD Line: 7498

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000101C) Output Compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_OUT >> 12) & 0x7), ((TIM1_CCMR2_OUT = (TIM1_CCMR2_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_OUT_OC4PE  --------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000101C) Output Compare 4 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_OUT ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_OUT_OC4FE  --------------------------------
// SVD Line: 7512

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000101C) Output Compare 4 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_OUT ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR2_OUT_CC4S  --------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000101C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_OUT >> 8) & 0x3), ((TIM1_CCMR2_OUT = (TIM1_CCMR2_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_OUT_OC3CE  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000101C) Output Compare 3 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_OUT ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR2_OUT_OC3M  --------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000101C) Output Compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_OUT >> 4) & 0x7), ((TIM1_CCMR2_OUT = (TIM1_CCMR2_OUT & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_OUT_OC3PE  --------------------------------
// SVD Line: 7540

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000101C) Output Compare 3 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_OUT ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_OUT_OC3FE  --------------------------------
// SVD Line: 7547

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000101C) Output Compare 3 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCMR2_OUT ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR2_OUT_CC3S  --------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000101C) Capture/Compare 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_OUT >> 0) & 0x3), ((TIM1_CCMR2_OUT = (TIM1_CCMR2_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM1_CCMR2_OUT  ---------------------------------
// SVD Line: 7483

//  <rtree> SFDITEM_REG__TIM1_CCMR2_OUT
//    <name> CCMR2_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000101C) TIM Capture/Compare Mode Register 2 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR2_OUT >> 0) & 0xFFFFFFFF), ((TIM1_CCMR2_OUT = (TIM1_CCMR2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC4M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC3M </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_OUT_CC3S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM1_CCMR2_IN  ------------------------------
// SVD Line: 7563

unsigned int TIM1_CCMR2_IN __AT (0x4000101C);



// -----------------------------  Field Item: TIM1_CCMR2_IN_IC4F  ---------------------------------
// SVD Line: 7571

//  <item> SFDITEM_FIELD__TIM1_CCMR2_IN_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000101C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_IN >> 12) & 0xF), ((TIM1_CCMR2_IN = (TIM1_CCMR2_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_IN_IC4PSC  --------------------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__TIM1_CCMR2_IN_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000101C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_IN >> 10) & 0x3), ((TIM1_CCMR2_IN = (TIM1_CCMR2_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR2_IN_CC4S  ---------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__TIM1_CCMR2_IN_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000101C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_IN >> 8) & 0x3), ((TIM1_CCMR2_IN = (TIM1_CCMR2_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR2_IN_IC3F  ---------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__TIM1_CCMR2_IN_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000101C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_IN >> 4) & 0xF), ((TIM1_CCMR2_IN = (TIM1_CCMR2_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1_CCMR2_IN_IC3PSC  --------------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__TIM1_CCMR2_IN_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000101C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_IN >> 2) & 0x3), ((TIM1_CCMR2_IN = (TIM1_CCMR2_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1_CCMR2_IN_CC3S  ---------------------------------
// SVD Line: 7606

//  <item> SFDITEM_FIELD__TIM1_CCMR2_IN_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000101C) Capture/Compare 3 Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_CCMR2_IN >> 0) & 0x3), ((TIM1_CCMR2_IN = (TIM1_CCMR2_IN & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIM1_CCMR2_IN  ---------------------------------
// SVD Line: 7563

//  <rtree> SFDITEM_REG__TIM1_CCMR2_IN
//    <name> CCMR2_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000101C) TIM Capture/Compare Mode Register 2 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM1_CCMR2_IN >> 0) & 0xFFFFFFFF), ((TIM1_CCMR2_IN = (TIM1_CCMR2_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_IN_IC4F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_IN_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_IN_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_IN_IC3F </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_IN_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM1_CCMR2_IN_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCER  --------------------------------
// SVD Line: 7615

unsigned int TIM1_CCER __AT (0x40001020);



// -------------------------------  Field Item: TIM1_CCER_CC4P  -----------------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001020) Capture/Compare 4 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC4E  -----------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__TIM1_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001020) Capture/Compare 4 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3NP  ----------------------------------
// SVD Line: 7637

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001020) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3NE  ----------------------------------
// SVD Line: 7644

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001020) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3P  -----------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001020) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC3E  -----------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM1_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001020) Capture/Compare 3 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2NP  ----------------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001020) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2NE  ----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001020) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2P  -----------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001020) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC2E  -----------------------------------
// SVD Line: 7686

//  <item> SFDITEM_FIELD__TIM1_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001020) Capture/Compare 2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1NP  ----------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001020) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1NE  ----------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001020) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1P  -----------------------------------
// SVD Line: 7707

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001020) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_CCER_CC1E  -----------------------------------
// SVD Line: 7714

//  <item> SFDITEM_FIELD__TIM1_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001020) Capture/Compare 1 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCER  -----------------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__TIM1_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001020) TIM Captuer/Compare Enable Register </i>
//    <loc> ( (unsigned int)((TIM1_CCER >> 0) & 0xFFFFFFFF), ((TIM1_CCER = (TIM1_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM1_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_CNT  --------------------------------
// SVD Line: 7723

unsigned int TIM1_CNT __AT (0x40001024);



// --------------------------------  Field Item: TIM1_CNT_CNT  ------------------------------------
// SVD Line: 7731

//  <item> SFDITEM_FIELD__TIM1_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001024) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CNT >> 0) & 0xFFFF), ((TIM1_CNT = (TIM1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CNT  ------------------------------------
// SVD Line: 7723

//  <rtree> SFDITEM_REG__TIM1_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001024) TIM Count </i>
//    <loc> ( (unsigned int)((TIM1_CNT >> 0) & 0xFFFFFFFF), ((TIM1_CNT = (TIM1_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_PSC  --------------------------------
// SVD Line: 7740

unsigned int TIM1_PSC __AT (0x40001028);



// --------------------------------  Field Item: TIM1_PSC_PSC  ------------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__TIM1_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001028) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_PSC >> 0) & 0xFFFF), ((TIM1_PSC = (TIM1_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_PSC  ------------------------------------
// SVD Line: 7740

//  <rtree> SFDITEM_REG__TIM1_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001028) TIM Prescale Register </i>
//    <loc> ( (unsigned int)((TIM1_PSC >> 0) & 0xFFFFFFFF), ((TIM1_PSC = (TIM1_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_ARR  --------------------------------
// SVD Line: 7757

unsigned int TIM1_ARR __AT (0x4000102C);



// --------------------------------  Field Item: TIM1_ARR_ARR  ------------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__TIM1_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000102C) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_ARR >> 0) & 0xFFFF), ((TIM1_ARR = (TIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_ARR  ------------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__TIM1_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000102C) TIM Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM1_ARR >> 0) & 0xFFFFFFFF), ((TIM1_ARR = (TIM1_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_ARR_ARR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1_RCR  --------------------------------
// SVD Line: 7774

unsigned int TIM1_RCR __AT (0x40001030);



// --------------------------------  Field Item: TIM1_RCR_REP  ------------------------------------
// SVD Line: 7782

//  <item> SFDITEM_FIELD__TIM1_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001030) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_RCR >> 0) & 0xFF), ((TIM1_RCR = (TIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_RCR  ------------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__TIM1_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001030) TIM Repeate Count Register </i>
//    <loc> ( (unsigned int)((TIM1_RCR >> 0) & 0xFFFFFFFF), ((TIM1_RCR = (TIM1_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR1  --------------------------------
// SVD Line: 7791

unsigned int TIM1_CCR1 __AT (0x40001034);



// -------------------------------  Field Item: TIM1_CCR1_CCR1  -----------------------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__TIM1_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001034) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR1 >> 0) & 0xFFFF), ((TIM1_CCR1 = (TIM1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR1  -----------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__TIM1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001034) Captuer/Compare Register1 </i>
//    <loc> ( (unsigned int)((TIM1_CCR1 >> 0) & 0xFFFFFFFF), ((TIM1_CCR1 = (TIM1_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR2  --------------------------------
// SVD Line: 7808

unsigned int TIM1_CCR2 __AT (0x40001038);



// -------------------------------  Field Item: TIM1_CCR2_CCR2  -----------------------------------
// SVD Line: 7816

//  <item> SFDITEM_FIELD__TIM1_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001038) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR2 >> 0) & 0xFFFF), ((TIM1_CCR2 = (TIM1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR2  -----------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__TIM1_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001038) Capture/Compare Register2 </i>
//    <loc> ( (unsigned int)((TIM1_CCR2 >> 0) & 0xFFFFFFFF), ((TIM1_CCR2 = (TIM1_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR3  --------------------------------
// SVD Line: 7825

unsigned int TIM1_CCR3 __AT (0x4000103C);



// -------------------------------  Field Item: TIM1_CCR3_CCR3  -----------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__TIM1_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000103C) Capture/Compare 3 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR3 >> 0) & 0xFFFF), ((TIM1_CCR3 = (TIM1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR3  -----------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__TIM1_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000103C) Capture/Compare Register3 </i>
//    <loc> ( (unsigned int)((TIM1_CCR3 >> 0) & 0xFFFFFFFF), ((TIM1_CCR3 = (TIM1_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_CCR4  --------------------------------
// SVD Line: 7842

unsigned int TIM1_CCR4 __AT (0x40001040);



// -------------------------------  Field Item: TIM1_CCR4_CCR4  -----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM1_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001040) Capture/Compare 4 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1_CCR4 >> 0) & 0xFFFF), ((TIM1_CCR4 = (TIM1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_CCR4  -----------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__TIM1_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001040) TIM Capture/Compare Register4 </i>
//    <loc> ( (unsigned int)((TIM1_CCR4 >> 0) & 0xFFFFFFFF), ((TIM1_CCR4 = (TIM1_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_CCR4_CCR4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1_BDTR  --------------------------------
// SVD Line: 7859

unsigned int TIM1_BDTR __AT (0x40001044);



// --------------------------------  Field Item: TIM1_BDTR_DTG  -----------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__TIM1_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001044) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1_BDTR >> 0) & 0xFF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_LOCK  -----------------------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__TIM1_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001044) \nLock Configuration\n0 : OFF = Lock off\n1 : LV1 = Lock level 1\n2 : LV2 = Lock level 2\n3 : LV3 = Lock level 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.9..8> LOCK
//        <0=> 0: OFF = Lock off
//        <1=> 1: LV1 = Lock level 1
//        <2=> 2: LV2 = Lock level 2
//        <3=> 3: LV3 = Lock level 3
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_OSSI  -----------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__TIM1_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001044) Off-state selection for Idle mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1_BDTR_OSSR  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__TIM1_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001044) Off-state selection for Run mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKE  -----------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001044) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_BKP  -----------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__TIM1_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001044) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_AOE  -----------------------------------
// SVD Line: 7931

//  <item> SFDITEM_FIELD__TIM1_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001044) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1_BDTR_MOE  -----------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__TIM1_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001044) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1_BDTR  -----------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__TIM1_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001044) TIM Brush and DEAD Register </i>
//    <loc> ( (unsigned int)((TIM1_BDTR >> 0) & 0xFFFFFFFF), ((TIM1_BDTR = (TIM1_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM1_BDTR_MOE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM1  -------------------------------------
// SVD Line: 7949

//  <view> TIM1
//    <name> TIM1 </name>
//    <item> SFDITEM_REG__TIM1_CR1 </item>
//    <item> SFDITEM_REG__TIM1_CR2 </item>
//    <item> SFDITEM_REG__TIM1_SMCR </item>
//    <item> SFDITEM_REG__TIM1_DIER </item>
//    <item> SFDITEM_REG__TIM1_SR </item>
//    <item> SFDITEM_REG__TIM1_EGR </item>
//    <item> SFDITEM_REG__TIM1_CCMR1_OUT </item>
//    <item> SFDITEM_REG__TIM1_CCMR1_IN </item>
//    <item> SFDITEM_REG__TIM1_CCMR2_OUT </item>
//    <item> SFDITEM_REG__TIM1_CCMR2_IN </item>
//    <item> SFDITEM_REG__TIM1_CCER </item>
//    <item> SFDITEM_REG__TIM1_CNT </item>
//    <item> SFDITEM_REG__TIM1_PSC </item>
//    <item> SFDITEM_REG__TIM1_ARR </item>
//    <item> SFDITEM_REG__TIM1_RCR </item>
//    <item> SFDITEM_REG__TIM1_CCR1 </item>
//    <item> SFDITEM_REG__TIM1_CCR2 </item>
//    <item> SFDITEM_REG__TIM1_CCR3 </item>
//    <item> SFDITEM_REG__TIM1_CCR4 </item>
//    <item> SFDITEM_REG__TIM1_BDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM1A_CR1  --------------------------------
// SVD Line: 6701

unsigned int TIM1A_CR1 __AT (0x40001200);



// --------------------------------  Field Item: TIM1A_CR1_CEN  -----------------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__TIM1A_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001200) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR1_UDIS  -----------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__TIM1A_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001200) Update Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_CR1_URS  -----------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__TIM1A_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001200) Update Request Source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_CR1_OPM  -----------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__TIM1A_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001200) One Pulse Mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_CR1_DIR  -----------------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__TIM1A_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001200) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_CR1_CMS  -----------------------------------
// SVD Line: 6744

//  <item> SFDITEM_FIELD__TIM1A_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40001200) Center-aligned mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CR1 >> 5) & 0x3), ((TIM1A_CR1 = (TIM1A_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR1_ARPE  -----------------------------------
// SVD Line: 6751

//  <item> SFDITEM_FIELD__TIM1A_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001200) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_CR1_CKD  -----------------------------------
// SVD Line: 6758

//  <item> SFDITEM_FIELD__TIM1A_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001200) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CR1 >> 8) & 0x3), ((TIM1A_CR1 = (TIM1A_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1A_CR1  -----------------------------------
// SVD Line: 6701

//  <rtree> SFDITEM_REG__TIM1A_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001200) TIM Control Register1 </i>
//    <loc> ( (unsigned int)((TIM1A_CR1 >> 0) & 0xFFFFFFFF), ((TIM1A_CR1 = (TIM1A_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM1A_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM1A_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM1A_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM1A_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM1A_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM1A_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM1A_CR1_CKD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_CR2  --------------------------------
// SVD Line: 6767

unsigned int TIM1A_CR2 __AT (0x40001204);



// -------------------------------  Field Item: TIM1A_CR2_CCPC  -----------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__TIM1A_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001204) CCPC </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_CCUS  -----------------------------------
// SVD Line: 6782

//  <item> SFDITEM_FIELD__TIM1A_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001204) Capture/compare control update selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_CR2_MMS  -----------------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__TIM1A_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001204) \nMMS\n0 : RESET = Reset\n1 : ENABLE = Enable\n2 : UPDATE = Update\n3 : CMP_PLUSE = Compare Pulse\n4 : OC1REF = OC1REF signal is used as trigger output\n5 : OC2REF = OC2REF signal is used as trigger output\n6 : OC3REF = OC3REF signal is used as trigger output\n7 : OC4REF = OC4REF signal is used as trigger output </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.6..4> MMS
//        <0=> 0: RESET = Reset
//        <1=> 1: ENABLE = Enable
//        <2=> 2: UPDATE = Update
//        <3=> 3: CMP_PLUSE = Compare Pulse
//        <4=> 4: OC1REF = OC1REF signal is used as trigger output
//        <5=> 5: OC2REF = OC2REF signal is used as trigger output
//        <6=> 6: OC3REF = OC3REF signal is used as trigger output
//        <7=> 7: OC4REF = OC4REF signal is used as trigger output
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_TI1S  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM1A_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001204) TI1S </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_OIS1  -----------------------------------
// SVD Line: 6845

//  <item> SFDITEM_FIELD__TIM1A_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001204) OIS1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_OIS1N  ----------------------------------
// SVD Line: 6852

//  <item> SFDITEM_FIELD__TIM1A_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001204) OIS1N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_OIS2  -----------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__TIM1A_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001204) OIS2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_OIS2N  ----------------------------------
// SVD Line: 6866

//  <item> SFDITEM_FIELD__TIM1A_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001204) OIS2N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_OIS3  -----------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__TIM1A_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001204) OIS3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_OIS3N  ----------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__TIM1A_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001204) OIS3N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CR2_OIS4  -----------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__TIM1A_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001204) OIS4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1A_CR2  -----------------------------------
// SVD Line: 6767

//  <rtree> SFDITEM_REG__TIM1A_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001204) TIM Control Register 2 </i>
//    <loc> ( (unsigned int)((TIM1A_CR2 >> 0) & 0xFFFFFFFF), ((TIM1A_CR2 = (TIM1A_CR2 & ~(0x7FF5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM1A_CR2_OIS4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_SMCR  -------------------------------
// SVD Line: 6896

unsigned int TIM1A_SMCR __AT (0x40001208);



// -------------------------------  Field Item: TIM1A_SMCR_SMS  -----------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__TIM1A_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001208) \nSlave mode selection\n0 : SLAVE_OFF = Slave mode disabled\n1 : ENCODER_MODE_1 = Encoder mode 1\n2 : ENCODER_MODE_2 = Encoder mode 2\n3 : ENCODER_MODE_3 = Encoder mode 3\n4 : RESET_MODE = Reset mode\n5 : GATED_MODE = Gated mode\n6 : TRIGGER_MODE = Trigger mode\n7 : EXT_CLK_MODE_1 = External Clock mode 1 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1A_SMCR ) </loc>
//      <o.2..0> SMS
//        <0=> 0: SLAVE_OFF = Slave mode disabled
//        <1=> 1: ENCODER_MODE_1 = Encoder mode 1
//        <2=> 2: ENCODER_MODE_2 = Encoder mode 2
//        <3=> 3: ENCODER_MODE_3 = Encoder mode 3
//        <4=> 4: RESET_MODE = Reset mode
//        <5=> 5: GATED_MODE = Gated mode
//        <6=> 6: TRIGGER_MODE = Trigger mode
//        <7=> 7: EXT_CLK_MODE_1 = External Clock mode 1
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_SMCR_TS  -----------------------------------
// SVD Line: 6953

//  <item> SFDITEM_FIELD__TIM1A_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001208) \nTrigger selection\n0 : ITR0 = Internal Trigger 0\n1 : ITR1 = Internal Trigger 1\n2 : ITR2 = Internal Trigger 2\n3 : ITR3 = Internal Trigger 3\n4 : TI1F_ED = TI1 Edge Detector\n5 : TI1FP1 = Filtered Timer Input 1\n6 : TI1FP2 = Filtered Timer Input 2\n7 : ETRF = External Trigger input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1A_SMCR ) </loc>
//      <o.6..4> TS
//        <0=> 0: ITR0 = Internal Trigger 0
//        <1=> 1: ITR1 = Internal Trigger 1
//        <2=> 2: ITR2 = Internal Trigger 2
//        <3=> 3: ITR3 = Internal Trigger 3
//        <4=> 4: TI1F_ED = TI1 Edge Detector
//        <5=> 5: TI1FP1 = Filtered Timer Input 1
//        <6=> 6: TI1FP2 = Filtered Timer Input 2
//        <7=> 7: ETRF = External Trigger input
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SMCR_MSM  -----------------------------------
// SVD Line: 7002

//  <item> SFDITEM_FIELD__TIM1A_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001208) MSM </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SMCR_ETF  -----------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__TIM1A_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001208) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_SMCR >> 8) & 0xF), ((TIM1A_SMCR = (TIM1A_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SMCR_ETPS  ----------------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__TIM1A_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001208) \nETPS\n0 : ETRP_DIV1 = ETRP frequency divided by 1\n1 : ETRP_DIV2 = ETRP frequency divided by 2\n2 : ETRP_DIV4 = ETRP frequency divided by 4\n3 : ETRP_DIV8 = ETRP frequency divided by 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1A_SMCR ) </loc>
//      <o.13..12> ETPS
//        <0=> 0: ETRP_DIV1 = ETRP frequency divided by 1
//        <1=> 1: ETRP_DIV2 = ETRP frequency divided by 2
//        <2=> 2: ETRP_DIV4 = ETRP frequency divided by 4
//        <3=> 3: ETRP_DIV8 = ETRP frequency divided by 8
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SMCR_ECE  -----------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__TIM1A_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001208) ECE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SMCR_ETP  -----------------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__TIM1A_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001208) ETP </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM1A_SMCR  -----------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__TIM1A_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001208) TIM Master mode Control Register </i>
//    <loc> ( (unsigned int)((TIM1A_SMCR >> 0) & 0xFFFFFFFF), ((TIM1A_SMCR = (TIM1A_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM1A_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM1A_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM1A_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM1A_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM1A_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM1A_SMCR_ETP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_DIER  -------------------------------
// SVD Line: 7061

unsigned int TIM1A_DIER __AT (0x4000120C);



// -------------------------------  Field Item: TIM1A_DIER_UIE  -----------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__TIM1A_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000120C) UIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_DIER_CC1IE  ----------------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__TIM1A_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000120C) CC1IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_DIER_CC2IE  ----------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM1A_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000120C) CC2IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_DIER_CC3IE  ----------------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__TIM1A_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000120C) CC3IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_DIER_CC4IE  ----------------------------------
// SVD Line: 7097

//  <item> SFDITEM_FIELD__TIM1A_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000120C) CC4IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_DIER_COMIE  ----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__TIM1A_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000120C) COMIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_DIER_TIE  -----------------------------------
// SVD Line: 7111

//  <item> SFDITEM_FIELD__TIM1A_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000120C) TIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_DIER_BIE  -----------------------------------
// SVD Line: 7118

//  <item> SFDITEM_FIELD__TIM1A_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000120C) Break interrupt enable (Advance Timer) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM1A_DIER  -----------------------------------
// SVD Line: 7061

//  <rtree> SFDITEM_REG__TIM1A_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000120C) TIM Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((TIM1A_DIER >> 0) & 0xFFFFFFFF), ((TIM1A_DIER = (TIM1A_DIER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM1A_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM1A_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM1A_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM1A_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM1A_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM1A_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM1A_DIER_BIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1A_SR  --------------------------------
// SVD Line: 7127

unsigned int TIM1A_SR __AT (0x40001210);



// -------------------------------  Field Item: TIM1A_SR_CC4OF  -----------------------------------
// SVD Line: 7135

//  <item> SFDITEM_FIELD__TIM1A_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001210) CC4OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SR_CC3OF  -----------------------------------
// SVD Line: 7142

//  <item> SFDITEM_FIELD__TIM1A_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001210) CC3OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SR_CC2OF  -----------------------------------
// SVD Line: 7149

//  <item> SFDITEM_FIELD__TIM1A_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001210) CC2OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SR_CC1OF  -----------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__TIM1A_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001210) CC1OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_SR_BIF  ------------------------------------
// SVD Line: 7163

//  <item> SFDITEM_FIELD__TIM1A_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001210) BIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_SR_TIF  ------------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__TIM1A_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001210) TIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SR_COMIF  -----------------------------------
// SVD Line: 7177

//  <item> SFDITEM_FIELD__TIM1A_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001210) COMIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SR_CC4IF  -----------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__TIM1A_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001210) CC4IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SR_CC3IF  -----------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM1A_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001210) CC3IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SR_CC2IF  -----------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__TIM1A_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001210) CC2IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_SR_CC1IF  -----------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__TIM1A_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001210) CC1IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_SR_UIF  ------------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__TIM1A_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001210) UIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1A_SR  ------------------------------------
// SVD Line: 7127

//  <rtree> SFDITEM_REG__TIM1A_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001210) TIM Status Register </i>
//    <loc> ( (unsigned int)((TIM1A_SR >> 0) & 0xFFFFFFFF), ((TIM1A_SR = (TIM1A_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM1A_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_EGR  --------------------------------
// SVD Line: 7221

unsigned int TIM1A_EGR __AT (0x40001214);



// --------------------------------  Field Item: TIM1A_EGR_BG  ------------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__TIM1A_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40001214) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_EGR_TG  ------------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__TIM1A_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40001214) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_EGR_COMG  -----------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__TIM1A_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40001214) Capture/Compare control update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_EGR_CC4G  -----------------------------------
// SVD Line: 7250

//  <item> SFDITEM_FIELD__TIM1A_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40001214) Capture/Compare 4 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_EGR_CC3G  -----------------------------------
// SVD Line: 7257

//  <item> SFDITEM_FIELD__TIM1A_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40001214) Capture/Compare 3 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_EGR_CC2G  -----------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM1A_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40001214) Capture/Compare 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_EGR_CC1G  -----------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__TIM1A_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40001214) Capture/Compare 1 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1A_EGR_UG  ------------------------------------
// SVD Line: 7278

//  <item> SFDITEM_FIELD__TIM1A_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001214) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1A_EGR  -----------------------------------
// SVD Line: 7221

//  <rtree> SFDITEM_REG__TIM1A_EGR
//    <name> EGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001214) TIM Event Trig Register </i>
//    <loc> ( (unsigned int)((TIM1A_EGR >> 0) & 0xFFFFFFFF), ((TIM1A_EGR = (TIM1A_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM1A_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM1A_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM1A_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM1A_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM1A_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM1A_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM1A_EGR_UG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1A_CCMR1_OUT  -----------------------------
// SVD Line: 7287

unsigned int TIM1A_CCMR1_OUT __AT (0x40001218);



// ----------------------------  Field Item: TIM1A_CCMR1_OUT_OC2CE  -------------------------------
// SVD Line: 7295

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001218) Output Compare 2 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR1_OUT ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_OC2M  --------------------------------
// SVD Line: 7302

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001218) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR1_OUT >> 12) & 0x7), ((TIM1A_CCMR1_OUT = (TIM1A_CCMR1_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_OC2PE  -------------------------------
// SVD Line: 7309

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001218) Output Compare 2 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR1_OUT ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_OC2FE  -------------------------------
// SVD Line: 7316

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001218) Output Compare 2 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR1_OUT ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_CC2S  --------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001218) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR1_OUT >> 8) & 0x3), ((TIM1A_CCMR1_OUT = (TIM1A_CCMR1_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_OC1CE  -------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001218) Output Compare 1 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR1_OUT ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_OC1M  --------------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001218) \nOutput Compare 1 mode\n0 : FROZEN = Frozen\n1 : CH1_ACTIVE = Set channel 1 to active level on match\n2 : CH1_INACTIVE = Set channel 1 to inactive level on match.\n3 : TOGGLE = Toggle\n4 : FORCE_INACTIVE = Force inactive level\n5 : FORCE_ACTIVE = Force active level\n6 : PWM_MODE1 = PWM mode 1\n7 : PWM_MODE2 = PWM mode 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1A_CCMR1_OUT ) </loc>
//      <o.6..4> OC1M
//        <0=> 0: FROZEN = Frozen
//        <1=> 1: CH1_ACTIVE = Set channel 1 to active level on match
//        <2=> 2: CH1_INACTIVE = Set channel 1 to inactive level on match.
//        <3=> 3: TOGGLE = Toggle
//        <4=> 4: FORCE_INACTIVE = Force inactive level
//        <5=> 5: FORCE_ACTIVE = Force active level
//        <6=> 6: PWM_MODE1 = PWM mode 1
//        <7=> 7: PWM_MODE2 = PWM mode 2
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_OC1PE  -------------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001218) Output Compare 1 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR1_OUT ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_OC1FE  -------------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001218) Output Compare 1 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR1_OUT ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_OUT_CC1S  --------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001218) Capture/Compare 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR1_OUT >> 0) & 0x3), ((TIM1A_CCMR1_OUT = (TIM1A_CCMR1_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM1A_CCMR1_OUT  --------------------------------
// SVD Line: 7287

//  <rtree> SFDITEM_REG__TIM1A_CCMR1_OUT
//    <name> CCMR1_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001218) TIM Capture/Compare Mode Register 1 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM1A_CCMR1_OUT >> 0) & 0xFFFFFFFF), ((TIM1A_CCMR1_OUT = (TIM1A_CCMR1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC2M </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC1M </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_OUT_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM1A_CCMR1_IN  -----------------------------
// SVD Line: 7409

unsigned int TIM1A_CCMR1_IN __AT (0x40001218);



// -----------------------------  Field Item: TIM1A_CCMR1_IN_IC2F  --------------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001218) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR1_IN >> 12) & 0xF), ((TIM1A_CCMR1_IN = (TIM1A_CCMR1_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_IN_IC2PSC  -------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001218) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR1_IN >> 10) & 0x3), ((TIM1A_CCMR1_IN = (TIM1A_CCMR1_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1A_CCMR1_IN_CC2S  --------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001218) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR1_IN >> 8) & 0x3), ((TIM1A_CCMR1_IN = (TIM1A_CCMR1_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1A_CCMR1_IN_IC1F  --------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001218) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR1_IN >> 4) & 0xF), ((TIM1A_CCMR1_IN = (TIM1A_CCMR1_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR1_IN_IC1PSC  -------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001218) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR1_IN >> 2) & 0x3), ((TIM1A_CCMR1_IN = (TIM1A_CCMR1_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1A_CCMR1_IN_CC1S  --------------------------------
// SVD Line: 7452

//  <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001218) \nCapture/Compare 1 Selection\n0 : OUTPUT = CC1 channel is configured as output\n1 : INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1\n2 : INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2\n3 : INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1A_CCMR1_IN ) </loc>
//      <o.1..0> CC1S
//        <0=> 0: OUTPUT = CC1 channel is configured as output
//        <1=> 1: INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1
//        <2=> 2: INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2
//        <3=> 3: INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIM1A_CCMR1_IN  ---------------------------------
// SVD Line: 7409

//  <rtree> SFDITEM_REG__TIM1A_CCMR1_IN
//    <name> CCMR1_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001218) TIM Capture/Compare Mode Register 1 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM1A_CCMR1_IN >> 0) & 0xFFFFFFFF), ((TIM1A_CCMR1_IN = (TIM1A_CCMR1_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_IC2F </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_IC1F </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR1_IN_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1A_CCMR2_OUT  -----------------------------
// SVD Line: 7483

unsigned int TIM1A_CCMR2_OUT __AT (0x4000121C);



// ----------------------------  Field Item: TIM1A_CCMR2_OUT_OC4CE  -------------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000121C) Output Compare 4 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR2_OUT ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_OC4M  --------------------------------
// SVD Line: 7498

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000121C) Output Compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_OUT >> 12) & 0x7), ((TIM1A_CCMR2_OUT = (TIM1A_CCMR2_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_OC4PE  -------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000121C) Output Compare 4 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR2_OUT ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_OC4FE  -------------------------------
// SVD Line: 7512

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000121C) Output Compare 4 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR2_OUT ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_CC4S  --------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000121C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_OUT >> 8) & 0x3), ((TIM1A_CCMR2_OUT = (TIM1A_CCMR2_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_OC3CE  -------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000121C) Output Compare 3 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR2_OUT ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_OC3M  --------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000121C) Output Compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_OUT >> 4) & 0x7), ((TIM1A_CCMR2_OUT = (TIM1A_CCMR2_OUT & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_OC3PE  -------------------------------
// SVD Line: 7540

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000121C) Output Compare 3 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR2_OUT ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_OC3FE  -------------------------------
// SVD Line: 7547

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000121C) Output Compare 3 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCMR2_OUT ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_OUT_CC3S  --------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000121C) Capture/Compare 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_OUT >> 0) & 0x3), ((TIM1A_CCMR2_OUT = (TIM1A_CCMR2_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM1A_CCMR2_OUT  --------------------------------
// SVD Line: 7483

//  <rtree> SFDITEM_REG__TIM1A_CCMR2_OUT
//    <name> CCMR2_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000121C) TIM Capture/Compare Mode Register 2 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM1A_CCMR2_OUT >> 0) & 0xFFFFFFFF), ((TIM1A_CCMR2_OUT = (TIM1A_CCMR2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC4M </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC3M </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_OUT_CC3S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM1A_CCMR2_IN  -----------------------------
// SVD Line: 7563

unsigned int TIM1A_CCMR2_IN __AT (0x4000121C);



// -----------------------------  Field Item: TIM1A_CCMR2_IN_IC4F  --------------------------------
// SVD Line: 7571

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000121C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_IN >> 12) & 0xF), ((TIM1A_CCMR2_IN = (TIM1A_CCMR2_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_IN_IC4PSC  -------------------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000121C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_IN >> 10) & 0x3), ((TIM1A_CCMR2_IN = (TIM1A_CCMR2_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1A_CCMR2_IN_CC4S  --------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000121C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_IN >> 8) & 0x3), ((TIM1A_CCMR2_IN = (TIM1A_CCMR2_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1A_CCMR2_IN_IC3F  --------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000121C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_IN >> 4) & 0xF), ((TIM1A_CCMR2_IN = (TIM1A_CCMR2_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1A_CCMR2_IN_IC3PSC  -------------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000121C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_IN >> 2) & 0x3), ((TIM1A_CCMR2_IN = (TIM1A_CCMR2_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1A_CCMR2_IN_CC3S  --------------------------------
// SVD Line: 7606

//  <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000121C) Capture/Compare 3 Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_CCMR2_IN >> 0) & 0x3), ((TIM1A_CCMR2_IN = (TIM1A_CCMR2_IN & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM1A_CCMR2_IN  ---------------------------------
// SVD Line: 7563

//  <rtree> SFDITEM_REG__TIM1A_CCMR2_IN
//    <name> CCMR2_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000121C) TIM Capture/Compare Mode Register 2 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM1A_CCMR2_IN >> 0) & 0xFFFFFFFF), ((TIM1A_CCMR2_IN = (TIM1A_CCMR2_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_IC4F </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_IC3F </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM1A_CCMR2_IN_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_CCER  -------------------------------
// SVD Line: 7615

unsigned int TIM1A_CCER __AT (0x40001220);



// -------------------------------  Field Item: TIM1A_CCER_CC4P  ----------------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001220) Capture/Compare 4 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CCER_CC4E  ----------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001220) Capture/Compare 4 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_CCER_CC3NP  ----------------------------------
// SVD Line: 7637

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001220) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_CCER_CC3NE  ----------------------------------
// SVD Line: 7644

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001220) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CCER_CC3P  ----------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001220) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CCER_CC3E  ----------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001220) Capture/Compare 3 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_CCER_CC2NP  ----------------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001220) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_CCER_CC2NE  ----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001220) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CCER_CC2P  ----------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001220) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CCER_CC2E  ----------------------------------
// SVD Line: 7686

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001220) Capture/Compare 2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_CCER_CC1NP  ----------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001220) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1A_CCER_CC1NE  ----------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001220) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CCER_CC1P  ----------------------------------
// SVD Line: 7707

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001220) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_CCER_CC1E  ----------------------------------
// SVD Line: 7714

//  <item> SFDITEM_FIELD__TIM1A_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001220) Capture/Compare 1 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM1A_CCER  -----------------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__TIM1A_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001220) TIM Captuer/Compare Enable Register </i>
//    <loc> ( (unsigned int)((TIM1A_CCER >> 0) & 0xFFFFFFFF), ((TIM1A_CCER = (TIM1A_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM1A_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_CNT  --------------------------------
// SVD Line: 7723

unsigned int TIM1A_CNT __AT (0x40001224);



// --------------------------------  Field Item: TIM1A_CNT_CNT  -----------------------------------
// SVD Line: 7731

//  <item> SFDITEM_FIELD__TIM1A_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001224) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1A_CNT >> 0) & 0xFFFF), ((TIM1A_CNT = (TIM1A_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1A_CNT  -----------------------------------
// SVD Line: 7723

//  <rtree> SFDITEM_REG__TIM1A_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001224) TIM Count </i>
//    <loc> ( (unsigned int)((TIM1A_CNT >> 0) & 0xFFFFFFFF), ((TIM1A_CNT = (TIM1A_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_PSC  --------------------------------
// SVD Line: 7740

unsigned int TIM1A_PSC __AT (0x40001228);



// --------------------------------  Field Item: TIM1A_PSC_PSC  -----------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__TIM1A_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001228) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1A_PSC >> 0) & 0xFFFF), ((TIM1A_PSC = (TIM1A_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1A_PSC  -----------------------------------
// SVD Line: 7740

//  <rtree> SFDITEM_REG__TIM1A_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001228) TIM Prescale Register </i>
//    <loc> ( (unsigned int)((TIM1A_PSC >> 0) & 0xFFFFFFFF), ((TIM1A_PSC = (TIM1A_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_ARR  --------------------------------
// SVD Line: 7757

unsigned int TIM1A_ARR __AT (0x4000122C);



// --------------------------------  Field Item: TIM1A_ARR_ARR  -----------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__TIM1A_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000122C) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1A_ARR >> 0) & 0xFFFF), ((TIM1A_ARR = (TIM1A_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1A_ARR  -----------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__TIM1A_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000122C) TIM Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM1A_ARR >> 0) & 0xFFFFFFFF), ((TIM1A_ARR = (TIM1A_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_RCR  --------------------------------
// SVD Line: 7774

unsigned int TIM1A_RCR __AT (0x40001230);



// --------------------------------  Field Item: TIM1A_RCR_REP  -----------------------------------
// SVD Line: 7782

//  <item> SFDITEM_FIELD__TIM1A_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001230) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_RCR >> 0) & 0xFF), ((TIM1A_RCR = (TIM1A_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1A_RCR  -----------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__TIM1A_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001230) TIM Repeate Count Register </i>
//    <loc> ( (unsigned int)((TIM1A_RCR >> 0) & 0xFFFFFFFF), ((TIM1A_RCR = (TIM1A_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_CCR1  -------------------------------
// SVD Line: 7791

unsigned int TIM1A_CCR1 __AT (0x40001234);



// -------------------------------  Field Item: TIM1A_CCR1_CCR1  ----------------------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__TIM1A_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001234) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1A_CCR1 >> 0) & 0xFFFF), ((TIM1A_CCR1 = (TIM1A_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM1A_CCR1  -----------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__TIM1A_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001234) Captuer/Compare Register1 </i>
//    <loc> ( (unsigned int)((TIM1A_CCR1 >> 0) & 0xFFFFFFFF), ((TIM1A_CCR1 = (TIM1A_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_CCR2  -------------------------------
// SVD Line: 7808

unsigned int TIM1A_CCR2 __AT (0x40001238);



// -------------------------------  Field Item: TIM1A_CCR2_CCR2  ----------------------------------
// SVD Line: 7816

//  <item> SFDITEM_FIELD__TIM1A_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001238) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1A_CCR2 >> 0) & 0xFFFF), ((TIM1A_CCR2 = (TIM1A_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM1A_CCR2  -----------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__TIM1A_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001238) Capture/Compare Register2 </i>
//    <loc> ( (unsigned int)((TIM1A_CCR2 >> 0) & 0xFFFFFFFF), ((TIM1A_CCR2 = (TIM1A_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_CCR3  -------------------------------
// SVD Line: 7825

unsigned int TIM1A_CCR3 __AT (0x4000123C);



// -------------------------------  Field Item: TIM1A_CCR3_CCR3  ----------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__TIM1A_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000123C) Capture/Compare 3 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1A_CCR3 >> 0) & 0xFFFF), ((TIM1A_CCR3 = (TIM1A_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM1A_CCR3  -----------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__TIM1A_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000123C) Capture/Compare Register3 </i>
//    <loc> ( (unsigned int)((TIM1A_CCR3 >> 0) & 0xFFFFFFFF), ((TIM1A_CCR3 = (TIM1A_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_CCR4  -------------------------------
// SVD Line: 7842

unsigned int TIM1A_CCR4 __AT (0x40001240);



// -------------------------------  Field Item: TIM1A_CCR4_CCR4  ----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM1A_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001240) Capture/Compare 4 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1A_CCR4 >> 0) & 0xFFFF), ((TIM1A_CCR4 = (TIM1A_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM1A_CCR4  -----------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__TIM1A_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001240) TIM Capture/Compare Register4 </i>
//    <loc> ( (unsigned int)((TIM1A_CCR4 >> 0) & 0xFFFFFFFF), ((TIM1A_CCR4 = (TIM1A_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_CCR4_CCR4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1A_BDTR  -------------------------------
// SVD Line: 7859

unsigned int TIM1A_BDTR __AT (0x40001244);



// -------------------------------  Field Item: TIM1A_BDTR_DTG  -----------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__TIM1A_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001244) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1A_BDTR >> 0) & 0xFF), ((TIM1A_BDTR = (TIM1A_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_BDTR_LOCK  ----------------------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__TIM1A_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001244) \nLock Configuration\n0 : OFF = Lock off\n1 : LV1 = Lock level 1\n2 : LV2 = Lock level 2\n3 : LV3 = Lock level 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1A_BDTR ) </loc>
//      <o.9..8> LOCK
//        <0=> 0: OFF = Lock off
//        <1=> 1: LV1 = Lock level 1
//        <2=> 2: LV2 = Lock level 2
//        <3=> 3: LV3 = Lock level 3
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_BDTR_OSSI  ----------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__TIM1A_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001244) Off-state selection for Idle mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_BDTR_OSSR  ----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__TIM1A_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001244) Off-state selection for Run mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_BDTR_BKE  -----------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__TIM1A_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001244) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_BDTR_BKP  -----------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__TIM1A_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001244) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_BDTR_AOE  -----------------------------------
// SVD Line: 7931

//  <item> SFDITEM_FIELD__TIM1A_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001244) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1A_BDTR_MOE  -----------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__TIM1A_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001244) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1A_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM1A_BDTR  -----------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__TIM1A_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001244) TIM Brush and DEAD Register </i>
//    <loc> ( (unsigned int)((TIM1A_BDTR >> 0) & 0xFFFFFFFF), ((TIM1A_BDTR = (TIM1A_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1A_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM1A_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM1A_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM1A_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM1A_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM1A_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM1A_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM1A_BDTR_MOE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM1A  -------------------------------------
// SVD Line: 7958

//  <view> TIM1A
//    <name> TIM1A </name>
//    <item> SFDITEM_REG__TIM1A_CR1 </item>
//    <item> SFDITEM_REG__TIM1A_CR2 </item>
//    <item> SFDITEM_REG__TIM1A_SMCR </item>
//    <item> SFDITEM_REG__TIM1A_DIER </item>
//    <item> SFDITEM_REG__TIM1A_SR </item>
//    <item> SFDITEM_REG__TIM1A_EGR </item>
//    <item> SFDITEM_REG__TIM1A_CCMR1_OUT </item>
//    <item> SFDITEM_REG__TIM1A_CCMR1_IN </item>
//    <item> SFDITEM_REG__TIM1A_CCMR2_OUT </item>
//    <item> SFDITEM_REG__TIM1A_CCMR2_IN </item>
//    <item> SFDITEM_REG__TIM1A_CCER </item>
//    <item> SFDITEM_REG__TIM1A_CNT </item>
//    <item> SFDITEM_REG__TIM1A_PSC </item>
//    <item> SFDITEM_REG__TIM1A_ARR </item>
//    <item> SFDITEM_REG__TIM1A_RCR </item>
//    <item> SFDITEM_REG__TIM1A_CCR1 </item>
//    <item> SFDITEM_REG__TIM1A_CCR2 </item>
//    <item> SFDITEM_REG__TIM1A_CCR3 </item>
//    <item> SFDITEM_REG__TIM1A_CCR4 </item>
//    <item> SFDITEM_REG__TIM1A_BDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM1B_CR1  --------------------------------
// SVD Line: 6701

unsigned int TIM1B_CR1 __AT (0x40001300);



// --------------------------------  Field Item: TIM1B_CR1_CEN  -----------------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__TIM1B_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001300) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR1_UDIS  -----------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__TIM1B_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001300) Update Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_CR1_URS  -----------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__TIM1B_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001300) Update Request Source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_CR1_OPM  -----------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__TIM1B_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001300) One Pulse Mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_CR1_DIR  -----------------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__TIM1B_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001300) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_CR1_CMS  -----------------------------------
// SVD Line: 6744

//  <item> SFDITEM_FIELD__TIM1B_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40001300) Center-aligned mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CR1 >> 5) & 0x3), ((TIM1B_CR1 = (TIM1B_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR1_ARPE  -----------------------------------
// SVD Line: 6751

//  <item> SFDITEM_FIELD__TIM1B_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001300) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_CR1_CKD  -----------------------------------
// SVD Line: 6758

//  <item> SFDITEM_FIELD__TIM1B_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001300) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CR1 >> 8) & 0x3), ((TIM1B_CR1 = (TIM1B_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1B_CR1  -----------------------------------
// SVD Line: 6701

//  <rtree> SFDITEM_REG__TIM1B_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001300) TIM Control Register1 </i>
//    <loc> ( (unsigned int)((TIM1B_CR1 >> 0) & 0xFFFFFFFF), ((TIM1B_CR1 = (TIM1B_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM1B_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM1B_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM1B_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM1B_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM1B_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM1B_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM1B_CR1_CKD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_CR2  --------------------------------
// SVD Line: 6767

unsigned int TIM1B_CR2 __AT (0x40001304);



// -------------------------------  Field Item: TIM1B_CR2_CCPC  -----------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__TIM1B_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001304) CCPC </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_CCUS  -----------------------------------
// SVD Line: 6782

//  <item> SFDITEM_FIELD__TIM1B_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001304) Capture/compare control update selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_CR2_MMS  -----------------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__TIM1B_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001304) \nMMS\n0 : RESET = Reset\n1 : ENABLE = Enable\n2 : UPDATE = Update\n3 : CMP_PLUSE = Compare Pulse\n4 : OC1REF = OC1REF signal is used as trigger output\n5 : OC2REF = OC2REF signal is used as trigger output\n6 : OC3REF = OC3REF signal is used as trigger output\n7 : OC4REF = OC4REF signal is used as trigger output </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.6..4> MMS
//        <0=> 0: RESET = Reset
//        <1=> 1: ENABLE = Enable
//        <2=> 2: UPDATE = Update
//        <3=> 3: CMP_PLUSE = Compare Pulse
//        <4=> 4: OC1REF = OC1REF signal is used as trigger output
//        <5=> 5: OC2REF = OC2REF signal is used as trigger output
//        <6=> 6: OC3REF = OC3REF signal is used as trigger output
//        <7=> 7: OC4REF = OC4REF signal is used as trigger output
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_TI1S  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM1B_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001304) TI1S </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_OIS1  -----------------------------------
// SVD Line: 6845

//  <item> SFDITEM_FIELD__TIM1B_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001304) OIS1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_OIS1N  ----------------------------------
// SVD Line: 6852

//  <item> SFDITEM_FIELD__TIM1B_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001304) OIS1N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_OIS2  -----------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__TIM1B_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001304) OIS2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_OIS2N  ----------------------------------
// SVD Line: 6866

//  <item> SFDITEM_FIELD__TIM1B_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001304) OIS2N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_OIS3  -----------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__TIM1B_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001304) OIS3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_OIS3N  ----------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__TIM1B_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001304) OIS3N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CR2_OIS4  -----------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__TIM1B_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001304) OIS4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1B_CR2  -----------------------------------
// SVD Line: 6767

//  <rtree> SFDITEM_REG__TIM1B_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001304) TIM Control Register 2 </i>
//    <loc> ( (unsigned int)((TIM1B_CR2 >> 0) & 0xFFFFFFFF), ((TIM1B_CR2 = (TIM1B_CR2 & ~(0x7FF5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM1B_CR2_OIS4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_SMCR  -------------------------------
// SVD Line: 6896

unsigned int TIM1B_SMCR __AT (0x40001308);



// -------------------------------  Field Item: TIM1B_SMCR_SMS  -----------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__TIM1B_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001308) \nSlave mode selection\n0 : SLAVE_OFF = Slave mode disabled\n1 : ENCODER_MODE_1 = Encoder mode 1\n2 : ENCODER_MODE_2 = Encoder mode 2\n3 : ENCODER_MODE_3 = Encoder mode 3\n4 : RESET_MODE = Reset mode\n5 : GATED_MODE = Gated mode\n6 : TRIGGER_MODE = Trigger mode\n7 : EXT_CLK_MODE_1 = External Clock mode 1 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1B_SMCR ) </loc>
//      <o.2..0> SMS
//        <0=> 0: SLAVE_OFF = Slave mode disabled
//        <1=> 1: ENCODER_MODE_1 = Encoder mode 1
//        <2=> 2: ENCODER_MODE_2 = Encoder mode 2
//        <3=> 3: ENCODER_MODE_3 = Encoder mode 3
//        <4=> 4: RESET_MODE = Reset mode
//        <5=> 5: GATED_MODE = Gated mode
//        <6=> 6: TRIGGER_MODE = Trigger mode
//        <7=> 7: EXT_CLK_MODE_1 = External Clock mode 1
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_SMCR_TS  -----------------------------------
// SVD Line: 6953

//  <item> SFDITEM_FIELD__TIM1B_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001308) \nTrigger selection\n0 : ITR0 = Internal Trigger 0\n1 : ITR1 = Internal Trigger 1\n2 : ITR2 = Internal Trigger 2\n3 : ITR3 = Internal Trigger 3\n4 : TI1F_ED = TI1 Edge Detector\n5 : TI1FP1 = Filtered Timer Input 1\n6 : TI1FP2 = Filtered Timer Input 2\n7 : ETRF = External Trigger input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1B_SMCR ) </loc>
//      <o.6..4> TS
//        <0=> 0: ITR0 = Internal Trigger 0
//        <1=> 1: ITR1 = Internal Trigger 1
//        <2=> 2: ITR2 = Internal Trigger 2
//        <3=> 3: ITR3 = Internal Trigger 3
//        <4=> 4: TI1F_ED = TI1 Edge Detector
//        <5=> 5: TI1FP1 = Filtered Timer Input 1
//        <6=> 6: TI1FP2 = Filtered Timer Input 2
//        <7=> 7: ETRF = External Trigger input
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SMCR_MSM  -----------------------------------
// SVD Line: 7002

//  <item> SFDITEM_FIELD__TIM1B_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001308) MSM </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SMCR_ETF  -----------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__TIM1B_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001308) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_SMCR >> 8) & 0xF), ((TIM1B_SMCR = (TIM1B_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SMCR_ETPS  ----------------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__TIM1B_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001308) \nETPS\n0 : ETRP_DIV1 = ETRP frequency divided by 1\n1 : ETRP_DIV2 = ETRP frequency divided by 2\n2 : ETRP_DIV4 = ETRP frequency divided by 4\n3 : ETRP_DIV8 = ETRP frequency divided by 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1B_SMCR ) </loc>
//      <o.13..12> ETPS
//        <0=> 0: ETRP_DIV1 = ETRP frequency divided by 1
//        <1=> 1: ETRP_DIV2 = ETRP frequency divided by 2
//        <2=> 2: ETRP_DIV4 = ETRP frequency divided by 4
//        <3=> 3: ETRP_DIV8 = ETRP frequency divided by 8
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SMCR_ECE  -----------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__TIM1B_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001308) ECE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SMCR_ETP  -----------------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__TIM1B_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001308) ETP </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM1B_SMCR  -----------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__TIM1B_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001308) TIM Master mode Control Register </i>
//    <loc> ( (unsigned int)((TIM1B_SMCR >> 0) & 0xFFFFFFFF), ((TIM1B_SMCR = (TIM1B_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM1B_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM1B_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM1B_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM1B_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM1B_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM1B_SMCR_ETP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_DIER  -------------------------------
// SVD Line: 7061

unsigned int TIM1B_DIER __AT (0x4000130C);



// -------------------------------  Field Item: TIM1B_DIER_UIE  -----------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__TIM1B_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000130C) UIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_DIER_CC1IE  ----------------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__TIM1B_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000130C) CC1IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_DIER_CC2IE  ----------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM1B_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000130C) CC2IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_DIER_CC3IE  ----------------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__TIM1B_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000130C) CC3IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_DIER_CC4IE  ----------------------------------
// SVD Line: 7097

//  <item> SFDITEM_FIELD__TIM1B_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000130C) CC4IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_DIER_COMIE  ----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__TIM1B_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000130C) COMIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_DIER_TIE  -----------------------------------
// SVD Line: 7111

//  <item> SFDITEM_FIELD__TIM1B_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000130C) TIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_DIER_BIE  -----------------------------------
// SVD Line: 7118

//  <item> SFDITEM_FIELD__TIM1B_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000130C) Break interrupt enable (Advance Timer) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM1B_DIER  -----------------------------------
// SVD Line: 7061

//  <rtree> SFDITEM_REG__TIM1B_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000130C) TIM Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((TIM1B_DIER >> 0) & 0xFFFFFFFF), ((TIM1B_DIER = (TIM1B_DIER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM1B_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM1B_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM1B_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM1B_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM1B_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM1B_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM1B_DIER_BIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM1B_SR  --------------------------------
// SVD Line: 7127

unsigned int TIM1B_SR __AT (0x40001310);



// -------------------------------  Field Item: TIM1B_SR_CC4OF  -----------------------------------
// SVD Line: 7135

//  <item> SFDITEM_FIELD__TIM1B_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001310) CC4OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SR_CC3OF  -----------------------------------
// SVD Line: 7142

//  <item> SFDITEM_FIELD__TIM1B_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001310) CC3OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SR_CC2OF  -----------------------------------
// SVD Line: 7149

//  <item> SFDITEM_FIELD__TIM1B_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001310) CC2OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SR_CC1OF  -----------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__TIM1B_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001310) CC1OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_SR_BIF  ------------------------------------
// SVD Line: 7163

//  <item> SFDITEM_FIELD__TIM1B_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001310) BIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_SR_TIF  ------------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__TIM1B_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001310) TIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SR_COMIF  -----------------------------------
// SVD Line: 7177

//  <item> SFDITEM_FIELD__TIM1B_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001310) COMIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SR_CC4IF  -----------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__TIM1B_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001310) CC4IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SR_CC3IF  -----------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM1B_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001310) CC3IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SR_CC2IF  -----------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__TIM1B_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001310) CC2IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_SR_CC1IF  -----------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__TIM1B_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001310) CC1IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_SR_UIF  ------------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__TIM1B_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001310) UIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1B_SR  ------------------------------------
// SVD Line: 7127

//  <rtree> SFDITEM_REG__TIM1B_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001310) TIM Status Register </i>
//    <loc> ( (unsigned int)((TIM1B_SR >> 0) & 0xFFFFFFFF), ((TIM1B_SR = (TIM1B_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM1B_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_EGR  --------------------------------
// SVD Line: 7221

unsigned int TIM1B_EGR __AT (0x40001314);



// --------------------------------  Field Item: TIM1B_EGR_BG  ------------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__TIM1B_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40001314) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_EGR_TG  ------------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__TIM1B_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40001314) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_EGR_COMG  -----------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__TIM1B_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40001314) Capture/Compare control update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_EGR_CC4G  -----------------------------------
// SVD Line: 7250

//  <item> SFDITEM_FIELD__TIM1B_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40001314) Capture/Compare 4 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_EGR_CC3G  -----------------------------------
// SVD Line: 7257

//  <item> SFDITEM_FIELD__TIM1B_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40001314) Capture/Compare 3 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_EGR_CC2G  -----------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM1B_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40001314) Capture/Compare 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_EGR_CC1G  -----------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__TIM1B_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40001314) Capture/Compare 1 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM1B_EGR_UG  ------------------------------------
// SVD Line: 7278

//  <item> SFDITEM_FIELD__TIM1B_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40001314) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM1B_EGR  -----------------------------------
// SVD Line: 7221

//  <rtree> SFDITEM_REG__TIM1B_EGR
//    <name> EGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001314) TIM Event Trig Register </i>
//    <loc> ( (unsigned int)((TIM1B_EGR >> 0) & 0xFFFFFFFF), ((TIM1B_EGR = (TIM1B_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM1B_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM1B_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM1B_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM1B_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM1B_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM1B_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM1B_EGR_UG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1B_CCMR1_OUT  -----------------------------
// SVD Line: 7287

unsigned int TIM1B_CCMR1_OUT __AT (0x40001318);



// ----------------------------  Field Item: TIM1B_CCMR1_OUT_OC2CE  -------------------------------
// SVD Line: 7295

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001318) Output Compare 2 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR1_OUT ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_OC2M  --------------------------------
// SVD Line: 7302

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001318) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR1_OUT >> 12) & 0x7), ((TIM1B_CCMR1_OUT = (TIM1B_CCMR1_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_OC2PE  -------------------------------
// SVD Line: 7309

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001318) Output Compare 2 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR1_OUT ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_OC2FE  -------------------------------
// SVD Line: 7316

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001318) Output Compare 2 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR1_OUT ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_CC2S  --------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001318) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR1_OUT >> 8) & 0x3), ((TIM1B_CCMR1_OUT = (TIM1B_CCMR1_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_OC1CE  -------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001318) Output Compare 1 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR1_OUT ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_OC1M  --------------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001318) \nOutput Compare 1 mode\n0 : FROZEN = Frozen\n1 : CH1_ACTIVE = Set channel 1 to active level on match\n2 : CH1_INACTIVE = Set channel 1 to inactive level on match.\n3 : TOGGLE = Toggle\n4 : FORCE_INACTIVE = Force inactive level\n5 : FORCE_ACTIVE = Force active level\n6 : PWM_MODE1 = PWM mode 1\n7 : PWM_MODE2 = PWM mode 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1B_CCMR1_OUT ) </loc>
//      <o.6..4> OC1M
//        <0=> 0: FROZEN = Frozen
//        <1=> 1: CH1_ACTIVE = Set channel 1 to active level on match
//        <2=> 2: CH1_INACTIVE = Set channel 1 to inactive level on match.
//        <3=> 3: TOGGLE = Toggle
//        <4=> 4: FORCE_INACTIVE = Force inactive level
//        <5=> 5: FORCE_ACTIVE = Force active level
//        <6=> 6: PWM_MODE1 = PWM mode 1
//        <7=> 7: PWM_MODE2 = PWM mode 2
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_OC1PE  -------------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001318) Output Compare 1 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR1_OUT ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_OC1FE  -------------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001318) Output Compare 1 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR1_OUT ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_OUT_CC1S  --------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001318) Capture/Compare 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR1_OUT >> 0) & 0x3), ((TIM1B_CCMR1_OUT = (TIM1B_CCMR1_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM1B_CCMR1_OUT  --------------------------------
// SVD Line: 7287

//  <rtree> SFDITEM_REG__TIM1B_CCMR1_OUT
//    <name> CCMR1_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001318) TIM Capture/Compare Mode Register 1 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM1B_CCMR1_OUT >> 0) & 0xFFFFFFFF), ((TIM1B_CCMR1_OUT = (TIM1B_CCMR1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC2M </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC1M </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_OUT_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM1B_CCMR1_IN  -----------------------------
// SVD Line: 7409

unsigned int TIM1B_CCMR1_IN __AT (0x40001318);



// -----------------------------  Field Item: TIM1B_CCMR1_IN_IC2F  --------------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001318) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR1_IN >> 12) & 0xF), ((TIM1B_CCMR1_IN = (TIM1B_CCMR1_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_IN_IC2PSC  -------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001318) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR1_IN >> 10) & 0x3), ((TIM1B_CCMR1_IN = (TIM1B_CCMR1_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1B_CCMR1_IN_CC2S  --------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001318) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR1_IN >> 8) & 0x3), ((TIM1B_CCMR1_IN = (TIM1B_CCMR1_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1B_CCMR1_IN_IC1F  --------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001318) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR1_IN >> 4) & 0xF), ((TIM1B_CCMR1_IN = (TIM1B_CCMR1_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR1_IN_IC1PSC  -------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001318) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR1_IN >> 2) & 0x3), ((TIM1B_CCMR1_IN = (TIM1B_CCMR1_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1B_CCMR1_IN_CC1S  --------------------------------
// SVD Line: 7452

//  <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001318) \nCapture/Compare 1 Selection\n0 : OUTPUT = CC1 channel is configured as output\n1 : INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1\n2 : INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2\n3 : INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1B_CCMR1_IN ) </loc>
//      <o.1..0> CC1S
//        <0=> 0: OUTPUT = CC1 channel is configured as output
//        <1=> 1: INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1
//        <2=> 2: INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2
//        <3=> 3: INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIM1B_CCMR1_IN  ---------------------------------
// SVD Line: 7409

//  <rtree> SFDITEM_REG__TIM1B_CCMR1_IN
//    <name> CCMR1_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001318) TIM Capture/Compare Mode Register 1 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM1B_CCMR1_IN >> 0) & 0xFFFFFFFF), ((TIM1B_CCMR1_IN = (TIM1B_CCMR1_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_IC2F </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_CC2S </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_IC1F </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR1_IN_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM1B_CCMR2_OUT  -----------------------------
// SVD Line: 7483

unsigned int TIM1B_CCMR2_OUT __AT (0x4000131C);



// ----------------------------  Field Item: TIM1B_CCMR2_OUT_OC4CE  -------------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000131C) Output Compare 4 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR2_OUT ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_OC4M  --------------------------------
// SVD Line: 7498

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4000131C) Output Compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_OUT >> 12) & 0x7), ((TIM1B_CCMR2_OUT = (TIM1B_CCMR2_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_OC4PE  -------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000131C) Output Compare 4 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR2_OUT ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_OC4FE  -------------------------------
// SVD Line: 7512

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000131C) Output Compare 4 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR2_OUT ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_CC4S  --------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000131C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_OUT >> 8) & 0x3), ((TIM1B_CCMR2_OUT = (TIM1B_CCMR2_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_OC3CE  -------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000131C) Output Compare 3 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR2_OUT ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_OC3M  --------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000131C) Output Compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_OUT >> 4) & 0x7), ((TIM1B_CCMR2_OUT = (TIM1B_CCMR2_OUT & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_OC3PE  -------------------------------
// SVD Line: 7540

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000131C) Output Compare 3 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR2_OUT ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_OC3FE  -------------------------------
// SVD Line: 7547

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000131C) Output Compare 3 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCMR2_OUT ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_OUT_CC3S  --------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000131C) Capture/Compare 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_OUT >> 0) & 0x3), ((TIM1B_CCMR2_OUT = (TIM1B_CCMR2_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM1B_CCMR2_OUT  --------------------------------
// SVD Line: 7483

//  <rtree> SFDITEM_REG__TIM1B_CCMR2_OUT
//    <name> CCMR2_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000131C) TIM Capture/Compare Mode Register 2 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM1B_CCMR2_OUT >> 0) & 0xFFFFFFFF), ((TIM1B_CCMR2_OUT = (TIM1B_CCMR2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC4M </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC3M </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_OUT_CC3S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM1B_CCMR2_IN  -----------------------------
// SVD Line: 7563

unsigned int TIM1B_CCMR2_IN __AT (0x4000131C);



// -----------------------------  Field Item: TIM1B_CCMR2_IN_IC4F  --------------------------------
// SVD Line: 7571

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000131C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_IN >> 12) & 0xF), ((TIM1B_CCMR2_IN = (TIM1B_CCMR2_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_IN_IC4PSC  -------------------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000131C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_IN >> 10) & 0x3), ((TIM1B_CCMR2_IN = (TIM1B_CCMR2_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1B_CCMR2_IN_CC4S  --------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000131C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_IN >> 8) & 0x3), ((TIM1B_CCMR2_IN = (TIM1B_CCMR2_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1B_CCMR2_IN_IC3F  --------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000131C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_IN >> 4) & 0xF), ((TIM1B_CCMR2_IN = (TIM1B_CCMR2_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM1B_CCMR2_IN_IC3PSC  -------------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000131C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_IN >> 2) & 0x3), ((TIM1B_CCMR2_IN = (TIM1B_CCMR2_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM1B_CCMR2_IN_CC3S  --------------------------------
// SVD Line: 7606

//  <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000131C) Capture/Compare 3 Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_CCMR2_IN >> 0) & 0x3), ((TIM1B_CCMR2_IN = (TIM1B_CCMR2_IN & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM1B_CCMR2_IN  ---------------------------------
// SVD Line: 7563

//  <rtree> SFDITEM_REG__TIM1B_CCMR2_IN
//    <name> CCMR2_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000131C) TIM Capture/Compare Mode Register 2 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM1B_CCMR2_IN >> 0) & 0xFFFFFFFF), ((TIM1B_CCMR2_IN = (TIM1B_CCMR2_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_IC4F </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_CC4S </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_IC3F </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM1B_CCMR2_IN_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_CCER  -------------------------------
// SVD Line: 7615

unsigned int TIM1B_CCER __AT (0x40001320);



// -------------------------------  Field Item: TIM1B_CCER_CC4P  ----------------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001320) Capture/Compare 4 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CCER_CC4E  ----------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001320) Capture/Compare 4 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_CCER_CC3NP  ----------------------------------
// SVD Line: 7637

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001320) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_CCER_CC3NE  ----------------------------------
// SVD Line: 7644

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001320) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CCER_CC3P  ----------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001320) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CCER_CC3E  ----------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001320) Capture/Compare 3 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_CCER_CC2NP  ----------------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001320) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_CCER_CC2NE  ----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001320) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CCER_CC2P  ----------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001320) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CCER_CC2E  ----------------------------------
// SVD Line: 7686

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001320) Capture/Compare 2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_CCER_CC1NP  ----------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001320) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM1B_CCER_CC1NE  ----------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001320) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CCER_CC1P  ----------------------------------
// SVD Line: 7707

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001320) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_CCER_CC1E  ----------------------------------
// SVD Line: 7714

//  <item> SFDITEM_FIELD__TIM1B_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001320) Capture/Compare 1 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM1B_CCER  -----------------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__TIM1B_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001320) TIM Captuer/Compare Enable Register </i>
//    <loc> ( (unsigned int)((TIM1B_CCER >> 0) & 0xFFFFFFFF), ((TIM1B_CCER = (TIM1B_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM1B_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_CNT  --------------------------------
// SVD Line: 7723

unsigned int TIM1B_CNT __AT (0x40001324);



// --------------------------------  Field Item: TIM1B_CNT_CNT  -----------------------------------
// SVD Line: 7731

//  <item> SFDITEM_FIELD__TIM1B_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001324) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1B_CNT >> 0) & 0xFFFF), ((TIM1B_CNT = (TIM1B_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1B_CNT  -----------------------------------
// SVD Line: 7723

//  <rtree> SFDITEM_REG__TIM1B_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001324) TIM Count </i>
//    <loc> ( (unsigned int)((TIM1B_CNT >> 0) & 0xFFFFFFFF), ((TIM1B_CNT = (TIM1B_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_PSC  --------------------------------
// SVD Line: 7740

unsigned int TIM1B_PSC __AT (0x40001328);



// --------------------------------  Field Item: TIM1B_PSC_PSC  -----------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__TIM1B_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001328) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1B_PSC >> 0) & 0xFFFF), ((TIM1B_PSC = (TIM1B_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1B_PSC  -----------------------------------
// SVD Line: 7740

//  <rtree> SFDITEM_REG__TIM1B_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001328) TIM Prescale Register </i>
//    <loc> ( (unsigned int)((TIM1B_PSC >> 0) & 0xFFFFFFFF), ((TIM1B_PSC = (TIM1B_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_ARR  --------------------------------
// SVD Line: 7757

unsigned int TIM1B_ARR __AT (0x4000132C);



// --------------------------------  Field Item: TIM1B_ARR_ARR  -----------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__TIM1B_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000132C) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1B_ARR >> 0) & 0xFFFF), ((TIM1B_ARR = (TIM1B_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1B_ARR  -----------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__TIM1B_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000132C) TIM Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM1B_ARR >> 0) & 0xFFFFFFFF), ((TIM1B_ARR = (TIM1B_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_RCR  --------------------------------
// SVD Line: 7774

unsigned int TIM1B_RCR __AT (0x40001330);



// --------------------------------  Field Item: TIM1B_RCR_REP  -----------------------------------
// SVD Line: 7782

//  <item> SFDITEM_FIELD__TIM1B_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001330) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_RCR >> 0) & 0xFF), ((TIM1B_RCR = (TIM1B_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM1B_RCR  -----------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__TIM1B_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001330) TIM Repeate Count Register </i>
//    <loc> ( (unsigned int)((TIM1B_RCR >> 0) & 0xFFFFFFFF), ((TIM1B_RCR = (TIM1B_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_CCR1  -------------------------------
// SVD Line: 7791

unsigned int TIM1B_CCR1 __AT (0x40001334);



// -------------------------------  Field Item: TIM1B_CCR1_CCR1  ----------------------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__TIM1B_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001334) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1B_CCR1 >> 0) & 0xFFFF), ((TIM1B_CCR1 = (TIM1B_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM1B_CCR1  -----------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__TIM1B_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001334) Captuer/Compare Register1 </i>
//    <loc> ( (unsigned int)((TIM1B_CCR1 >> 0) & 0xFFFFFFFF), ((TIM1B_CCR1 = (TIM1B_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_CCR2  -------------------------------
// SVD Line: 7808

unsigned int TIM1B_CCR2 __AT (0x40001338);



// -------------------------------  Field Item: TIM1B_CCR2_CCR2  ----------------------------------
// SVD Line: 7816

//  <item> SFDITEM_FIELD__TIM1B_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001338) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1B_CCR2 >> 0) & 0xFFFF), ((TIM1B_CCR2 = (TIM1B_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM1B_CCR2  -----------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__TIM1B_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001338) Capture/Compare Register2 </i>
//    <loc> ( (unsigned int)((TIM1B_CCR2 >> 0) & 0xFFFFFFFF), ((TIM1B_CCR2 = (TIM1B_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_CCR3  -------------------------------
// SVD Line: 7825

unsigned int TIM1B_CCR3 __AT (0x4000133C);



// -------------------------------  Field Item: TIM1B_CCR3_CCR3  ----------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__TIM1B_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000133C) Capture/Compare 3 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1B_CCR3 >> 0) & 0xFFFF), ((TIM1B_CCR3 = (TIM1B_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM1B_CCR3  -----------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__TIM1B_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000133C) Capture/Compare Register3 </i>
//    <loc> ( (unsigned int)((TIM1B_CCR3 >> 0) & 0xFFFFFFFF), ((TIM1B_CCR3 = (TIM1B_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_CCR4  -------------------------------
// SVD Line: 7842

unsigned int TIM1B_CCR4 __AT (0x40001340);



// -------------------------------  Field Item: TIM1B_CCR4_CCR4  ----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM1B_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001340) Capture/Compare 4 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM1B_CCR4 >> 0) & 0xFFFF), ((TIM1B_CCR4 = (TIM1B_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM1B_CCR4  -----------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__TIM1B_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001340) TIM Capture/Compare Register4 </i>
//    <loc> ( (unsigned int)((TIM1B_CCR4 >> 0) & 0xFFFFFFFF), ((TIM1B_CCR4 = (TIM1B_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_CCR4_CCR4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM1B_BDTR  -------------------------------
// SVD Line: 7859

unsigned int TIM1B_BDTR __AT (0x40001344);



// -------------------------------  Field Item: TIM1B_BDTR_DTG  -----------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__TIM1B_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001344) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM1B_BDTR >> 0) & 0xFF), ((TIM1B_BDTR = (TIM1B_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_BDTR_LOCK  ----------------------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__TIM1B_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001344) \nLock Configuration\n0 : OFF = Lock off\n1 : LV1 = Lock level 1\n2 : LV2 = Lock level 2\n3 : LV3 = Lock level 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM1B_BDTR ) </loc>
//      <o.9..8> LOCK
//        <0=> 0: OFF = Lock off
//        <1=> 1: LV1 = Lock level 1
//        <2=> 2: LV2 = Lock level 2
//        <3=> 3: LV3 = Lock level 3
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_BDTR_OSSI  ----------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__TIM1B_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001344) Off-state selection for Idle mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_BDTR_OSSR  ----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__TIM1B_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001344) Off-state selection for Run mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_BDTR_BKE  -----------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__TIM1B_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001344) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_BDTR_BKP  -----------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__TIM1B_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001344) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_BDTR_AOE  -----------------------------------
// SVD Line: 7931

//  <item> SFDITEM_FIELD__TIM1B_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001344) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM1B_BDTR_MOE  -----------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__TIM1B_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001344) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM1B_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM1B_BDTR  -----------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__TIM1B_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001344) TIM Brush and DEAD Register </i>
//    <loc> ( (unsigned int)((TIM1B_BDTR >> 0) & 0xFFFFFFFF), ((TIM1B_BDTR = (TIM1B_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM1B_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM1B_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM1B_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM1B_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM1B_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM1B_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM1B_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM1B_BDTR_MOE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM1B  -------------------------------------
// SVD Line: 7967

//  <view> TIM1B
//    <name> TIM1B </name>
//    <item> SFDITEM_REG__TIM1B_CR1 </item>
//    <item> SFDITEM_REG__TIM1B_CR2 </item>
//    <item> SFDITEM_REG__TIM1B_SMCR </item>
//    <item> SFDITEM_REG__TIM1B_DIER </item>
//    <item> SFDITEM_REG__TIM1B_SR </item>
//    <item> SFDITEM_REG__TIM1B_EGR </item>
//    <item> SFDITEM_REG__TIM1B_CCMR1_OUT </item>
//    <item> SFDITEM_REG__TIM1B_CCMR1_IN </item>
//    <item> SFDITEM_REG__TIM1B_CCMR2_OUT </item>
//    <item> SFDITEM_REG__TIM1B_CCMR2_IN </item>
//    <item> SFDITEM_REG__TIM1B_CCER </item>
//    <item> SFDITEM_REG__TIM1B_CNT </item>
//    <item> SFDITEM_REG__TIM1B_PSC </item>
//    <item> SFDITEM_REG__TIM1B_ARR </item>
//    <item> SFDITEM_REG__TIM1B_RCR </item>
//    <item> SFDITEM_REG__TIM1B_CCR1 </item>
//    <item> SFDITEM_REG__TIM1B_CCR2 </item>
//    <item> SFDITEM_REG__TIM1B_CCR3 </item>
//    <item> SFDITEM_REG__TIM1B_CCR4 </item>
//    <item> SFDITEM_REG__TIM1B_BDTR </item>
//  </view>
//  


// -----------------------------  Register Item Address: TIM2_CR1  --------------------------------
// SVD Line: 6701

unsigned int TIM2_CR1 __AT (0x40003C00);



// --------------------------------  Field Item: TIM2_CR1_CEN  ------------------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__TIM2_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003C00) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_UDIS  -----------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__TIM2_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003C00) Update Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_URS  ------------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__TIM2_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C00) Update Request Source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_OPM  ------------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__TIM2_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003C00) One Pulse Mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_DIR  ------------------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__TIM2_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003C00) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_CMS  ------------------------------------
// SVD Line: 6744

//  <item> SFDITEM_FIELD__TIM2_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40003C00) Center-aligned mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CR1 >> 5) & 0x3), ((TIM2_CR1 = (TIM2_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_ARPE  -----------------------------------
// SVD Line: 6751

//  <item> SFDITEM_FIELD__TIM2_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C00) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR1_CKD  ------------------------------------
// SVD Line: 6758

//  <item> SFDITEM_FIELD__TIM2_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003C00) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CR1 >> 8) & 0x3), ((TIM2_CR1 = (TIM2_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CR1  ------------------------------------
// SVD Line: 6701

//  <rtree> SFDITEM_REG__TIM2_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C00) TIM Control Register1 </i>
//    <loc> ( (unsigned int)((TIM2_CR1 >> 0) & 0xFFFFFFFF), ((TIM2_CR1 = (TIM2_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM2_CR1_CKD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_CR2  --------------------------------
// SVD Line: 6767

unsigned int TIM2_CR2 __AT (0x40003C04);



// --------------------------------  Field Item: TIM2_CR2_CCPC  -----------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__TIM2_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003C04) CCPC </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_CCUS  -----------------------------------
// SVD Line: 6782

//  <item> SFDITEM_FIELD__TIM2_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C04) Capture/compare control update selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_MMS  ------------------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__TIM2_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003C04) \nMMS\n0 : RESET = Reset\n1 : ENABLE = Enable\n2 : UPDATE = Update\n3 : CMP_PLUSE = Compare Pulse\n4 : OC1REF = OC1REF signal is used as trigger output\n5 : OC2REF = OC2REF signal is used as trigger output\n6 : OC3REF = OC3REF signal is used as trigger output\n7 : OC4REF = OC4REF signal is used as trigger output </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.6..4> MMS
//        <0=> 0: RESET = Reset
//        <1=> 1: ENABLE = Enable
//        <2=> 2: UPDATE = Update
//        <3=> 3: CMP_PLUSE = Compare Pulse
//        <4=> 4: OC1REF = OC1REF signal is used as trigger output
//        <5=> 5: OC2REF = OC2REF signal is used as trigger output
//        <6=> 6: OC3REF = OC3REF signal is used as trigger output
//        <7=> 7: OC4REF = OC4REF signal is used as trigger output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_TI1S  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM2_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C04) TI1S </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_OIS1  -----------------------------------
// SVD Line: 6845

//  <item> SFDITEM_FIELD__TIM2_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003C04) OIS1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CR2_OIS1N  -----------------------------------
// SVD Line: 6852

//  <item> SFDITEM_FIELD__TIM2_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003C04) OIS1N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_OIS2  -----------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__TIM2_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003C04) OIS2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CR2_OIS2N  -----------------------------------
// SVD Line: 6866

//  <item> SFDITEM_FIELD__TIM2_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003C04) OIS2N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_OIS3  -----------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__TIM2_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003C04) OIS3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CR2_OIS3N  -----------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__TIM2_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003C04) OIS3N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_CR2_OIS4  -----------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__TIM2_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003C04) OIS4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CR2  ------------------------------------
// SVD Line: 6767

//  <rtree> SFDITEM_REG__TIM2_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C04) TIM Control Register 2 </i>
//    <loc> ( (unsigned int)((TIM2_CR2 >> 0) & 0xFFFFFFFF), ((TIM2_CR2 = (TIM2_CR2 & ~(0x7FF5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM2_CR2_OIS4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_SMCR  --------------------------------
// SVD Line: 6896

unsigned int TIM2_SMCR __AT (0x40003C08);



// --------------------------------  Field Item: TIM2_SMCR_SMS  -----------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__TIM2_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003C08) \nSlave mode selection\n0 : SLAVE_OFF = Slave mode disabled\n1 : ENCODER_MODE_1 = Encoder mode 1\n2 : ENCODER_MODE_2 = Encoder mode 2\n3 : ENCODER_MODE_3 = Encoder mode 3\n4 : RESET_MODE = Reset mode\n5 : GATED_MODE = Gated mode\n6 : TRIGGER_MODE = Trigger mode\n7 : EXT_CLK_MODE_1 = External Clock mode 1 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.2..0> SMS
//        <0=> 0: SLAVE_OFF = Slave mode disabled
//        <1=> 1: ENCODER_MODE_1 = Encoder mode 1
//        <2=> 2: ENCODER_MODE_2 = Encoder mode 2
//        <3=> 3: ENCODER_MODE_3 = Encoder mode 3
//        <4=> 4: RESET_MODE = Reset mode
//        <5=> 5: GATED_MODE = Gated mode
//        <6=> 6: TRIGGER_MODE = Trigger mode
//        <7=> 7: EXT_CLK_MODE_1 = External Clock mode 1
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_TS  ------------------------------------
// SVD Line: 6953

//  <item> SFDITEM_FIELD__TIM2_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003C08) \nTrigger selection\n0 : ITR0 = Internal Trigger 0\n1 : ITR1 = Internal Trigger 1\n2 : ITR2 = Internal Trigger 2\n3 : ITR3 = Internal Trigger 3\n4 : TI1F_ED = TI1 Edge Detector\n5 : TI1FP1 = Filtered Timer Input 1\n6 : TI1FP2 = Filtered Timer Input 2\n7 : ETRF = External Trigger input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.6..4> TS
//        <0=> 0: ITR0 = Internal Trigger 0
//        <1=> 1: ITR1 = Internal Trigger 1
//        <2=> 2: ITR2 = Internal Trigger 2
//        <3=> 3: ITR3 = Internal Trigger 3
//        <4=> 4: TI1F_ED = TI1 Edge Detector
//        <5=> 5: TI1FP1 = Filtered Timer Input 1
//        <6=> 6: TI1FP2 = Filtered Timer Input 2
//        <7=> 7: ETRF = External Trigger input
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_MSM  -----------------------------------
// SVD Line: 7002

//  <item> SFDITEM_FIELD__TIM2_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C08) MSM </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_ETF  -----------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40003C08) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_SMCR >> 8) & 0xF), ((TIM2_SMCR = (TIM2_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2_SMCR_ETPS  -----------------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003C08) \nETPS\n0 : ETRP_DIV1 = ETRP frequency divided by 1\n1 : ETRP_DIV2 = ETRP frequency divided by 2\n2 : ETRP_DIV4 = ETRP frequency divided by 4\n3 : ETRP_DIV8 = ETRP frequency divided by 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.13..12> ETPS
//        <0=> 0: ETRP_DIV1 = ETRP frequency divided by 1
//        <1=> 1: ETRP_DIV2 = ETRP frequency divided by 2
//        <2=> 2: ETRP_DIV4 = ETRP frequency divided by 4
//        <3=> 3: ETRP_DIV8 = ETRP frequency divided by 8
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_ECE  -----------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__TIM2_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003C08) ECE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SMCR_ETP  -----------------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__TIM2_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003C08) ETP </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_SMCR  -----------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__TIM2_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C08) TIM Master mode Control Register </i>
//    <loc> ( (unsigned int)((TIM2_SMCR >> 0) & 0xFFFFFFFF), ((TIM2_SMCR = (TIM2_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM2_SMCR_ETP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_DIER  --------------------------------
// SVD Line: 7061

unsigned int TIM2_DIER __AT (0x40003C0C);



// --------------------------------  Field Item: TIM2_DIER_UIE  -----------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__TIM2_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003C0C) UIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC1IE  ----------------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__TIM2_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003C0C) CC1IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC2IE  ----------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM2_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C0C) CC2IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC3IE  ----------------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__TIM2_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003C0C) CC3IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_CC4IE  ----------------------------------
// SVD Line: 7097

//  <item> SFDITEM_FIELD__TIM2_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003C0C) CC4IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_DIER_COMIE  ----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__TIM2_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003C0C) COMIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DIER_TIE  -----------------------------------
// SVD Line: 7111

//  <item> SFDITEM_FIELD__TIM2_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003C0C) TIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_DIER_BIE  -----------------------------------
// SVD Line: 7118

//  <item> SFDITEM_FIELD__TIM2_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C0C) Break interrupt enable (Advance Timer) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_DIER  -----------------------------------
// SVD Line: 7061

//  <rtree> SFDITEM_REG__TIM2_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C0C) TIM Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((TIM2_DIER >> 0) & 0xFFFFFFFF), ((TIM2_DIER = (TIM2_DIER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM2_DIER_BIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_SR  ---------------------------------
// SVD Line: 7127

unsigned int TIM2_SR __AT (0x40003C10);



// --------------------------------  Field Item: TIM2_SR_CC4OF  -----------------------------------
// SVD Line: 7135

//  <item> SFDITEM_FIELD__TIM2_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003C10) CC4OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC3OF  -----------------------------------
// SVD Line: 7142

//  <item> SFDITEM_FIELD__TIM2_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003C10) CC3OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC2OF  -----------------------------------
// SVD Line: 7149

//  <item> SFDITEM_FIELD__TIM2_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003C10) CC2OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC1OF  -----------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__TIM2_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003C10) CC1OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_SR_BIF  ------------------------------------
// SVD Line: 7163

//  <item> SFDITEM_FIELD__TIM2_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C10) BIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_SR_TIF  ------------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__TIM2_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003C10) TIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_COMIF  -----------------------------------
// SVD Line: 7177

//  <item> SFDITEM_FIELD__TIM2_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003C10) COMIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC4IF  -----------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__TIM2_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003C10) CC4IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC3IF  -----------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM2_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003C10) CC3IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC2IF  -----------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__TIM2_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C10) CC2IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_SR_CC1IF  -----------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__TIM2_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003C10) CC1IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_SR_UIF  ------------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__TIM2_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003C10) UIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: TIM2_SR  ------------------------------------
// SVD Line: 7127

//  <rtree> SFDITEM_REG__TIM2_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C10) TIM Status Register </i>
//    <loc> ( (unsigned int)((TIM2_SR >> 0) & 0xFFFFFFFF), ((TIM2_SR = (TIM2_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM2_SR_UIF </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_EGR  --------------------------------
// SVD Line: 7221

unsigned int TIM2_EGR __AT (0x40003C14);



// ---------------------------------  Field Item: TIM2_EGR_BG  ------------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__TIM2_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40003C14) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_EGR_TG  ------------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__TIM2_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40003C14) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_COMG  -----------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__TIM2_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40003C14) Capture/Compare control update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC4G  -----------------------------------
// SVD Line: 7250

//  <item> SFDITEM_FIELD__TIM2_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40003C14) Capture/Compare 4 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC3G  -----------------------------------
// SVD Line: 7257

//  <item> SFDITEM_FIELD__TIM2_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40003C14) Capture/Compare 3 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC2G  -----------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM2_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40003C14) Capture/Compare 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_EGR_CC1G  -----------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__TIM2_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40003C14) Capture/Compare 1 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: TIM2_EGR_UG  ------------------------------------
// SVD Line: 7278

//  <item> SFDITEM_FIELD__TIM2_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40003C14) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_EGR  ------------------------------------
// SVD Line: 7221

//  <rtree> SFDITEM_REG__TIM2_EGR
//    <name> EGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C14) TIM Event Trig Register </i>
//    <loc> ( (unsigned int)((TIM2_EGR >> 0) & 0xFFFFFFFF), ((TIM2_EGR = (TIM2_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM2_EGR_UG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2_CCMR1_OUT  -----------------------------
// SVD Line: 7287

unsigned int TIM2_CCMR1_OUT __AT (0x40003C18);



// ----------------------------  Field Item: TIM2_CCMR1_OUT_OC2CE  --------------------------------
// SVD Line: 7295

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003C18) Output Compare 2 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_OUT ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR1_OUT_OC2M  --------------------------------
// SVD Line: 7302

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40003C18) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_OUT >> 12) & 0x7), ((TIM2_CCMR1_OUT = (TIM2_CCMR1_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_OUT_OC2PE  --------------------------------
// SVD Line: 7309

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003C18) Output Compare 2 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_OUT ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_OUT_OC2FE  --------------------------------
// SVD Line: 7316

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003C18) Output Compare 2 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_OUT ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR1_OUT_CC2S  --------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003C18) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_OUT >> 8) & 0x3), ((TIM2_CCMR1_OUT = (TIM2_CCMR1_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_OUT_OC1CE  --------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C18) Output Compare 1 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_OUT ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR1_OUT_OC1M  --------------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003C18) \nOutput Compare 1 mode\n0 : FROZEN = Frozen\n1 : CH1_ACTIVE = Set channel 1 to active level on match\n2 : CH1_INACTIVE = Set channel 1 to inactive level on match.\n3 : TOGGLE = Toggle\n4 : FORCE_INACTIVE = Force inactive level\n5 : FORCE_ACTIVE = Force active level\n6 : PWM_MODE1 = PWM mode 1\n7 : PWM_MODE2 = PWM mode 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2_CCMR1_OUT ) </loc>
//      <o.6..4> OC1M
//        <0=> 0: FROZEN = Frozen
//        <1=> 1: CH1_ACTIVE = Set channel 1 to active level on match
//        <2=> 2: CH1_INACTIVE = Set channel 1 to inactive level on match.
//        <3=> 3: TOGGLE = Toggle
//        <4=> 4: FORCE_INACTIVE = Force inactive level
//        <5=> 5: FORCE_ACTIVE = Force active level
//        <6=> 6: PWM_MODE1 = PWM mode 1
//        <7=> 7: PWM_MODE2 = PWM mode 2
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_OUT_OC1PE  --------------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003C18) Output Compare 1 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_OUT ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_OUT_OC1FE  --------------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C18) Output Compare 1 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR1_OUT ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR1_OUT_CC1S  --------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003C18) Capture/Compare 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_OUT >> 0) & 0x3), ((TIM2_CCMR1_OUT = (TIM2_CCMR1_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2_CCMR1_OUT  ---------------------------------
// SVD Line: 7287

//  <rtree> SFDITEM_REG__TIM2_CCMR1_OUT
//    <name> CCMR1_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C18) TIM Capture/Compare Mode Register 1 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR1_OUT >> 0) & 0xFFFFFFFF), ((TIM2_CCMR1_OUT = (TIM2_CCMR1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC2M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC1M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_OUT_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2_CCMR1_IN  ------------------------------
// SVD Line: 7409

unsigned int TIM2_CCMR1_IN __AT (0x40003C18);



// -----------------------------  Field Item: TIM2_CCMR1_IN_IC2F  ---------------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__TIM2_CCMR1_IN_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40003C18) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_IN >> 12) & 0xF), ((TIM2_CCMR1_IN = (TIM2_CCMR1_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_IN_IC2PSC  --------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__TIM2_CCMR1_IN_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40003C18) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_IN >> 10) & 0x3), ((TIM2_CCMR1_IN = (TIM2_CCMR1_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR1_IN_CC2S  ---------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__TIM2_CCMR1_IN_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003C18) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_IN >> 8) & 0x3), ((TIM2_CCMR1_IN = (TIM2_CCMR1_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR1_IN_IC1F  ---------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__TIM2_CCMR1_IN_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003C18) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_IN >> 4) & 0xF), ((TIM2_CCMR1_IN = (TIM2_CCMR1_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR1_IN_IC1PSC  --------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__TIM2_CCMR1_IN_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40003C18) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR1_IN >> 2) & 0x3), ((TIM2_CCMR1_IN = (TIM2_CCMR1_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR1_IN_CC1S  ---------------------------------
// SVD Line: 7452

//  <item> SFDITEM_FIELD__TIM2_CCMR1_IN_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003C18) \nCapture/Compare 1 Selection\n0 : OUTPUT = CC1 channel is configured as output\n1 : INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1\n2 : INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2\n3 : INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2_CCMR1_IN ) </loc>
//      <o.1..0> CC1S
//        <0=> 0: OUTPUT = CC1 channel is configured as output
//        <1=> 1: INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1
//        <2=> 2: INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2
//        <3=> 3: INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIM2_CCMR1_IN  ---------------------------------
// SVD Line: 7409

//  <rtree> SFDITEM_REG__TIM2_CCMR1_IN
//    <name> CCMR1_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C18) TIM Capture/Compare Mode Register 1 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR1_IN >> 0) & 0xFFFFFFFF), ((TIM2_CCMR1_IN = (TIM2_CCMR1_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_IN_IC2F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_IN_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_IN_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_IN_IC1F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_IN_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR1_IN_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2_CCMR2_OUT  -----------------------------
// SVD Line: 7483

unsigned int TIM2_CCMR2_OUT __AT (0x40003C1C);



// ----------------------------  Field Item: TIM2_CCMR2_OUT_OC4CE  --------------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003C1C) Output Compare 4 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_OUT ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR2_OUT_OC4M  --------------------------------
// SVD Line: 7498

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40003C1C) Output Compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_OUT >> 12) & 0x7), ((TIM2_CCMR2_OUT = (TIM2_CCMR2_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_OUT_OC4PE  --------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003C1C) Output Compare 4 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_OUT ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_OUT_OC4FE  --------------------------------
// SVD Line: 7512

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003C1C) Output Compare 4 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_OUT ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR2_OUT_CC4S  --------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003C1C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_OUT >> 8) & 0x3), ((TIM2_CCMR2_OUT = (TIM2_CCMR2_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_OUT_OC3CE  --------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C1C) Output Compare 3 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_OUT ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR2_OUT_OC3M  --------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003C1C) Output Compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_OUT >> 4) & 0x7), ((TIM2_CCMR2_OUT = (TIM2_CCMR2_OUT & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_OUT_OC3PE  --------------------------------
// SVD Line: 7540

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003C1C) Output Compare 3 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_OUT ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_OUT_OC3FE  --------------------------------
// SVD Line: 7547

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C1C) Output Compare 3 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCMR2_OUT ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR2_OUT_CC3S  --------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003C1C) Capture/Compare 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_OUT >> 0) & 0x3), ((TIM2_CCMR2_OUT = (TIM2_CCMR2_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2_CCMR2_OUT  ---------------------------------
// SVD Line: 7483

//  <rtree> SFDITEM_REG__TIM2_CCMR2_OUT
//    <name> CCMR2_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C1C) TIM Capture/Compare Mode Register 2 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR2_OUT >> 0) & 0xFFFFFFFF), ((TIM2_CCMR2_OUT = (TIM2_CCMR2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC4M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC3M </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_OUT_CC3S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2_CCMR2_IN  ------------------------------
// SVD Line: 7563

unsigned int TIM2_CCMR2_IN __AT (0x40003C1C);



// -----------------------------  Field Item: TIM2_CCMR2_IN_IC4F  ---------------------------------
// SVD Line: 7571

//  <item> SFDITEM_FIELD__TIM2_CCMR2_IN_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40003C1C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_IN >> 12) & 0xF), ((TIM2_CCMR2_IN = (TIM2_CCMR2_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_IN_IC4PSC  --------------------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__TIM2_CCMR2_IN_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40003C1C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_IN >> 10) & 0x3), ((TIM2_CCMR2_IN = (TIM2_CCMR2_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR2_IN_CC4S  ---------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__TIM2_CCMR2_IN_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003C1C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_IN >> 8) & 0x3), ((TIM2_CCMR2_IN = (TIM2_CCMR2_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR2_IN_IC3F  ---------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__TIM2_CCMR2_IN_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003C1C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_IN >> 4) & 0xF), ((TIM2_CCMR2_IN = (TIM2_CCMR2_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2_CCMR2_IN_IC3PSC  --------------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__TIM2_CCMR2_IN_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40003C1C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_IN >> 2) & 0x3), ((TIM2_CCMR2_IN = (TIM2_CCMR2_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2_CCMR2_IN_CC3S  ---------------------------------
// SVD Line: 7606

//  <item> SFDITEM_FIELD__TIM2_CCMR2_IN_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003C1C) Capture/Compare 3 Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_CCMR2_IN >> 0) & 0x3), ((TIM2_CCMR2_IN = (TIM2_CCMR2_IN & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIM2_CCMR2_IN  ---------------------------------
// SVD Line: 7563

//  <rtree> SFDITEM_REG__TIM2_CCMR2_IN
//    <name> CCMR2_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C1C) TIM Capture/Compare Mode Register 2 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM2_CCMR2_IN >> 0) & 0xFFFFFFFF), ((TIM2_CCMR2_IN = (TIM2_CCMR2_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_IN_IC4F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_IN_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_IN_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_IN_IC3F </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_IN_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM2_CCMR2_IN_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCER  --------------------------------
// SVD Line: 7615

unsigned int TIM2_CCER __AT (0x40003C20);



// -------------------------------  Field Item: TIM2_CCER_CC4P  -----------------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__TIM2_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003C20) Capture/Compare 4 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC4E  -----------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__TIM2_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003C20) Capture/Compare 4 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3NP  ----------------------------------
// SVD Line: 7637

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003C20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3NE  ----------------------------------
// SVD Line: 7644

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003C20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3P  -----------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003C20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC3E  -----------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM2_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003C20) Capture/Compare 3 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2NP  ----------------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003C20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2NE  ----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003C20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2P  -----------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003C20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC2E  -----------------------------------
// SVD Line: 7686

//  <item> SFDITEM_FIELD__TIM2_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003C20) Capture/Compare 2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1NP  ----------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003C20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1NE  ----------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003C20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1P  -----------------------------------
// SVD Line: 7707

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003C20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_CCER_CC1E  -----------------------------------
// SVD Line: 7714

//  <item> SFDITEM_FIELD__TIM2_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003C20) Capture/Compare 1 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCER  -----------------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__TIM2_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C20) TIM Captuer/Compare Enable Register </i>
//    <loc> ( (unsigned int)((TIM2_CCER >> 0) & 0xFFFFFFFF), ((TIM2_CCER = (TIM2_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM2_CCER_CC1E </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_CNT  --------------------------------
// SVD Line: 7723

unsigned int TIM2_CNT __AT (0x40003C24);



// --------------------------------  Field Item: TIM2_CNT_CNT  ------------------------------------
// SVD Line: 7731

//  <item> SFDITEM_FIELD__TIM2_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C24) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CNT >> 0) & 0xFFFF), ((TIM2_CNT = (TIM2_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CNT  ------------------------------------
// SVD Line: 7723

//  <rtree> SFDITEM_REG__TIM2_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C24) TIM Count </i>
//    <loc> ( (unsigned int)((TIM2_CNT >> 0) & 0xFFFFFFFF), ((TIM2_CNT = (TIM2_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CNT_CNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_PSC  --------------------------------
// SVD Line: 7740

unsigned int TIM2_PSC __AT (0x40003C28);



// --------------------------------  Field Item: TIM2_PSC_PSC  ------------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__TIM2_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C28) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_PSC >> 0) & 0xFFFF), ((TIM2_PSC = (TIM2_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_PSC  ------------------------------------
// SVD Line: 7740

//  <rtree> SFDITEM_REG__TIM2_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C28) TIM Prescale Register </i>
//    <loc> ( (unsigned int)((TIM2_PSC >> 0) & 0xFFFFFFFF), ((TIM2_PSC = (TIM2_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_PSC_PSC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_ARR  --------------------------------
// SVD Line: 7757

unsigned int TIM2_ARR __AT (0x40003C2C);



// --------------------------------  Field Item: TIM2_ARR_ARR  ------------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__TIM2_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C2C) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_ARR >> 0) & 0xFFFF), ((TIM2_ARR = (TIM2_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_ARR  ------------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__TIM2_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C2C) TIM Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM2_ARR >> 0) & 0xFFFFFFFF), ((TIM2_ARR = (TIM2_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_ARR_ARR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2_RCR  --------------------------------
// SVD Line: 7774

unsigned int TIM2_RCR __AT (0x40003C30);



// --------------------------------  Field Item: TIM2_RCR_REP  ------------------------------------
// SVD Line: 7782

//  <item> SFDITEM_FIELD__TIM2_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003C30) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_RCR >> 0) & 0xFF), ((TIM2_RCR = (TIM2_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_RCR  ------------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__TIM2_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C30) TIM Repeate Count Register </i>
//    <loc> ( (unsigned int)((TIM2_RCR >> 0) & 0xFFFFFFFF), ((TIM2_RCR = (TIM2_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR1  --------------------------------
// SVD Line: 7791

unsigned int TIM2_CCR1 __AT (0x40003C34);



// -------------------------------  Field Item: TIM2_CCR1_CCR1  -----------------------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__TIM2_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C34) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR1 >> 0) & 0xFFFF), ((TIM2_CCR1 = (TIM2_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR1  -----------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__TIM2_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C34) Captuer/Compare Register1 </i>
//    <loc> ( (unsigned int)((TIM2_CCR1 >> 0) & 0xFFFFFFFF), ((TIM2_CCR1 = (TIM2_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR2  --------------------------------
// SVD Line: 7808

unsigned int TIM2_CCR2 __AT (0x40003C38);



// -------------------------------  Field Item: TIM2_CCR2_CCR2  -----------------------------------
// SVD Line: 7816

//  <item> SFDITEM_FIELD__TIM2_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C38) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR2 >> 0) & 0xFFFF), ((TIM2_CCR2 = (TIM2_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR2  -----------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__TIM2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C38) Capture/Compare Register2 </i>
//    <loc> ( (unsigned int)((TIM2_CCR2 >> 0) & 0xFFFFFFFF), ((TIM2_CCR2 = (TIM2_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR3  --------------------------------
// SVD Line: 7825

unsigned int TIM2_CCR3 __AT (0x40003C3C);



// -------------------------------  Field Item: TIM2_CCR3_CCR3  -----------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__TIM2_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C3C) Capture/Compare 3 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR3 >> 0) & 0xFFFF), ((TIM2_CCR3 = (TIM2_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR3  -----------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__TIM2_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C3C) Capture/Compare Register3 </i>
//    <loc> ( (unsigned int)((TIM2_CCR3 >> 0) & 0xFFFFFFFF), ((TIM2_CCR3 = (TIM2_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_CCR4  --------------------------------
// SVD Line: 7842

unsigned int TIM2_CCR4 __AT (0x40003C40);



// -------------------------------  Field Item: TIM2_CCR4_CCR4  -----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM2_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003C40) Capture/Compare 4 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2_CCR4 >> 0) & 0xFFFF), ((TIM2_CCR4 = (TIM2_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_CCR4  -----------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__TIM2_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C40) TIM Capture/Compare Register4 </i>
//    <loc> ( (unsigned int)((TIM2_CCR4 >> 0) & 0xFFFFFFFF), ((TIM2_CCR4 = (TIM2_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_CCR4_CCR4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2_BDTR  --------------------------------
// SVD Line: 7859

unsigned int TIM2_BDTR __AT (0x40003C44);



// --------------------------------  Field Item: TIM2_BDTR_DTG  -----------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__TIM2_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003C44) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2_BDTR >> 0) & 0xFF), ((TIM2_BDTR = (TIM2_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2_BDTR_LOCK  -----------------------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__TIM2_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003C44) \nLock Configuration\n0 : OFF = Lock off\n1 : LV1 = Lock level 1\n2 : LV2 = Lock level 2\n3 : LV3 = Lock level 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2_BDTR ) </loc>
//      <o.9..8> LOCK
//        <0=> 0: OFF = Lock off
//        <1=> 1: LV1 = Lock level 1
//        <2=> 2: LV2 = Lock level 2
//        <3=> 3: LV3 = Lock level 3
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2_BDTR_OSSI  -----------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__TIM2_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003C44) Off-state selection for Idle mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2_BDTR_OSSR  -----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__TIM2_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003C44) Off-state selection for Run mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_BDTR_BKE  -----------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__TIM2_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003C44) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_BDTR_BKP  -----------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__TIM2_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003C44) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_BDTR_AOE  -----------------------------------
// SVD Line: 7931

//  <item> SFDITEM_FIELD__TIM2_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003C44) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2_BDTR_MOE  -----------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__TIM2_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003C44) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2_BDTR  -----------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__TIM2_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003C44) TIM Brush and DEAD Register </i>
//    <loc> ( (unsigned int)((TIM2_BDTR >> 0) & 0xFFFFFFFF), ((TIM2_BDTR = (TIM2_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM2_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM2_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM2_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM2_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM2_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM2_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM2_BDTR_MOE </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TIM2  -------------------------------------
// SVD Line: 7976

//  <view> TIM2
//    <name> TIM2 </name>
//    <item> SFDITEM_REG__TIM2_CR1 </item>
//    <item> SFDITEM_REG__TIM2_CR2 </item>
//    <item> SFDITEM_REG__TIM2_SMCR </item>
//    <item> SFDITEM_REG__TIM2_DIER </item>
//    <item> SFDITEM_REG__TIM2_SR </item>
//    <item> SFDITEM_REG__TIM2_EGR </item>
//    <item> SFDITEM_REG__TIM2_CCMR1_OUT </item>
//    <item> SFDITEM_REG__TIM2_CCMR1_IN </item>
//    <item> SFDITEM_REG__TIM2_CCMR2_OUT </item>
//    <item> SFDITEM_REG__TIM2_CCMR2_IN </item>
//    <item> SFDITEM_REG__TIM2_CCER </item>
//    <item> SFDITEM_REG__TIM2_CNT </item>
//    <item> SFDITEM_REG__TIM2_PSC </item>
//    <item> SFDITEM_REG__TIM2_ARR </item>
//    <item> SFDITEM_REG__TIM2_RCR </item>
//    <item> SFDITEM_REG__TIM2_CCR1 </item>
//    <item> SFDITEM_REG__TIM2_CCR2 </item>
//    <item> SFDITEM_REG__TIM2_CCR3 </item>
//    <item> SFDITEM_REG__TIM2_CCR4 </item>
//    <item> SFDITEM_REG__TIM2_BDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM2A_CR1  --------------------------------
// SVD Line: 6701

unsigned int TIM2A_CR1 __AT (0x40003D00);



// --------------------------------  Field Item: TIM2A_CR1_CEN  -----------------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__TIM2A_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003D00) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR1_UDIS  -----------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__TIM2A_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003D00) Update Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_CR1_URS  -----------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__TIM2A_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003D00) Update Request Source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_CR1_OPM  -----------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__TIM2A_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003D00) One Pulse Mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_CR1_DIR  -----------------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__TIM2A_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003D00) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_CR1_CMS  -----------------------------------
// SVD Line: 6744

//  <item> SFDITEM_FIELD__TIM2A_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40003D00) Center-aligned mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CR1 >> 5) & 0x3), ((TIM2A_CR1 = (TIM2A_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR1_ARPE  -----------------------------------
// SVD Line: 6751

//  <item> SFDITEM_FIELD__TIM2A_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003D00) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_CR1_CKD  -----------------------------------
// SVD Line: 6758

//  <item> SFDITEM_FIELD__TIM2A_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003D00) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CR1 >> 8) & 0x3), ((TIM2A_CR1 = (TIM2A_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2A_CR1  -----------------------------------
// SVD Line: 6701

//  <rtree> SFDITEM_REG__TIM2A_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D00) TIM Control Register1 </i>
//    <loc> ( (unsigned int)((TIM2A_CR1 >> 0) & 0xFFFFFFFF), ((TIM2A_CR1 = (TIM2A_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM2A_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM2A_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM2A_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM2A_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM2A_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM2A_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM2A_CR1_CKD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_CR2  --------------------------------
// SVD Line: 6767

unsigned int TIM2A_CR2 __AT (0x40003D04);



// -------------------------------  Field Item: TIM2A_CR2_CCPC  -----------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__TIM2A_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003D04) CCPC </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_CCUS  -----------------------------------
// SVD Line: 6782

//  <item> SFDITEM_FIELD__TIM2A_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003D04) Capture/compare control update selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_CR2_MMS  -----------------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__TIM2A_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003D04) \nMMS\n0 : RESET = Reset\n1 : ENABLE = Enable\n2 : UPDATE = Update\n3 : CMP_PLUSE = Compare Pulse\n4 : OC1REF = OC1REF signal is used as trigger output\n5 : OC2REF = OC2REF signal is used as trigger output\n6 : OC3REF = OC3REF signal is used as trigger output\n7 : OC4REF = OC4REF signal is used as trigger output </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.6..4> MMS
//        <0=> 0: RESET = Reset
//        <1=> 1: ENABLE = Enable
//        <2=> 2: UPDATE = Update
//        <3=> 3: CMP_PLUSE = Compare Pulse
//        <4=> 4: OC1REF = OC1REF signal is used as trigger output
//        <5=> 5: OC2REF = OC2REF signal is used as trigger output
//        <6=> 6: OC3REF = OC3REF signal is used as trigger output
//        <7=> 7: OC4REF = OC4REF signal is used as trigger output
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_TI1S  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM2A_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003D04) TI1S </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_OIS1  -----------------------------------
// SVD Line: 6845

//  <item> SFDITEM_FIELD__TIM2A_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003D04) OIS1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_OIS1N  ----------------------------------
// SVD Line: 6852

//  <item> SFDITEM_FIELD__TIM2A_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003D04) OIS1N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_OIS2  -----------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__TIM2A_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003D04) OIS2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_OIS2N  ----------------------------------
// SVD Line: 6866

//  <item> SFDITEM_FIELD__TIM2A_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003D04) OIS2N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_OIS3  -----------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__TIM2A_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003D04) OIS3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_OIS3N  ----------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__TIM2A_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003D04) OIS3N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CR2_OIS4  -----------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__TIM2A_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003D04) OIS4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2A_CR2  -----------------------------------
// SVD Line: 6767

//  <rtree> SFDITEM_REG__TIM2A_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D04) TIM Control Register 2 </i>
//    <loc> ( (unsigned int)((TIM2A_CR2 >> 0) & 0xFFFFFFFF), ((TIM2A_CR2 = (TIM2A_CR2 & ~(0x7FF5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM2A_CR2_OIS4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_SMCR  -------------------------------
// SVD Line: 6896

unsigned int TIM2A_SMCR __AT (0x40003D08);



// -------------------------------  Field Item: TIM2A_SMCR_SMS  -----------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__TIM2A_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003D08) \nSlave mode selection\n0 : SLAVE_OFF = Slave mode disabled\n1 : ENCODER_MODE_1 = Encoder mode 1\n2 : ENCODER_MODE_2 = Encoder mode 2\n3 : ENCODER_MODE_3 = Encoder mode 3\n4 : RESET_MODE = Reset mode\n5 : GATED_MODE = Gated mode\n6 : TRIGGER_MODE = Trigger mode\n7 : EXT_CLK_MODE_1 = External Clock mode 1 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2A_SMCR ) </loc>
//      <o.2..0> SMS
//        <0=> 0: SLAVE_OFF = Slave mode disabled
//        <1=> 1: ENCODER_MODE_1 = Encoder mode 1
//        <2=> 2: ENCODER_MODE_2 = Encoder mode 2
//        <3=> 3: ENCODER_MODE_3 = Encoder mode 3
//        <4=> 4: RESET_MODE = Reset mode
//        <5=> 5: GATED_MODE = Gated mode
//        <6=> 6: TRIGGER_MODE = Trigger mode
//        <7=> 7: EXT_CLK_MODE_1 = External Clock mode 1
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_SMCR_TS  -----------------------------------
// SVD Line: 6953

//  <item> SFDITEM_FIELD__TIM2A_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003D08) \nTrigger selection\n0 : ITR0 = Internal Trigger 0\n1 : ITR1 = Internal Trigger 1\n2 : ITR2 = Internal Trigger 2\n3 : ITR3 = Internal Trigger 3\n4 : TI1F_ED = TI1 Edge Detector\n5 : TI1FP1 = Filtered Timer Input 1\n6 : TI1FP2 = Filtered Timer Input 2\n7 : ETRF = External Trigger input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2A_SMCR ) </loc>
//      <o.6..4> TS
//        <0=> 0: ITR0 = Internal Trigger 0
//        <1=> 1: ITR1 = Internal Trigger 1
//        <2=> 2: ITR2 = Internal Trigger 2
//        <3=> 3: ITR3 = Internal Trigger 3
//        <4=> 4: TI1F_ED = TI1 Edge Detector
//        <5=> 5: TI1FP1 = Filtered Timer Input 1
//        <6=> 6: TI1FP2 = Filtered Timer Input 2
//        <7=> 7: ETRF = External Trigger input
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SMCR_MSM  -----------------------------------
// SVD Line: 7002

//  <item> SFDITEM_FIELD__TIM2A_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003D08) MSM </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SMCR_ETF  -----------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__TIM2A_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40003D08) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_SMCR >> 8) & 0xF), ((TIM2A_SMCR = (TIM2A_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SMCR_ETPS  ----------------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__TIM2A_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003D08) \nETPS\n0 : ETRP_DIV1 = ETRP frequency divided by 1\n1 : ETRP_DIV2 = ETRP frequency divided by 2\n2 : ETRP_DIV4 = ETRP frequency divided by 4\n3 : ETRP_DIV8 = ETRP frequency divided by 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2A_SMCR ) </loc>
//      <o.13..12> ETPS
//        <0=> 0: ETRP_DIV1 = ETRP frequency divided by 1
//        <1=> 1: ETRP_DIV2 = ETRP frequency divided by 2
//        <2=> 2: ETRP_DIV4 = ETRP frequency divided by 4
//        <3=> 3: ETRP_DIV8 = ETRP frequency divided by 8
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SMCR_ECE  -----------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__TIM2A_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003D08) ECE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SMCR_ETP  -----------------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__TIM2A_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003D08) ETP </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2A_SMCR  -----------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__TIM2A_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D08) TIM Master mode Control Register </i>
//    <loc> ( (unsigned int)((TIM2A_SMCR >> 0) & 0xFFFFFFFF), ((TIM2A_SMCR = (TIM2A_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM2A_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM2A_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM2A_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM2A_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM2A_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM2A_SMCR_ETP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_DIER  -------------------------------
// SVD Line: 7061

unsigned int TIM2A_DIER __AT (0x40003D0C);



// -------------------------------  Field Item: TIM2A_DIER_UIE  -----------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__TIM2A_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003D0C) UIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_DIER_CC1IE  ----------------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__TIM2A_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003D0C) CC1IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_DIER_CC2IE  ----------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM2A_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003D0C) CC2IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_DIER_CC3IE  ----------------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__TIM2A_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003D0C) CC3IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_DIER_CC4IE  ----------------------------------
// SVD Line: 7097

//  <item> SFDITEM_FIELD__TIM2A_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003D0C) CC4IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_DIER_COMIE  ----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__TIM2A_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003D0C) COMIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_DIER_TIE  -----------------------------------
// SVD Line: 7111

//  <item> SFDITEM_FIELD__TIM2A_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003D0C) TIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_DIER_BIE  -----------------------------------
// SVD Line: 7118

//  <item> SFDITEM_FIELD__TIM2A_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003D0C) Break interrupt enable (Advance Timer) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2A_DIER  -----------------------------------
// SVD Line: 7061

//  <rtree> SFDITEM_REG__TIM2A_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D0C) TIM Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((TIM2A_DIER >> 0) & 0xFFFFFFFF), ((TIM2A_DIER = (TIM2A_DIER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM2A_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM2A_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM2A_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM2A_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM2A_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM2A_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM2A_DIER_BIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2A_SR  --------------------------------
// SVD Line: 7127

unsigned int TIM2A_SR __AT (0x40003D10);



// -------------------------------  Field Item: TIM2A_SR_CC4OF  -----------------------------------
// SVD Line: 7135

//  <item> SFDITEM_FIELD__TIM2A_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003D10) CC4OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SR_CC3OF  -----------------------------------
// SVD Line: 7142

//  <item> SFDITEM_FIELD__TIM2A_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003D10) CC3OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SR_CC2OF  -----------------------------------
// SVD Line: 7149

//  <item> SFDITEM_FIELD__TIM2A_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003D10) CC2OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SR_CC1OF  -----------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__TIM2A_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003D10) CC1OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_SR_BIF  ------------------------------------
// SVD Line: 7163

//  <item> SFDITEM_FIELD__TIM2A_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003D10) BIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_SR_TIF  ------------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__TIM2A_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003D10) TIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SR_COMIF  -----------------------------------
// SVD Line: 7177

//  <item> SFDITEM_FIELD__TIM2A_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003D10) COMIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SR_CC4IF  -----------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__TIM2A_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003D10) CC4IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SR_CC3IF  -----------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM2A_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003D10) CC3IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SR_CC2IF  -----------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__TIM2A_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003D10) CC2IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_SR_CC1IF  -----------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__TIM2A_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003D10) CC1IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_SR_UIF  ------------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__TIM2A_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003D10) UIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2A_SR  ------------------------------------
// SVD Line: 7127

//  <rtree> SFDITEM_REG__TIM2A_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D10) TIM Status Register </i>
//    <loc> ( (unsigned int)((TIM2A_SR >> 0) & 0xFFFFFFFF), ((TIM2A_SR = (TIM2A_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM2A_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_EGR  --------------------------------
// SVD Line: 7221

unsigned int TIM2A_EGR __AT (0x40003D14);



// --------------------------------  Field Item: TIM2A_EGR_BG  ------------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__TIM2A_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40003D14) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_EGR_TG  ------------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__TIM2A_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40003D14) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_EGR_COMG  -----------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__TIM2A_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40003D14) Capture/Compare control update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_EGR_CC4G  -----------------------------------
// SVD Line: 7250

//  <item> SFDITEM_FIELD__TIM2A_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40003D14) Capture/Compare 4 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_EGR_CC3G  -----------------------------------
// SVD Line: 7257

//  <item> SFDITEM_FIELD__TIM2A_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40003D14) Capture/Compare 3 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_EGR_CC2G  -----------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM2A_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40003D14) Capture/Compare 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_EGR_CC1G  -----------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__TIM2A_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40003D14) Capture/Compare 1 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2A_EGR_UG  ------------------------------------
// SVD Line: 7278

//  <item> SFDITEM_FIELD__TIM2A_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40003D14) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2A_EGR  -----------------------------------
// SVD Line: 7221

//  <rtree> SFDITEM_REG__TIM2A_EGR
//    <name> EGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D14) TIM Event Trig Register </i>
//    <loc> ( (unsigned int)((TIM2A_EGR >> 0) & 0xFFFFFFFF), ((TIM2A_EGR = (TIM2A_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM2A_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM2A_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM2A_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM2A_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM2A_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM2A_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM2A_EGR_UG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2A_CCMR1_OUT  -----------------------------
// SVD Line: 7287

unsigned int TIM2A_CCMR1_OUT __AT (0x40003D18);



// ----------------------------  Field Item: TIM2A_CCMR1_OUT_OC2CE  -------------------------------
// SVD Line: 7295

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003D18) Output Compare 2 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR1_OUT ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_OC2M  --------------------------------
// SVD Line: 7302

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40003D18) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR1_OUT >> 12) & 0x7), ((TIM2A_CCMR1_OUT = (TIM2A_CCMR1_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_OC2PE  -------------------------------
// SVD Line: 7309

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003D18) Output Compare 2 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR1_OUT ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_OC2FE  -------------------------------
// SVD Line: 7316

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003D18) Output Compare 2 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR1_OUT ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_CC2S  --------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003D18) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR1_OUT >> 8) & 0x3), ((TIM2A_CCMR1_OUT = (TIM2A_CCMR1_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_OC1CE  -------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003D18) Output Compare 1 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR1_OUT ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_OC1M  --------------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003D18) \nOutput Compare 1 mode\n0 : FROZEN = Frozen\n1 : CH1_ACTIVE = Set channel 1 to active level on match\n2 : CH1_INACTIVE = Set channel 1 to inactive level on match.\n3 : TOGGLE = Toggle\n4 : FORCE_INACTIVE = Force inactive level\n5 : FORCE_ACTIVE = Force active level\n6 : PWM_MODE1 = PWM mode 1\n7 : PWM_MODE2 = PWM mode 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2A_CCMR1_OUT ) </loc>
//      <o.6..4> OC1M
//        <0=> 0: FROZEN = Frozen
//        <1=> 1: CH1_ACTIVE = Set channel 1 to active level on match
//        <2=> 2: CH1_INACTIVE = Set channel 1 to inactive level on match.
//        <3=> 3: TOGGLE = Toggle
//        <4=> 4: FORCE_INACTIVE = Force inactive level
//        <5=> 5: FORCE_ACTIVE = Force active level
//        <6=> 6: PWM_MODE1 = PWM mode 1
//        <7=> 7: PWM_MODE2 = PWM mode 2
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_OC1PE  -------------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003D18) Output Compare 1 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR1_OUT ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_OC1FE  -------------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003D18) Output Compare 1 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR1_OUT ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_OUT_CC1S  --------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003D18) Capture/Compare 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR1_OUT >> 0) & 0x3), ((TIM2A_CCMR1_OUT = (TIM2A_CCMR1_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2A_CCMR1_OUT  --------------------------------
// SVD Line: 7287

//  <rtree> SFDITEM_REG__TIM2A_CCMR1_OUT
//    <name> CCMR1_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D18) TIM Capture/Compare Mode Register 1 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM2A_CCMR1_OUT >> 0) & 0xFFFFFFFF), ((TIM2A_CCMR1_OUT = (TIM2A_CCMR1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC2M </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC1M </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_OUT_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2A_CCMR1_IN  -----------------------------
// SVD Line: 7409

unsigned int TIM2A_CCMR1_IN __AT (0x40003D18);



// -----------------------------  Field Item: TIM2A_CCMR1_IN_IC2F  --------------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40003D18) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR1_IN >> 12) & 0xF), ((TIM2A_CCMR1_IN = (TIM2A_CCMR1_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_IN_IC2PSC  -------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40003D18) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR1_IN >> 10) & 0x3), ((TIM2A_CCMR1_IN = (TIM2A_CCMR1_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2A_CCMR1_IN_CC2S  --------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003D18) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR1_IN >> 8) & 0x3), ((TIM2A_CCMR1_IN = (TIM2A_CCMR1_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2A_CCMR1_IN_IC1F  --------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003D18) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR1_IN >> 4) & 0xF), ((TIM2A_CCMR1_IN = (TIM2A_CCMR1_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR1_IN_IC1PSC  -------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40003D18) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR1_IN >> 2) & 0x3), ((TIM2A_CCMR1_IN = (TIM2A_CCMR1_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2A_CCMR1_IN_CC1S  --------------------------------
// SVD Line: 7452

//  <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003D18) \nCapture/Compare 1 Selection\n0 : OUTPUT = CC1 channel is configured as output\n1 : INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1\n2 : INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2\n3 : INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2A_CCMR1_IN ) </loc>
//      <o.1..0> CC1S
//        <0=> 0: OUTPUT = CC1 channel is configured as output
//        <1=> 1: INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1
//        <2=> 2: INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2
//        <3=> 3: INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIM2A_CCMR1_IN  ---------------------------------
// SVD Line: 7409

//  <rtree> SFDITEM_REG__TIM2A_CCMR1_IN
//    <name> CCMR1_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D18) TIM Capture/Compare Mode Register 1 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM2A_CCMR1_IN >> 0) & 0xFFFFFFFF), ((TIM2A_CCMR1_IN = (TIM2A_CCMR1_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_IC2F </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_IC1F </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR1_IN_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2A_CCMR2_OUT  -----------------------------
// SVD Line: 7483

unsigned int TIM2A_CCMR2_OUT __AT (0x40003D1C);



// ----------------------------  Field Item: TIM2A_CCMR2_OUT_OC4CE  -------------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003D1C) Output Compare 4 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR2_OUT ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_OC4M  --------------------------------
// SVD Line: 7498

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40003D1C) Output Compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_OUT >> 12) & 0x7), ((TIM2A_CCMR2_OUT = (TIM2A_CCMR2_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_OC4PE  -------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003D1C) Output Compare 4 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR2_OUT ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_OC4FE  -------------------------------
// SVD Line: 7512

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003D1C) Output Compare 4 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR2_OUT ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_CC4S  --------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003D1C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_OUT >> 8) & 0x3), ((TIM2A_CCMR2_OUT = (TIM2A_CCMR2_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_OC3CE  -------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003D1C) Output Compare 3 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR2_OUT ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_OC3M  --------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003D1C) Output Compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_OUT >> 4) & 0x7), ((TIM2A_CCMR2_OUT = (TIM2A_CCMR2_OUT & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_OC3PE  -------------------------------
// SVD Line: 7540

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003D1C) Output Compare 3 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR2_OUT ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_OC3FE  -------------------------------
// SVD Line: 7547

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003D1C) Output Compare 3 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCMR2_OUT ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_OUT_CC3S  --------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003D1C) Capture/Compare 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_OUT >> 0) & 0x3), ((TIM2A_CCMR2_OUT = (TIM2A_CCMR2_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2A_CCMR2_OUT  --------------------------------
// SVD Line: 7483

//  <rtree> SFDITEM_REG__TIM2A_CCMR2_OUT
//    <name> CCMR2_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D1C) TIM Capture/Compare Mode Register 2 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM2A_CCMR2_OUT >> 0) & 0xFFFFFFFF), ((TIM2A_CCMR2_OUT = (TIM2A_CCMR2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC4M </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC3M </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_OUT_CC3S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2A_CCMR2_IN  -----------------------------
// SVD Line: 7563

unsigned int TIM2A_CCMR2_IN __AT (0x40003D1C);



// -----------------------------  Field Item: TIM2A_CCMR2_IN_IC4F  --------------------------------
// SVD Line: 7571

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40003D1C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_IN >> 12) & 0xF), ((TIM2A_CCMR2_IN = (TIM2A_CCMR2_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_IN_IC4PSC  -------------------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40003D1C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_IN >> 10) & 0x3), ((TIM2A_CCMR2_IN = (TIM2A_CCMR2_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2A_CCMR2_IN_CC4S  --------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003D1C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_IN >> 8) & 0x3), ((TIM2A_CCMR2_IN = (TIM2A_CCMR2_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2A_CCMR2_IN_IC3F  --------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003D1C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_IN >> 4) & 0xF), ((TIM2A_CCMR2_IN = (TIM2A_CCMR2_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2A_CCMR2_IN_IC3PSC  -------------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40003D1C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_IN >> 2) & 0x3), ((TIM2A_CCMR2_IN = (TIM2A_CCMR2_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2A_CCMR2_IN_CC3S  --------------------------------
// SVD Line: 7606

//  <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003D1C) Capture/Compare 3 Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_CCMR2_IN >> 0) & 0x3), ((TIM2A_CCMR2_IN = (TIM2A_CCMR2_IN & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2A_CCMR2_IN  ---------------------------------
// SVD Line: 7563

//  <rtree> SFDITEM_REG__TIM2A_CCMR2_IN
//    <name> CCMR2_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D1C) TIM Capture/Compare Mode Register 2 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM2A_CCMR2_IN >> 0) & 0xFFFFFFFF), ((TIM2A_CCMR2_IN = (TIM2A_CCMR2_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_IC4F </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_IC3F </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM2A_CCMR2_IN_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_CCER  -------------------------------
// SVD Line: 7615

unsigned int TIM2A_CCER __AT (0x40003D20);



// -------------------------------  Field Item: TIM2A_CCER_CC4P  ----------------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003D20) Capture/Compare 4 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CCER_CC4E  ----------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003D20) Capture/Compare 4 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_CCER_CC3NP  ----------------------------------
// SVD Line: 7637

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003D20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_CCER_CC3NE  ----------------------------------
// SVD Line: 7644

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003D20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CCER_CC3P  ----------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003D20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CCER_CC3E  ----------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003D20) Capture/Compare 3 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_CCER_CC2NP  ----------------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003D20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_CCER_CC2NE  ----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003D20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CCER_CC2P  ----------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003D20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CCER_CC2E  ----------------------------------
// SVD Line: 7686

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003D20) Capture/Compare 2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_CCER_CC1NP  ----------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003D20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2A_CCER_CC1NE  ----------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003D20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CCER_CC1P  ----------------------------------
// SVD Line: 7707

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003D20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_CCER_CC1E  ----------------------------------
// SVD Line: 7714

//  <item> SFDITEM_FIELD__TIM2A_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003D20) Capture/Compare 1 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2A_CCER  -----------------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__TIM2A_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D20) TIM Captuer/Compare Enable Register </i>
//    <loc> ( (unsigned int)((TIM2A_CCER >> 0) & 0xFFFFFFFF), ((TIM2A_CCER = (TIM2A_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM2A_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_CNT  --------------------------------
// SVD Line: 7723

unsigned int TIM2A_CNT __AT (0x40003D24);



// --------------------------------  Field Item: TIM2A_CNT_CNT  -----------------------------------
// SVD Line: 7731

//  <item> SFDITEM_FIELD__TIM2A_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003D24) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2A_CNT >> 0) & 0xFFFF), ((TIM2A_CNT = (TIM2A_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2A_CNT  -----------------------------------
// SVD Line: 7723

//  <rtree> SFDITEM_REG__TIM2A_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D24) TIM Count </i>
//    <loc> ( (unsigned int)((TIM2A_CNT >> 0) & 0xFFFFFFFF), ((TIM2A_CNT = (TIM2A_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_PSC  --------------------------------
// SVD Line: 7740

unsigned int TIM2A_PSC __AT (0x40003D28);



// --------------------------------  Field Item: TIM2A_PSC_PSC  -----------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__TIM2A_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003D28) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2A_PSC >> 0) & 0xFFFF), ((TIM2A_PSC = (TIM2A_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2A_PSC  -----------------------------------
// SVD Line: 7740

//  <rtree> SFDITEM_REG__TIM2A_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D28) TIM Prescale Register </i>
//    <loc> ( (unsigned int)((TIM2A_PSC >> 0) & 0xFFFFFFFF), ((TIM2A_PSC = (TIM2A_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_ARR  --------------------------------
// SVD Line: 7757

unsigned int TIM2A_ARR __AT (0x40003D2C);



// --------------------------------  Field Item: TIM2A_ARR_ARR  -----------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__TIM2A_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003D2C) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2A_ARR >> 0) & 0xFFFF), ((TIM2A_ARR = (TIM2A_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2A_ARR  -----------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__TIM2A_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D2C) TIM Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM2A_ARR >> 0) & 0xFFFFFFFF), ((TIM2A_ARR = (TIM2A_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_RCR  --------------------------------
// SVD Line: 7774

unsigned int TIM2A_RCR __AT (0x40003D30);



// --------------------------------  Field Item: TIM2A_RCR_REP  -----------------------------------
// SVD Line: 7782

//  <item> SFDITEM_FIELD__TIM2A_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003D30) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_RCR >> 0) & 0xFF), ((TIM2A_RCR = (TIM2A_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2A_RCR  -----------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__TIM2A_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D30) TIM Repeate Count Register </i>
//    <loc> ( (unsigned int)((TIM2A_RCR >> 0) & 0xFFFFFFFF), ((TIM2A_RCR = (TIM2A_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_CCR1  -------------------------------
// SVD Line: 7791

unsigned int TIM2A_CCR1 __AT (0x40003D34);



// -------------------------------  Field Item: TIM2A_CCR1_CCR1  ----------------------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__TIM2A_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003D34) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2A_CCR1 >> 0) & 0xFFFF), ((TIM2A_CCR1 = (TIM2A_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2A_CCR1  -----------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__TIM2A_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D34) Captuer/Compare Register1 </i>
//    <loc> ( (unsigned int)((TIM2A_CCR1 >> 0) & 0xFFFFFFFF), ((TIM2A_CCR1 = (TIM2A_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_CCR2  -------------------------------
// SVD Line: 7808

unsigned int TIM2A_CCR2 __AT (0x40003D38);



// -------------------------------  Field Item: TIM2A_CCR2_CCR2  ----------------------------------
// SVD Line: 7816

//  <item> SFDITEM_FIELD__TIM2A_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003D38) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2A_CCR2 >> 0) & 0xFFFF), ((TIM2A_CCR2 = (TIM2A_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2A_CCR2  -----------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__TIM2A_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D38) Capture/Compare Register2 </i>
//    <loc> ( (unsigned int)((TIM2A_CCR2 >> 0) & 0xFFFFFFFF), ((TIM2A_CCR2 = (TIM2A_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_CCR3  -------------------------------
// SVD Line: 7825

unsigned int TIM2A_CCR3 __AT (0x40003D3C);



// -------------------------------  Field Item: TIM2A_CCR3_CCR3  ----------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__TIM2A_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003D3C) Capture/Compare 3 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2A_CCR3 >> 0) & 0xFFFF), ((TIM2A_CCR3 = (TIM2A_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2A_CCR3  -----------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__TIM2A_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D3C) Capture/Compare Register3 </i>
//    <loc> ( (unsigned int)((TIM2A_CCR3 >> 0) & 0xFFFFFFFF), ((TIM2A_CCR3 = (TIM2A_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_CCR4  -------------------------------
// SVD Line: 7842

unsigned int TIM2A_CCR4 __AT (0x40003D40);



// -------------------------------  Field Item: TIM2A_CCR4_CCR4  ----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM2A_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003D40) Capture/Compare 4 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2A_CCR4 >> 0) & 0xFFFF), ((TIM2A_CCR4 = (TIM2A_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2A_CCR4  -----------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__TIM2A_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D40) TIM Capture/Compare Register4 </i>
//    <loc> ( (unsigned int)((TIM2A_CCR4 >> 0) & 0xFFFFFFFF), ((TIM2A_CCR4 = (TIM2A_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_CCR4_CCR4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2A_BDTR  -------------------------------
// SVD Line: 7859

unsigned int TIM2A_BDTR __AT (0x40003D44);



// -------------------------------  Field Item: TIM2A_BDTR_DTG  -----------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__TIM2A_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003D44) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2A_BDTR >> 0) & 0xFF), ((TIM2A_BDTR = (TIM2A_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_BDTR_LOCK  ----------------------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__TIM2A_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003D44) \nLock Configuration\n0 : OFF = Lock off\n1 : LV1 = Lock level 1\n2 : LV2 = Lock level 2\n3 : LV3 = Lock level 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2A_BDTR ) </loc>
//      <o.9..8> LOCK
//        <0=> 0: OFF = Lock off
//        <1=> 1: LV1 = Lock level 1
//        <2=> 2: LV2 = Lock level 2
//        <3=> 3: LV3 = Lock level 3
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_BDTR_OSSI  ----------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__TIM2A_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003D44) Off-state selection for Idle mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_BDTR_OSSR  ----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__TIM2A_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003D44) Off-state selection for Run mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_BDTR_BKE  -----------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__TIM2A_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003D44) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_BDTR_BKP  -----------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__TIM2A_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003D44) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_BDTR_AOE  -----------------------------------
// SVD Line: 7931

//  <item> SFDITEM_FIELD__TIM2A_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003D44) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2A_BDTR_MOE  -----------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__TIM2A_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003D44) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2A_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2A_BDTR  -----------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__TIM2A_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003D44) TIM Brush and DEAD Register </i>
//    <loc> ( (unsigned int)((TIM2A_BDTR >> 0) & 0xFFFFFFFF), ((TIM2A_BDTR = (TIM2A_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2A_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM2A_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM2A_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM2A_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM2A_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM2A_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM2A_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM2A_BDTR_MOE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM2A  -------------------------------------
// SVD Line: 7985

//  <view> TIM2A
//    <name> TIM2A </name>
//    <item> SFDITEM_REG__TIM2A_CR1 </item>
//    <item> SFDITEM_REG__TIM2A_CR2 </item>
//    <item> SFDITEM_REG__TIM2A_SMCR </item>
//    <item> SFDITEM_REG__TIM2A_DIER </item>
//    <item> SFDITEM_REG__TIM2A_SR </item>
//    <item> SFDITEM_REG__TIM2A_EGR </item>
//    <item> SFDITEM_REG__TIM2A_CCMR1_OUT </item>
//    <item> SFDITEM_REG__TIM2A_CCMR1_IN </item>
//    <item> SFDITEM_REG__TIM2A_CCMR2_OUT </item>
//    <item> SFDITEM_REG__TIM2A_CCMR2_IN </item>
//    <item> SFDITEM_REG__TIM2A_CCER </item>
//    <item> SFDITEM_REG__TIM2A_CNT </item>
//    <item> SFDITEM_REG__TIM2A_PSC </item>
//    <item> SFDITEM_REG__TIM2A_ARR </item>
//    <item> SFDITEM_REG__TIM2A_RCR </item>
//    <item> SFDITEM_REG__TIM2A_CCR1 </item>
//    <item> SFDITEM_REG__TIM2A_CCR2 </item>
//    <item> SFDITEM_REG__TIM2A_CCR3 </item>
//    <item> SFDITEM_REG__TIM2A_CCR4 </item>
//    <item> SFDITEM_REG__TIM2A_BDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM2B_CR1  --------------------------------
// SVD Line: 6701

unsigned int TIM2B_CR1 __AT (0x40003E00);



// --------------------------------  Field Item: TIM2B_CR1_CEN  -----------------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__TIM2B_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003E00) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR1_UDIS  -----------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__TIM2B_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003E00) Update Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_CR1_URS  -----------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__TIM2B_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003E00) Update Request Source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_CR1_OPM  -----------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__TIM2B_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003E00) One Pulse Mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_CR1_DIR  -----------------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__TIM2B_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003E00) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_CR1_CMS  -----------------------------------
// SVD Line: 6744

//  <item> SFDITEM_FIELD__TIM2B_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40003E00) Center-aligned mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CR1 >> 5) & 0x3), ((TIM2B_CR1 = (TIM2B_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR1_ARPE  -----------------------------------
// SVD Line: 6751

//  <item> SFDITEM_FIELD__TIM2B_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003E00) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_CR1_CKD  -----------------------------------
// SVD Line: 6758

//  <item> SFDITEM_FIELD__TIM2B_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003E00) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CR1 >> 8) & 0x3), ((TIM2B_CR1 = (TIM2B_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2B_CR1  -----------------------------------
// SVD Line: 6701

//  <rtree> SFDITEM_REG__TIM2B_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E00) TIM Control Register1 </i>
//    <loc> ( (unsigned int)((TIM2B_CR1 >> 0) & 0xFFFFFFFF), ((TIM2B_CR1 = (TIM2B_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM2B_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM2B_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM2B_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM2B_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM2B_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM2B_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM2B_CR1_CKD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_CR2  --------------------------------
// SVD Line: 6767

unsigned int TIM2B_CR2 __AT (0x40003E04);



// -------------------------------  Field Item: TIM2B_CR2_CCPC  -----------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__TIM2B_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003E04) CCPC </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_CCUS  -----------------------------------
// SVD Line: 6782

//  <item> SFDITEM_FIELD__TIM2B_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003E04) Capture/compare control update selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_CR2_MMS  -----------------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__TIM2B_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003E04) \nMMS\n0 : RESET = Reset\n1 : ENABLE = Enable\n2 : UPDATE = Update\n3 : CMP_PLUSE = Compare Pulse\n4 : OC1REF = OC1REF signal is used as trigger output\n5 : OC2REF = OC2REF signal is used as trigger output\n6 : OC3REF = OC3REF signal is used as trigger output\n7 : OC4REF = OC4REF signal is used as trigger output </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.6..4> MMS
//        <0=> 0: RESET = Reset
//        <1=> 1: ENABLE = Enable
//        <2=> 2: UPDATE = Update
//        <3=> 3: CMP_PLUSE = Compare Pulse
//        <4=> 4: OC1REF = OC1REF signal is used as trigger output
//        <5=> 5: OC2REF = OC2REF signal is used as trigger output
//        <6=> 6: OC3REF = OC3REF signal is used as trigger output
//        <7=> 7: OC4REF = OC4REF signal is used as trigger output
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_TI1S  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM2B_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003E04) TI1S </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_OIS1  -----------------------------------
// SVD Line: 6845

//  <item> SFDITEM_FIELD__TIM2B_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003E04) OIS1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_OIS1N  ----------------------------------
// SVD Line: 6852

//  <item> SFDITEM_FIELD__TIM2B_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003E04) OIS1N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_OIS2  -----------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__TIM2B_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003E04) OIS2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_OIS2N  ----------------------------------
// SVD Line: 6866

//  <item> SFDITEM_FIELD__TIM2B_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003E04) OIS2N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_OIS3  -----------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__TIM2B_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003E04) OIS3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_OIS3N  ----------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__TIM2B_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003E04) OIS3N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CR2_OIS4  -----------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__TIM2B_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003E04) OIS4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2B_CR2  -----------------------------------
// SVD Line: 6767

//  <rtree> SFDITEM_REG__TIM2B_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E04) TIM Control Register 2 </i>
//    <loc> ( (unsigned int)((TIM2B_CR2 >> 0) & 0xFFFFFFFF), ((TIM2B_CR2 = (TIM2B_CR2 & ~(0x7FF5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM2B_CR2_OIS4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_SMCR  -------------------------------
// SVD Line: 6896

unsigned int TIM2B_SMCR __AT (0x40003E08);



// -------------------------------  Field Item: TIM2B_SMCR_SMS  -----------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__TIM2B_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003E08) \nSlave mode selection\n0 : SLAVE_OFF = Slave mode disabled\n1 : ENCODER_MODE_1 = Encoder mode 1\n2 : ENCODER_MODE_2 = Encoder mode 2\n3 : ENCODER_MODE_3 = Encoder mode 3\n4 : RESET_MODE = Reset mode\n5 : GATED_MODE = Gated mode\n6 : TRIGGER_MODE = Trigger mode\n7 : EXT_CLK_MODE_1 = External Clock mode 1 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2B_SMCR ) </loc>
//      <o.2..0> SMS
//        <0=> 0: SLAVE_OFF = Slave mode disabled
//        <1=> 1: ENCODER_MODE_1 = Encoder mode 1
//        <2=> 2: ENCODER_MODE_2 = Encoder mode 2
//        <3=> 3: ENCODER_MODE_3 = Encoder mode 3
//        <4=> 4: RESET_MODE = Reset mode
//        <5=> 5: GATED_MODE = Gated mode
//        <6=> 6: TRIGGER_MODE = Trigger mode
//        <7=> 7: EXT_CLK_MODE_1 = External Clock mode 1
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_SMCR_TS  -----------------------------------
// SVD Line: 6953

//  <item> SFDITEM_FIELD__TIM2B_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003E08) \nTrigger selection\n0 : ITR0 = Internal Trigger 0\n1 : ITR1 = Internal Trigger 1\n2 : ITR2 = Internal Trigger 2\n3 : ITR3 = Internal Trigger 3\n4 : TI1F_ED = TI1 Edge Detector\n5 : TI1FP1 = Filtered Timer Input 1\n6 : TI1FP2 = Filtered Timer Input 2\n7 : ETRF = External Trigger input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2B_SMCR ) </loc>
//      <o.6..4> TS
//        <0=> 0: ITR0 = Internal Trigger 0
//        <1=> 1: ITR1 = Internal Trigger 1
//        <2=> 2: ITR2 = Internal Trigger 2
//        <3=> 3: ITR3 = Internal Trigger 3
//        <4=> 4: TI1F_ED = TI1 Edge Detector
//        <5=> 5: TI1FP1 = Filtered Timer Input 1
//        <6=> 6: TI1FP2 = Filtered Timer Input 2
//        <7=> 7: ETRF = External Trigger input
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SMCR_MSM  -----------------------------------
// SVD Line: 7002

//  <item> SFDITEM_FIELD__TIM2B_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003E08) MSM </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SMCR_ETF  -----------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__TIM2B_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40003E08) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_SMCR >> 8) & 0xF), ((TIM2B_SMCR = (TIM2B_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SMCR_ETPS  ----------------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__TIM2B_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003E08) \nETPS\n0 : ETRP_DIV1 = ETRP frequency divided by 1\n1 : ETRP_DIV2 = ETRP frequency divided by 2\n2 : ETRP_DIV4 = ETRP frequency divided by 4\n3 : ETRP_DIV8 = ETRP frequency divided by 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2B_SMCR ) </loc>
//      <o.13..12> ETPS
//        <0=> 0: ETRP_DIV1 = ETRP frequency divided by 1
//        <1=> 1: ETRP_DIV2 = ETRP frequency divided by 2
//        <2=> 2: ETRP_DIV4 = ETRP frequency divided by 4
//        <3=> 3: ETRP_DIV8 = ETRP frequency divided by 8
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SMCR_ECE  -----------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__TIM2B_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003E08) ECE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SMCR_ETP  -----------------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__TIM2B_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003E08) ETP </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2B_SMCR  -----------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__TIM2B_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E08) TIM Master mode Control Register </i>
//    <loc> ( (unsigned int)((TIM2B_SMCR >> 0) & 0xFFFFFFFF), ((TIM2B_SMCR = (TIM2B_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM2B_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM2B_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM2B_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM2B_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM2B_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM2B_SMCR_ETP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_DIER  -------------------------------
// SVD Line: 7061

unsigned int TIM2B_DIER __AT (0x40003E0C);



// -------------------------------  Field Item: TIM2B_DIER_UIE  -----------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__TIM2B_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003E0C) UIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_DIER_CC1IE  ----------------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__TIM2B_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003E0C) CC1IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_DIER_CC2IE  ----------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM2B_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003E0C) CC2IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_DIER_CC3IE  ----------------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__TIM2B_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003E0C) CC3IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_DIER_CC4IE  ----------------------------------
// SVD Line: 7097

//  <item> SFDITEM_FIELD__TIM2B_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003E0C) CC4IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_DIER_COMIE  ----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__TIM2B_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003E0C) COMIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_DIER_TIE  -----------------------------------
// SVD Line: 7111

//  <item> SFDITEM_FIELD__TIM2B_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003E0C) TIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_DIER_BIE  -----------------------------------
// SVD Line: 7118

//  <item> SFDITEM_FIELD__TIM2B_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003E0C) Break interrupt enable (Advance Timer) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2B_DIER  -----------------------------------
// SVD Line: 7061

//  <rtree> SFDITEM_REG__TIM2B_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E0C) TIM Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((TIM2B_DIER >> 0) & 0xFFFFFFFF), ((TIM2B_DIER = (TIM2B_DIER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM2B_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM2B_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM2B_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM2B_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM2B_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM2B_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM2B_DIER_BIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2B_SR  --------------------------------
// SVD Line: 7127

unsigned int TIM2B_SR __AT (0x40003E10);



// -------------------------------  Field Item: TIM2B_SR_CC4OF  -----------------------------------
// SVD Line: 7135

//  <item> SFDITEM_FIELD__TIM2B_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003E10) CC4OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SR_CC3OF  -----------------------------------
// SVD Line: 7142

//  <item> SFDITEM_FIELD__TIM2B_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003E10) CC3OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SR_CC2OF  -----------------------------------
// SVD Line: 7149

//  <item> SFDITEM_FIELD__TIM2B_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003E10) CC2OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SR_CC1OF  -----------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__TIM2B_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003E10) CC1OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_SR_BIF  ------------------------------------
// SVD Line: 7163

//  <item> SFDITEM_FIELD__TIM2B_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003E10) BIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_SR_TIF  ------------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__TIM2B_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003E10) TIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SR_COMIF  -----------------------------------
// SVD Line: 7177

//  <item> SFDITEM_FIELD__TIM2B_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003E10) COMIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SR_CC4IF  -----------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__TIM2B_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003E10) CC4IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SR_CC3IF  -----------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM2B_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003E10) CC3IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SR_CC2IF  -----------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__TIM2B_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003E10) CC2IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_SR_CC1IF  -----------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__TIM2B_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003E10) CC1IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_SR_UIF  ------------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__TIM2B_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003E10) UIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2B_SR  ------------------------------------
// SVD Line: 7127

//  <rtree> SFDITEM_REG__TIM2B_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E10) TIM Status Register </i>
//    <loc> ( (unsigned int)((TIM2B_SR >> 0) & 0xFFFFFFFF), ((TIM2B_SR = (TIM2B_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM2B_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_EGR  --------------------------------
// SVD Line: 7221

unsigned int TIM2B_EGR __AT (0x40003E14);



// --------------------------------  Field Item: TIM2B_EGR_BG  ------------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__TIM2B_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40003E14) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_EGR_TG  ------------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__TIM2B_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40003E14) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_EGR_COMG  -----------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__TIM2B_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40003E14) Capture/Compare control update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_EGR_CC4G  -----------------------------------
// SVD Line: 7250

//  <item> SFDITEM_FIELD__TIM2B_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40003E14) Capture/Compare 4 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_EGR_CC3G  -----------------------------------
// SVD Line: 7257

//  <item> SFDITEM_FIELD__TIM2B_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40003E14) Capture/Compare 3 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_EGR_CC2G  -----------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM2B_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40003E14) Capture/Compare 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_EGR_CC1G  -----------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__TIM2B_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40003E14) Capture/Compare 1 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2B_EGR_UG  ------------------------------------
// SVD Line: 7278

//  <item> SFDITEM_FIELD__TIM2B_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40003E14) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2B_EGR  -----------------------------------
// SVD Line: 7221

//  <rtree> SFDITEM_REG__TIM2B_EGR
//    <name> EGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E14) TIM Event Trig Register </i>
//    <loc> ( (unsigned int)((TIM2B_EGR >> 0) & 0xFFFFFFFF), ((TIM2B_EGR = (TIM2B_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM2B_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM2B_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM2B_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM2B_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM2B_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM2B_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM2B_EGR_UG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2B_CCMR1_OUT  -----------------------------
// SVD Line: 7287

unsigned int TIM2B_CCMR1_OUT __AT (0x40003E18);



// ----------------------------  Field Item: TIM2B_CCMR1_OUT_OC2CE  -------------------------------
// SVD Line: 7295

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003E18) Output Compare 2 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR1_OUT ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_OC2M  --------------------------------
// SVD Line: 7302

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40003E18) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR1_OUT >> 12) & 0x7), ((TIM2B_CCMR1_OUT = (TIM2B_CCMR1_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_OC2PE  -------------------------------
// SVD Line: 7309

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003E18) Output Compare 2 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR1_OUT ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_OC2FE  -------------------------------
// SVD Line: 7316

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003E18) Output Compare 2 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR1_OUT ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_CC2S  --------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003E18) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR1_OUT >> 8) & 0x3), ((TIM2B_CCMR1_OUT = (TIM2B_CCMR1_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_OC1CE  -------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003E18) Output Compare 1 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR1_OUT ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_OC1M  --------------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003E18) \nOutput Compare 1 mode\n0 : FROZEN = Frozen\n1 : CH1_ACTIVE = Set channel 1 to active level on match\n2 : CH1_INACTIVE = Set channel 1 to inactive level on match.\n3 : TOGGLE = Toggle\n4 : FORCE_INACTIVE = Force inactive level\n5 : FORCE_ACTIVE = Force active level\n6 : PWM_MODE1 = PWM mode 1\n7 : PWM_MODE2 = PWM mode 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2B_CCMR1_OUT ) </loc>
//      <o.6..4> OC1M
//        <0=> 0: FROZEN = Frozen
//        <1=> 1: CH1_ACTIVE = Set channel 1 to active level on match
//        <2=> 2: CH1_INACTIVE = Set channel 1 to inactive level on match.
//        <3=> 3: TOGGLE = Toggle
//        <4=> 4: FORCE_INACTIVE = Force inactive level
//        <5=> 5: FORCE_ACTIVE = Force active level
//        <6=> 6: PWM_MODE1 = PWM mode 1
//        <7=> 7: PWM_MODE2 = PWM mode 2
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_OC1PE  -------------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003E18) Output Compare 1 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR1_OUT ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_OC1FE  -------------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003E18) Output Compare 1 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR1_OUT ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_OUT_CC1S  --------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003E18) Capture/Compare 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR1_OUT >> 0) & 0x3), ((TIM2B_CCMR1_OUT = (TIM2B_CCMR1_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2B_CCMR1_OUT  --------------------------------
// SVD Line: 7287

//  <rtree> SFDITEM_REG__TIM2B_CCMR1_OUT
//    <name> CCMR1_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E18) TIM Capture/Compare Mode Register 1 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM2B_CCMR1_OUT >> 0) & 0xFFFFFFFF), ((TIM2B_CCMR1_OUT = (TIM2B_CCMR1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC2M </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC1M </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_OUT_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2B_CCMR1_IN  -----------------------------
// SVD Line: 7409

unsigned int TIM2B_CCMR1_IN __AT (0x40003E18);



// -----------------------------  Field Item: TIM2B_CCMR1_IN_IC2F  --------------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40003E18) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR1_IN >> 12) & 0xF), ((TIM2B_CCMR1_IN = (TIM2B_CCMR1_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_IN_IC2PSC  -------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40003E18) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR1_IN >> 10) & 0x3), ((TIM2B_CCMR1_IN = (TIM2B_CCMR1_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2B_CCMR1_IN_CC2S  --------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003E18) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR1_IN >> 8) & 0x3), ((TIM2B_CCMR1_IN = (TIM2B_CCMR1_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2B_CCMR1_IN_IC1F  --------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003E18) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR1_IN >> 4) & 0xF), ((TIM2B_CCMR1_IN = (TIM2B_CCMR1_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR1_IN_IC1PSC  -------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40003E18) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR1_IN >> 2) & 0x3), ((TIM2B_CCMR1_IN = (TIM2B_CCMR1_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2B_CCMR1_IN_CC1S  --------------------------------
// SVD Line: 7452

//  <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003E18) \nCapture/Compare 1 Selection\n0 : OUTPUT = CC1 channel is configured as output\n1 : INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1\n2 : INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2\n3 : INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2B_CCMR1_IN ) </loc>
//      <o.1..0> CC1S
//        <0=> 0: OUTPUT = CC1 channel is configured as output
//        <1=> 1: INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1
//        <2=> 2: INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2
//        <3=> 3: INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIM2B_CCMR1_IN  ---------------------------------
// SVD Line: 7409

//  <rtree> SFDITEM_REG__TIM2B_CCMR1_IN
//    <name> CCMR1_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E18) TIM Capture/Compare Mode Register 1 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM2B_CCMR1_IN >> 0) & 0xFFFFFFFF), ((TIM2B_CCMR1_IN = (TIM2B_CCMR1_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_IC2F </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_IC1F </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR1_IN_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2B_CCMR2_OUT  -----------------------------
// SVD Line: 7483

unsigned int TIM2B_CCMR2_OUT __AT (0x40003E1C);



// ----------------------------  Field Item: TIM2B_CCMR2_OUT_OC4CE  -------------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003E1C) Output Compare 4 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR2_OUT ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_OC4M  --------------------------------
// SVD Line: 7498

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40003E1C) Output Compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_OUT >> 12) & 0x7), ((TIM2B_CCMR2_OUT = (TIM2B_CCMR2_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_OC4PE  -------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003E1C) Output Compare 4 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR2_OUT ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_OC4FE  -------------------------------
// SVD Line: 7512

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003E1C) Output Compare 4 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR2_OUT ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_CC4S  --------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003E1C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_OUT >> 8) & 0x3), ((TIM2B_CCMR2_OUT = (TIM2B_CCMR2_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_OC3CE  -------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003E1C) Output Compare 3 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR2_OUT ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_OC3M  --------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003E1C) Output Compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_OUT >> 4) & 0x7), ((TIM2B_CCMR2_OUT = (TIM2B_CCMR2_OUT & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_OC3PE  -------------------------------
// SVD Line: 7540

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003E1C) Output Compare 3 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR2_OUT ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_OC3FE  -------------------------------
// SVD Line: 7547

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003E1C) Output Compare 3 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCMR2_OUT ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_OUT_CC3S  --------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003E1C) Capture/Compare 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_OUT >> 0) & 0x3), ((TIM2B_CCMR2_OUT = (TIM2B_CCMR2_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2B_CCMR2_OUT  --------------------------------
// SVD Line: 7483

//  <rtree> SFDITEM_REG__TIM2B_CCMR2_OUT
//    <name> CCMR2_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E1C) TIM Capture/Compare Mode Register 2 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM2B_CCMR2_OUT >> 0) & 0xFFFFFFFF), ((TIM2B_CCMR2_OUT = (TIM2B_CCMR2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC4M </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC3M </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_OUT_CC3S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2B_CCMR2_IN  -----------------------------
// SVD Line: 7563

unsigned int TIM2B_CCMR2_IN __AT (0x40003E1C);



// -----------------------------  Field Item: TIM2B_CCMR2_IN_IC4F  --------------------------------
// SVD Line: 7571

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40003E1C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_IN >> 12) & 0xF), ((TIM2B_CCMR2_IN = (TIM2B_CCMR2_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_IN_IC4PSC  -------------------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40003E1C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_IN >> 10) & 0x3), ((TIM2B_CCMR2_IN = (TIM2B_CCMR2_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2B_CCMR2_IN_CC4S  --------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003E1C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_IN >> 8) & 0x3), ((TIM2B_CCMR2_IN = (TIM2B_CCMR2_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2B_CCMR2_IN_IC3F  --------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003E1C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_IN >> 4) & 0xF), ((TIM2B_CCMR2_IN = (TIM2B_CCMR2_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2B_CCMR2_IN_IC3PSC  -------------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40003E1C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_IN >> 2) & 0x3), ((TIM2B_CCMR2_IN = (TIM2B_CCMR2_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2B_CCMR2_IN_CC3S  --------------------------------
// SVD Line: 7606

//  <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003E1C) Capture/Compare 3 Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_CCMR2_IN >> 0) & 0x3), ((TIM2B_CCMR2_IN = (TIM2B_CCMR2_IN & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2B_CCMR2_IN  ---------------------------------
// SVD Line: 7563

//  <rtree> SFDITEM_REG__TIM2B_CCMR2_IN
//    <name> CCMR2_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E1C) TIM Capture/Compare Mode Register 2 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM2B_CCMR2_IN >> 0) & 0xFFFFFFFF), ((TIM2B_CCMR2_IN = (TIM2B_CCMR2_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_IC4F </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_IC3F </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM2B_CCMR2_IN_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_CCER  -------------------------------
// SVD Line: 7615

unsigned int TIM2B_CCER __AT (0x40003E20);



// -------------------------------  Field Item: TIM2B_CCER_CC4P  ----------------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003E20) Capture/Compare 4 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CCER_CC4E  ----------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003E20) Capture/Compare 4 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_CCER_CC3NP  ----------------------------------
// SVD Line: 7637

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003E20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_CCER_CC3NE  ----------------------------------
// SVD Line: 7644

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003E20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CCER_CC3P  ----------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003E20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CCER_CC3E  ----------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003E20) Capture/Compare 3 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_CCER_CC2NP  ----------------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003E20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_CCER_CC2NE  ----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003E20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CCER_CC2P  ----------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003E20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CCER_CC2E  ----------------------------------
// SVD Line: 7686

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003E20) Capture/Compare 2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_CCER_CC1NP  ----------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003E20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2B_CCER_CC1NE  ----------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003E20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CCER_CC1P  ----------------------------------
// SVD Line: 7707

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003E20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_CCER_CC1E  ----------------------------------
// SVD Line: 7714

//  <item> SFDITEM_FIELD__TIM2B_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003E20) Capture/Compare 1 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2B_CCER  -----------------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__TIM2B_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E20) TIM Captuer/Compare Enable Register </i>
//    <loc> ( (unsigned int)((TIM2B_CCER >> 0) & 0xFFFFFFFF), ((TIM2B_CCER = (TIM2B_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM2B_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_CNT  --------------------------------
// SVD Line: 7723

unsigned int TIM2B_CNT __AT (0x40003E24);



// --------------------------------  Field Item: TIM2B_CNT_CNT  -----------------------------------
// SVD Line: 7731

//  <item> SFDITEM_FIELD__TIM2B_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003E24) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2B_CNT >> 0) & 0xFFFF), ((TIM2B_CNT = (TIM2B_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2B_CNT  -----------------------------------
// SVD Line: 7723

//  <rtree> SFDITEM_REG__TIM2B_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E24) TIM Count </i>
//    <loc> ( (unsigned int)((TIM2B_CNT >> 0) & 0xFFFFFFFF), ((TIM2B_CNT = (TIM2B_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_PSC  --------------------------------
// SVD Line: 7740

unsigned int TIM2B_PSC __AT (0x40003E28);



// --------------------------------  Field Item: TIM2B_PSC_PSC  -----------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__TIM2B_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003E28) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2B_PSC >> 0) & 0xFFFF), ((TIM2B_PSC = (TIM2B_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2B_PSC  -----------------------------------
// SVD Line: 7740

//  <rtree> SFDITEM_REG__TIM2B_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E28) TIM Prescale Register </i>
//    <loc> ( (unsigned int)((TIM2B_PSC >> 0) & 0xFFFFFFFF), ((TIM2B_PSC = (TIM2B_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_ARR  --------------------------------
// SVD Line: 7757

unsigned int TIM2B_ARR __AT (0x40003E2C);



// --------------------------------  Field Item: TIM2B_ARR_ARR  -----------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__TIM2B_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003E2C) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2B_ARR >> 0) & 0xFFFF), ((TIM2B_ARR = (TIM2B_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2B_ARR  -----------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__TIM2B_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E2C) TIM Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM2B_ARR >> 0) & 0xFFFFFFFF), ((TIM2B_ARR = (TIM2B_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_RCR  --------------------------------
// SVD Line: 7774

unsigned int TIM2B_RCR __AT (0x40003E30);



// --------------------------------  Field Item: TIM2B_RCR_REP  -----------------------------------
// SVD Line: 7782

//  <item> SFDITEM_FIELD__TIM2B_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003E30) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_RCR >> 0) & 0xFF), ((TIM2B_RCR = (TIM2B_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2B_RCR  -----------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__TIM2B_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E30) TIM Repeate Count Register </i>
//    <loc> ( (unsigned int)((TIM2B_RCR >> 0) & 0xFFFFFFFF), ((TIM2B_RCR = (TIM2B_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_CCR1  -------------------------------
// SVD Line: 7791

unsigned int TIM2B_CCR1 __AT (0x40003E34);



// -------------------------------  Field Item: TIM2B_CCR1_CCR1  ----------------------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__TIM2B_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003E34) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2B_CCR1 >> 0) & 0xFFFF), ((TIM2B_CCR1 = (TIM2B_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2B_CCR1  -----------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__TIM2B_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E34) Captuer/Compare Register1 </i>
//    <loc> ( (unsigned int)((TIM2B_CCR1 >> 0) & 0xFFFFFFFF), ((TIM2B_CCR1 = (TIM2B_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_CCR2  -------------------------------
// SVD Line: 7808

unsigned int TIM2B_CCR2 __AT (0x40003E38);



// -------------------------------  Field Item: TIM2B_CCR2_CCR2  ----------------------------------
// SVD Line: 7816

//  <item> SFDITEM_FIELD__TIM2B_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003E38) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2B_CCR2 >> 0) & 0xFFFF), ((TIM2B_CCR2 = (TIM2B_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2B_CCR2  -----------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__TIM2B_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E38) Capture/Compare Register2 </i>
//    <loc> ( (unsigned int)((TIM2B_CCR2 >> 0) & 0xFFFFFFFF), ((TIM2B_CCR2 = (TIM2B_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_CCR3  -------------------------------
// SVD Line: 7825

unsigned int TIM2B_CCR3 __AT (0x40003E3C);



// -------------------------------  Field Item: TIM2B_CCR3_CCR3  ----------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__TIM2B_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003E3C) Capture/Compare 3 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2B_CCR3 >> 0) & 0xFFFF), ((TIM2B_CCR3 = (TIM2B_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2B_CCR3  -----------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__TIM2B_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E3C) Capture/Compare Register3 </i>
//    <loc> ( (unsigned int)((TIM2B_CCR3 >> 0) & 0xFFFFFFFF), ((TIM2B_CCR3 = (TIM2B_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_CCR4  -------------------------------
// SVD Line: 7842

unsigned int TIM2B_CCR4 __AT (0x40003E40);



// -------------------------------  Field Item: TIM2B_CCR4_CCR4  ----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM2B_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003E40) Capture/Compare 4 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2B_CCR4 >> 0) & 0xFFFF), ((TIM2B_CCR4 = (TIM2B_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2B_CCR4  -----------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__TIM2B_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E40) TIM Capture/Compare Register4 </i>
//    <loc> ( (unsigned int)((TIM2B_CCR4 >> 0) & 0xFFFFFFFF), ((TIM2B_CCR4 = (TIM2B_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_CCR4_CCR4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2B_BDTR  -------------------------------
// SVD Line: 7859

unsigned int TIM2B_BDTR __AT (0x40003E44);



// -------------------------------  Field Item: TIM2B_BDTR_DTG  -----------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__TIM2B_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003E44) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2B_BDTR >> 0) & 0xFF), ((TIM2B_BDTR = (TIM2B_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_BDTR_LOCK  ----------------------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__TIM2B_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003E44) \nLock Configuration\n0 : OFF = Lock off\n1 : LV1 = Lock level 1\n2 : LV2 = Lock level 2\n3 : LV3 = Lock level 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2B_BDTR ) </loc>
//      <o.9..8> LOCK
//        <0=> 0: OFF = Lock off
//        <1=> 1: LV1 = Lock level 1
//        <2=> 2: LV2 = Lock level 2
//        <3=> 3: LV3 = Lock level 3
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_BDTR_OSSI  ----------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__TIM2B_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003E44) Off-state selection for Idle mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_BDTR_OSSR  ----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__TIM2B_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003E44) Off-state selection for Run mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_BDTR_BKE  -----------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__TIM2B_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003E44) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_BDTR_BKP  -----------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__TIM2B_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003E44) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_BDTR_AOE  -----------------------------------
// SVD Line: 7931

//  <item> SFDITEM_FIELD__TIM2B_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003E44) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2B_BDTR_MOE  -----------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__TIM2B_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003E44) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2B_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2B_BDTR  -----------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__TIM2B_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003E44) TIM Brush and DEAD Register </i>
//    <loc> ( (unsigned int)((TIM2B_BDTR >> 0) & 0xFFFFFFFF), ((TIM2B_BDTR = (TIM2B_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2B_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM2B_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM2B_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM2B_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM2B_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM2B_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM2B_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM2B_BDTR_MOE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM2B  -------------------------------------
// SVD Line: 7994

//  <view> TIM2B
//    <name> TIM2B </name>
//    <item> SFDITEM_REG__TIM2B_CR1 </item>
//    <item> SFDITEM_REG__TIM2B_CR2 </item>
//    <item> SFDITEM_REG__TIM2B_SMCR </item>
//    <item> SFDITEM_REG__TIM2B_DIER </item>
//    <item> SFDITEM_REG__TIM2B_SR </item>
//    <item> SFDITEM_REG__TIM2B_EGR </item>
//    <item> SFDITEM_REG__TIM2B_CCMR1_OUT </item>
//    <item> SFDITEM_REG__TIM2B_CCMR1_IN </item>
//    <item> SFDITEM_REG__TIM2B_CCMR2_OUT </item>
//    <item> SFDITEM_REG__TIM2B_CCMR2_IN </item>
//    <item> SFDITEM_REG__TIM2B_CCER </item>
//    <item> SFDITEM_REG__TIM2B_CNT </item>
//    <item> SFDITEM_REG__TIM2B_PSC </item>
//    <item> SFDITEM_REG__TIM2B_ARR </item>
//    <item> SFDITEM_REG__TIM2B_RCR </item>
//    <item> SFDITEM_REG__TIM2B_CCR1 </item>
//    <item> SFDITEM_REG__TIM2B_CCR2 </item>
//    <item> SFDITEM_REG__TIM2B_CCR3 </item>
//    <item> SFDITEM_REG__TIM2B_CCR4 </item>
//    <item> SFDITEM_REG__TIM2B_BDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIM2C_CR1  --------------------------------
// SVD Line: 6701

unsigned int TIM2C_CR1 __AT (0x40003F00);



// --------------------------------  Field Item: TIM2C_CR1_CEN  -----------------------------------
// SVD Line: 6709

//  <item> SFDITEM_FIELD__TIM2C_CR1_CEN
//    <name> CEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003F00) Enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR1 ) </loc>
//      <o.0..0> CEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR1_UDIS  -----------------------------------
// SVD Line: 6716

//  <item> SFDITEM_FIELD__TIM2C_CR1_UDIS
//    <name> UDIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003F00) Update Disable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR1 ) </loc>
//      <o.1..1> UDIS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_CR1_URS  -----------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__TIM2C_CR1_URS
//    <name> URS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003F00) Update Request Source </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR1 ) </loc>
//      <o.2..2> URS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_CR1_OPM  -----------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__TIM2C_CR1_OPM
//    <name> OPM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003F00) One Pulse Mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR1 ) </loc>
//      <o.3..3> OPM
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_CR1_DIR  -----------------------------------
// SVD Line: 6737

//  <item> SFDITEM_FIELD__TIM2C_CR1_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003F00) Direction </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR1 ) </loc>
//      <o.4..4> DIR
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_CR1_CMS  -----------------------------------
// SVD Line: 6744

//  <item> SFDITEM_FIELD__TIM2C_CR1_CMS
//    <name> CMS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40003F00) Center-aligned mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CR1 >> 5) & 0x3), ((TIM2C_CR1 = (TIM2C_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR1_ARPE  -----------------------------------
// SVD Line: 6751

//  <item> SFDITEM_FIELD__TIM2C_CR1_ARPE
//    <name> ARPE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003F00) Auto-reload preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR1 ) </loc>
//      <o.7..7> ARPE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_CR1_CKD  -----------------------------------
// SVD Line: 6758

//  <item> SFDITEM_FIELD__TIM2C_CR1_CKD
//    <name> CKD </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003F00) Clock division </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CR1 >> 8) & 0x3), ((TIM2C_CR1 = (TIM2C_CR1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2C_CR1  -----------------------------------
// SVD Line: 6701

//  <rtree> SFDITEM_REG__TIM2C_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F00) TIM Control Register1 </i>
//    <loc> ( (unsigned int)((TIM2C_CR1 >> 0) & 0xFFFFFFFF), ((TIM2C_CR1 = (TIM2C_CR1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CR1_CEN </item>
//    <item> SFDITEM_FIELD__TIM2C_CR1_UDIS </item>
//    <item> SFDITEM_FIELD__TIM2C_CR1_URS </item>
//    <item> SFDITEM_FIELD__TIM2C_CR1_OPM </item>
//    <item> SFDITEM_FIELD__TIM2C_CR1_DIR </item>
//    <item> SFDITEM_FIELD__TIM2C_CR1_CMS </item>
//    <item> SFDITEM_FIELD__TIM2C_CR1_ARPE </item>
//    <item> SFDITEM_FIELD__TIM2C_CR1_CKD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_CR2  --------------------------------
// SVD Line: 6767

unsigned int TIM2C_CR2 __AT (0x40003F04);



// -------------------------------  Field Item: TIM2C_CR2_CCPC  -----------------------------------
// SVD Line: 6775

//  <item> SFDITEM_FIELD__TIM2C_CR2_CCPC
//    <name> CCPC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003F04) CCPC </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.0..0> CCPC
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_CCUS  -----------------------------------
// SVD Line: 6782

//  <item> SFDITEM_FIELD__TIM2C_CR2_CCUS
//    <name> CCUS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003F04) Capture/compare control update selection </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.2..2> CCUS
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_CR2_MMS  -----------------------------------
// SVD Line: 6789

//  <item> SFDITEM_FIELD__TIM2C_CR2_MMS
//    <name> MMS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003F04) \nMMS\n0 : RESET = Reset\n1 : ENABLE = Enable\n2 : UPDATE = Update\n3 : CMP_PLUSE = Compare Pulse\n4 : OC1REF = OC1REF signal is used as trigger output\n5 : OC2REF = OC2REF signal is used as trigger output\n6 : OC3REF = OC3REF signal is used as trigger output\n7 : OC4REF = OC4REF signal is used as trigger output </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.6..4> MMS
//        <0=> 0: RESET = Reset
//        <1=> 1: ENABLE = Enable
//        <2=> 2: UPDATE = Update
//        <3=> 3: CMP_PLUSE = Compare Pulse
//        <4=> 4: OC1REF = OC1REF signal is used as trigger output
//        <5=> 5: OC2REF = OC2REF signal is used as trigger output
//        <6=> 6: OC3REF = OC3REF signal is used as trigger output
//        <7=> 7: OC4REF = OC4REF signal is used as trigger output
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_TI1S  -----------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__TIM2C_CR2_TI1S
//    <name> TI1S </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003F04) TI1S </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.7..7> TI1S
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_OIS1  -----------------------------------
// SVD Line: 6845

//  <item> SFDITEM_FIELD__TIM2C_CR2_OIS1
//    <name> OIS1 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003F04) OIS1 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.8..8> OIS1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_OIS1N  ----------------------------------
// SVD Line: 6852

//  <item> SFDITEM_FIELD__TIM2C_CR2_OIS1N
//    <name> OIS1N </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003F04) OIS1N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.9..9> OIS1N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_OIS2  -----------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__TIM2C_CR2_OIS2
//    <name> OIS2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003F04) OIS2 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.10..10> OIS2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_OIS2N  ----------------------------------
// SVD Line: 6866

//  <item> SFDITEM_FIELD__TIM2C_CR2_OIS2N
//    <name> OIS2N </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003F04) OIS2N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.11..11> OIS2N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_OIS3  -----------------------------------
// SVD Line: 6873

//  <item> SFDITEM_FIELD__TIM2C_CR2_OIS3
//    <name> OIS3 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003F04) OIS3 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.12..12> OIS3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_OIS3N  ----------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__TIM2C_CR2_OIS3N
//    <name> OIS3N </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003F04) OIS3N </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.13..13> OIS3N
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CR2_OIS4  -----------------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__TIM2C_CR2_OIS4
//    <name> OIS4 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003F04) OIS4 </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CR2 ) </loc>
//      <o.14..14> OIS4
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2C_CR2  -----------------------------------
// SVD Line: 6767

//  <rtree> SFDITEM_REG__TIM2C_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F04) TIM Control Register 2 </i>
//    <loc> ( (unsigned int)((TIM2C_CR2 >> 0) & 0xFFFFFFFF), ((TIM2C_CR2 = (TIM2C_CR2 & ~(0x7FF5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CR2_CCPC </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_CCUS </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_MMS </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_TI1S </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_OIS1 </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_OIS1N </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_OIS2 </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_OIS2N </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_OIS3 </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_OIS3N </item>
//    <item> SFDITEM_FIELD__TIM2C_CR2_OIS4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_SMCR  -------------------------------
// SVD Line: 6896

unsigned int TIM2C_SMCR __AT (0x40003F08);



// -------------------------------  Field Item: TIM2C_SMCR_SMS  -----------------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__TIM2C_SMCR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003F08) \nSlave mode selection\n0 : SLAVE_OFF = Slave mode disabled\n1 : ENCODER_MODE_1 = Encoder mode 1\n2 : ENCODER_MODE_2 = Encoder mode 2\n3 : ENCODER_MODE_3 = Encoder mode 3\n4 : RESET_MODE = Reset mode\n5 : GATED_MODE = Gated mode\n6 : TRIGGER_MODE = Trigger mode\n7 : EXT_CLK_MODE_1 = External Clock mode 1 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2C_SMCR ) </loc>
//      <o.2..0> SMS
//        <0=> 0: SLAVE_OFF = Slave mode disabled
//        <1=> 1: ENCODER_MODE_1 = Encoder mode 1
//        <2=> 2: ENCODER_MODE_2 = Encoder mode 2
//        <3=> 3: ENCODER_MODE_3 = Encoder mode 3
//        <4=> 4: RESET_MODE = Reset mode
//        <5=> 5: GATED_MODE = Gated mode
//        <6=> 6: TRIGGER_MODE = Trigger mode
//        <7=> 7: EXT_CLK_MODE_1 = External Clock mode 1
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_SMCR_TS  -----------------------------------
// SVD Line: 6953

//  <item> SFDITEM_FIELD__TIM2C_SMCR_TS
//    <name> TS </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003F08) \nTrigger selection\n0 : ITR0 = Internal Trigger 0\n1 : ITR1 = Internal Trigger 1\n2 : ITR2 = Internal Trigger 2\n3 : ITR3 = Internal Trigger 3\n4 : TI1F_ED = TI1 Edge Detector\n5 : TI1FP1 = Filtered Timer Input 1\n6 : TI1FP2 = Filtered Timer Input 2\n7 : ETRF = External Trigger input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2C_SMCR ) </loc>
//      <o.6..4> TS
//        <0=> 0: ITR0 = Internal Trigger 0
//        <1=> 1: ITR1 = Internal Trigger 1
//        <2=> 2: ITR2 = Internal Trigger 2
//        <3=> 3: ITR3 = Internal Trigger 3
//        <4=> 4: TI1F_ED = TI1 Edge Detector
//        <5=> 5: TI1FP1 = Filtered Timer Input 1
//        <6=> 6: TI1FP2 = Filtered Timer Input 2
//        <7=> 7: ETRF = External Trigger input
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SMCR_MSM  -----------------------------------
// SVD Line: 7002

//  <item> SFDITEM_FIELD__TIM2C_SMCR_MSM
//    <name> MSM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003F08) MSM </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SMCR ) </loc>
//      <o.7..7> MSM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SMCR_ETF  -----------------------------------
// SVD Line: 7009

//  <item> SFDITEM_FIELD__TIM2C_SMCR_ETF
//    <name> ETF </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40003F08) External trigger filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_SMCR >> 8) & 0xF), ((TIM2C_SMCR = (TIM2C_SMCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SMCR_ETPS  ----------------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__TIM2C_SMCR_ETPS
//    <name> ETPS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003F08) \nETPS\n0 : ETRP_DIV1 = ETRP frequency divided by 1\n1 : ETRP_DIV2 = ETRP frequency divided by 2\n2 : ETRP_DIV4 = ETRP frequency divided by 4\n3 : ETRP_DIV8 = ETRP frequency divided by 8 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2C_SMCR ) </loc>
//      <o.13..12> ETPS
//        <0=> 0: ETRP_DIV1 = ETRP frequency divided by 1
//        <1=> 1: ETRP_DIV2 = ETRP frequency divided by 2
//        <2=> 2: ETRP_DIV4 = ETRP frequency divided by 4
//        <3=> 3: ETRP_DIV8 = ETRP frequency divided by 8
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SMCR_ECE  -----------------------------------
// SVD Line: 7045

//  <item> SFDITEM_FIELD__TIM2C_SMCR_ECE
//    <name> ECE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003F08) ECE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SMCR ) </loc>
//      <o.14..14> ECE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SMCR_ETP  -----------------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__TIM2C_SMCR_ETP
//    <name> ETP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003F08) ETP </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SMCR ) </loc>
//      <o.15..15> ETP
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2C_SMCR  -----------------------------------
// SVD Line: 6896

//  <rtree> SFDITEM_REG__TIM2C_SMCR
//    <name> SMCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F08) TIM Master mode Control Register </i>
//    <loc> ( (unsigned int)((TIM2C_SMCR >> 0) & 0xFFFFFFFF), ((TIM2C_SMCR = (TIM2C_SMCR & ~(0xFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_SMCR_SMS </item>
//    <item> SFDITEM_FIELD__TIM2C_SMCR_TS </item>
//    <item> SFDITEM_FIELD__TIM2C_SMCR_MSM </item>
//    <item> SFDITEM_FIELD__TIM2C_SMCR_ETF </item>
//    <item> SFDITEM_FIELD__TIM2C_SMCR_ETPS </item>
//    <item> SFDITEM_FIELD__TIM2C_SMCR_ECE </item>
//    <item> SFDITEM_FIELD__TIM2C_SMCR_ETP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_DIER  -------------------------------
// SVD Line: 7061

unsigned int TIM2C_DIER __AT (0x40003F0C);



// -------------------------------  Field Item: TIM2C_DIER_UIE  -----------------------------------
// SVD Line: 7069

//  <item> SFDITEM_FIELD__TIM2C_DIER_UIE
//    <name> UIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003F0C) UIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_DIER ) </loc>
//      <o.0..0> UIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_DIER_CC1IE  ----------------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__TIM2C_DIER_CC1IE
//    <name> CC1IE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003F0C) CC1IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_DIER ) </loc>
//      <o.1..1> CC1IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_DIER_CC2IE  ----------------------------------
// SVD Line: 7083

//  <item> SFDITEM_FIELD__TIM2C_DIER_CC2IE
//    <name> CC2IE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003F0C) CC2IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_DIER ) </loc>
//      <o.2..2> CC2IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_DIER_CC3IE  ----------------------------------
// SVD Line: 7090

//  <item> SFDITEM_FIELD__TIM2C_DIER_CC3IE
//    <name> CC3IE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003F0C) CC3IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_DIER ) </loc>
//      <o.3..3> CC3IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_DIER_CC4IE  ----------------------------------
// SVD Line: 7097

//  <item> SFDITEM_FIELD__TIM2C_DIER_CC4IE
//    <name> CC4IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003F0C) CC4IE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_DIER ) </loc>
//      <o.4..4> CC4IE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_DIER_COMIE  ----------------------------------
// SVD Line: 7104

//  <item> SFDITEM_FIELD__TIM2C_DIER_COMIE
//    <name> COMIE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003F0C) COMIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_DIER ) </loc>
//      <o.5..5> COMIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_DIER_TIE  -----------------------------------
// SVD Line: 7111

//  <item> SFDITEM_FIELD__TIM2C_DIER_TIE
//    <name> TIE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003F0C) TIE </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_DIER ) </loc>
//      <o.6..6> TIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_DIER_BIE  -----------------------------------
// SVD Line: 7118

//  <item> SFDITEM_FIELD__TIM2C_DIER_BIE
//    <name> BIE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003F0C) Break interrupt enable (Advance Timer) </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_DIER ) </loc>
//      <o.7..7> BIE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2C_DIER  -----------------------------------
// SVD Line: 7061

//  <rtree> SFDITEM_REG__TIM2C_DIER
//    <name> DIER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F0C) TIM Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((TIM2C_DIER >> 0) & 0xFFFFFFFF), ((TIM2C_DIER = (TIM2C_DIER & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_DIER_UIE </item>
//    <item> SFDITEM_FIELD__TIM2C_DIER_CC1IE </item>
//    <item> SFDITEM_FIELD__TIM2C_DIER_CC2IE </item>
//    <item> SFDITEM_FIELD__TIM2C_DIER_CC3IE </item>
//    <item> SFDITEM_FIELD__TIM2C_DIER_CC4IE </item>
//    <item> SFDITEM_FIELD__TIM2C_DIER_COMIE </item>
//    <item> SFDITEM_FIELD__TIM2C_DIER_TIE </item>
//    <item> SFDITEM_FIELD__TIM2C_DIER_BIE </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: TIM2C_SR  --------------------------------
// SVD Line: 7127

unsigned int TIM2C_SR __AT (0x40003F10);



// -------------------------------  Field Item: TIM2C_SR_CC4OF  -----------------------------------
// SVD Line: 7135

//  <item> SFDITEM_FIELD__TIM2C_SR_CC4OF
//    <name> CC4OF </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003F10) CC4OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.12..12> CC4OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SR_CC3OF  -----------------------------------
// SVD Line: 7142

//  <item> SFDITEM_FIELD__TIM2C_SR_CC3OF
//    <name> CC3OF </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003F10) CC3OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.11..11> CC3OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SR_CC2OF  -----------------------------------
// SVD Line: 7149

//  <item> SFDITEM_FIELD__TIM2C_SR_CC2OF
//    <name> CC2OF </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003F10) CC2OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.10..10> CC2OF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SR_CC1OF  -----------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__TIM2C_SR_CC1OF
//    <name> CC1OF </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003F10) CC1OF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.9..9> CC1OF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_SR_BIF  ------------------------------------
// SVD Line: 7163

//  <item> SFDITEM_FIELD__TIM2C_SR_BIF
//    <name> BIF </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003F10) BIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.7..7> BIF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_SR_TIF  ------------------------------------
// SVD Line: 7170

//  <item> SFDITEM_FIELD__TIM2C_SR_TIF
//    <name> TIF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003F10) TIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.6..6> TIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SR_COMIF  -----------------------------------
// SVD Line: 7177

//  <item> SFDITEM_FIELD__TIM2C_SR_COMIF
//    <name> COMIF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003F10) COMIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.5..5> COMIF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SR_CC4IF  -----------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__TIM2C_SR_CC4IF
//    <name> CC4IF </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003F10) CC4IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.4..4> CC4IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SR_CC3IF  -----------------------------------
// SVD Line: 7191

//  <item> SFDITEM_FIELD__TIM2C_SR_CC3IF
//    <name> CC3IF </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003F10) CC3IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.3..3> CC3IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SR_CC2IF  -----------------------------------
// SVD Line: 7198

//  <item> SFDITEM_FIELD__TIM2C_SR_CC2IF
//    <name> CC2IF </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003F10) CC2IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.2..2> CC2IF
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_SR_CC1IF  -----------------------------------
// SVD Line: 7205

//  <item> SFDITEM_FIELD__TIM2C_SR_CC1IF
//    <name> CC1IF </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003F10) CC1IF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.1..1> CC1IF
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_SR_UIF  ------------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__TIM2C_SR_UIF
//    <name> UIF </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003F10) UIF </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_SR ) </loc>
//      <o.0..0> UIF
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2C_SR  ------------------------------------
// SVD Line: 7127

//  <rtree> SFDITEM_REG__TIM2C_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F10) TIM Status Register </i>
//    <loc> ( (unsigned int)((TIM2C_SR >> 0) & 0xFFFFFFFF), ((TIM2C_SR = (TIM2C_SR & ~(0x1EFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1EFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_SR_CC4OF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_CC3OF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_CC2OF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_CC1OF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_BIF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_TIF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_COMIF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_CC4IF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_CC3IF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_CC2IF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_CC1IF </item>
//    <item> SFDITEM_FIELD__TIM2C_SR_UIF </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_EGR  --------------------------------
// SVD Line: 7221

unsigned int TIM2C_EGR __AT (0x40003F14);



// --------------------------------  Field Item: TIM2C_EGR_BG  ------------------------------------
// SVD Line: 7229

//  <item> SFDITEM_FIELD__TIM2C_EGR_BG
//    <name> BG </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x40003F14) Break generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_EGR ) </loc>
//      <o.7..7> BG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_EGR_TG  ------------------------------------
// SVD Line: 7236

//  <item> SFDITEM_FIELD__TIM2C_EGR_TG
//    <name> TG </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x40003F14) Trigger generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_EGR ) </loc>
//      <o.6..6> TG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_EGR_COMG  -----------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__TIM2C_EGR_COMG
//    <name> COMG </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x40003F14) Capture/Compare control update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_EGR ) </loc>
//      <o.5..5> COMG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_EGR_CC4G  -----------------------------------
// SVD Line: 7250

//  <item> SFDITEM_FIELD__TIM2C_EGR_CC4G
//    <name> CC4G </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x40003F14) Capture/Compare 4 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_EGR ) </loc>
//      <o.4..4> CC4G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_EGR_CC3G  -----------------------------------
// SVD Line: 7257

//  <item> SFDITEM_FIELD__TIM2C_EGR_CC3G
//    <name> CC3G </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x40003F14) Capture/Compare 3 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_EGR ) </loc>
//      <o.3..3> CC3G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_EGR_CC2G  -----------------------------------
// SVD Line: 7264

//  <item> SFDITEM_FIELD__TIM2C_EGR_CC2G
//    <name> CC2G </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x40003F14) Capture/Compare 2 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_EGR ) </loc>
//      <o.2..2> CC2G
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_EGR_CC1G  -----------------------------------
// SVD Line: 7271

//  <item> SFDITEM_FIELD__TIM2C_EGR_CC1G
//    <name> CC1G </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40003F14) Capture/Compare 1 generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_EGR ) </loc>
//      <o.1..1> CC1G
//    </check>
//  </item>
//  


// --------------------------------  Field Item: TIM2C_EGR_UG  ------------------------------------
// SVD Line: 7278

//  <item> SFDITEM_FIELD__TIM2C_EGR_UG
//    <name> UG </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40003F14) Update generation </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_EGR ) </loc>
//      <o.0..0> UG
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: TIM2C_EGR  -----------------------------------
// SVD Line: 7221

//  <rtree> SFDITEM_REG__TIM2C_EGR
//    <name> EGR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F14) TIM Event Trig Register </i>
//    <loc> ( (unsigned int)((TIM2C_EGR >> 0) & 0xFFFFFFFF), ((TIM2C_EGR = (TIM2C_EGR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_EGR_BG </item>
//    <item> SFDITEM_FIELD__TIM2C_EGR_TG </item>
//    <item> SFDITEM_FIELD__TIM2C_EGR_COMG </item>
//    <item> SFDITEM_FIELD__TIM2C_EGR_CC4G </item>
//    <item> SFDITEM_FIELD__TIM2C_EGR_CC3G </item>
//    <item> SFDITEM_FIELD__TIM2C_EGR_CC2G </item>
//    <item> SFDITEM_FIELD__TIM2C_EGR_CC1G </item>
//    <item> SFDITEM_FIELD__TIM2C_EGR_UG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2C_CCMR1_OUT  -----------------------------
// SVD Line: 7287

unsigned int TIM2C_CCMR1_OUT __AT (0x40003F18);



// ----------------------------  Field Item: TIM2C_CCMR1_OUT_OC2CE  -------------------------------
// SVD Line: 7295

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC2CE
//    <name> OC2CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003F18) Output Compare 2 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR1_OUT ) </loc>
//      <o.15..15> OC2CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_OC2M  --------------------------------
// SVD Line: 7302

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC2M
//    <name> OC2M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40003F18) Output Compare 2 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR1_OUT >> 12) & 0x7), ((TIM2C_CCMR1_OUT = (TIM2C_CCMR1_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_OC2PE  -------------------------------
// SVD Line: 7309

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC2PE
//    <name> OC2PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003F18) Output Compare 2 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR1_OUT ) </loc>
//      <o.11..11> OC2PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_OC2FE  -------------------------------
// SVD Line: 7316

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC2FE
//    <name> OC2FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003F18) Output Compare 2 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR1_OUT ) </loc>
//      <o.10..10> OC2FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_CC2S  --------------------------------
// SVD Line: 7323

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003F18) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR1_OUT >> 8) & 0x3), ((TIM2C_CCMR1_OUT = (TIM2C_CCMR1_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_OC1CE  -------------------------------
// SVD Line: 7330

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC1CE
//    <name> OC1CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003F18) Output Compare 1 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR1_OUT ) </loc>
//      <o.7..7> OC1CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_OC1M  --------------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC1M
//    <name> OC1M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003F18) \nOutput Compare 1 mode\n0 : FROZEN = Frozen\n1 : CH1_ACTIVE = Set channel 1 to active level on match\n2 : CH1_INACTIVE = Set channel 1 to inactive level on match.\n3 : TOGGLE = Toggle\n4 : FORCE_INACTIVE = Force inactive level\n5 : FORCE_ACTIVE = Force active level\n6 : PWM_MODE1 = PWM mode 1\n7 : PWM_MODE2 = PWM mode 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2C_CCMR1_OUT ) </loc>
//      <o.6..4> OC1M
//        <0=> 0: FROZEN = Frozen
//        <1=> 1: CH1_ACTIVE = Set channel 1 to active level on match
//        <2=> 2: CH1_INACTIVE = Set channel 1 to inactive level on match.
//        <3=> 3: TOGGLE = Toggle
//        <4=> 4: FORCE_INACTIVE = Force inactive level
//        <5=> 5: FORCE_ACTIVE = Force active level
//        <6=> 6: PWM_MODE1 = PWM mode 1
//        <7=> 7: PWM_MODE2 = PWM mode 2
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_OC1PE  -------------------------------
// SVD Line: 7386

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC1PE
//    <name> OC1PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003F18) Output Compare 1 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR1_OUT ) </loc>
//      <o.3..3> OC1PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_OC1FE  -------------------------------
// SVD Line: 7393

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC1FE
//    <name> OC1FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003F18) Output Compare 1 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR1_OUT ) </loc>
//      <o.2..2> OC1FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_OUT_CC1S  --------------------------------
// SVD Line: 7400

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003F18) Capture/Compare 1 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR1_OUT >> 0) & 0x3), ((TIM2C_CCMR1_OUT = (TIM2C_CCMR1_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2C_CCMR1_OUT  --------------------------------
// SVD Line: 7287

//  <rtree> SFDITEM_REG__TIM2C_CCMR1_OUT
//    <name> CCMR1_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F18) TIM Capture/Compare Mode Register 1 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM2C_CCMR1_OUT >> 0) & 0xFFFFFFFF), ((TIM2C_CCMR1_OUT = (TIM2C_CCMR1_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC2CE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC2M </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC2PE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC2FE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC1CE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC1M </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC1PE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_OC1FE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_OUT_CC1S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2C_CCMR1_IN  -----------------------------
// SVD Line: 7409

unsigned int TIM2C_CCMR1_IN __AT (0x40003F18);



// -----------------------------  Field Item: TIM2C_CCMR1_IN_IC2F  --------------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_IC2F
//    <name> IC2F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40003F18) Input capture 2 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR1_IN >> 12) & 0xF), ((TIM2C_CCMR1_IN = (TIM2C_CCMR1_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_IN_IC2PSC  -------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_IC2PSC
//    <name> IC2PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40003F18) Input capture 2 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR1_IN >> 10) & 0x3), ((TIM2C_CCMR1_IN = (TIM2C_CCMR1_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2C_CCMR1_IN_CC2S  --------------------------------
// SVD Line: 7431

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_CC2S
//    <name> CC2S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003F18) Capture/Compare 2 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR1_IN >> 8) & 0x3), ((TIM2C_CCMR1_IN = (TIM2C_CCMR1_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2C_CCMR1_IN_IC1F  --------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_IC1F
//    <name> IC1F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003F18) Input capture 1 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR1_IN >> 4) & 0xF), ((TIM2C_CCMR1_IN = (TIM2C_CCMR1_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR1_IN_IC1PSC  -------------------------------
// SVD Line: 7445

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_IC1PSC
//    <name> IC1PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40003F18) Input capture 1 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR1_IN >> 2) & 0x3), ((TIM2C_CCMR1_IN = (TIM2C_CCMR1_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2C_CCMR1_IN_CC1S  --------------------------------
// SVD Line: 7452

//  <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_CC1S
//    <name> CC1S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003F18) \nCapture/Compare 1 Selection\n0 : OUTPUT = CC1 channel is configured as output\n1 : INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1\n2 : INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2\n3 : INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2C_CCMR1_IN ) </loc>
//      <o.1..0> CC1S
//        <0=> 0: OUTPUT = CC1 channel is configured as output
//        <1=> 1: INPUT_TI1 = CC1 channel is configured as input, IC1 is mapped on TI1
//        <2=> 2: INPUT_TI2 = CC1 channel is configured as input, IC1 is mapped on TI2
//        <3=> 3: INPUT_TRC = CC1 channel is configured as input, IC1 is mapped on TRC
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIM2C_CCMR1_IN  ---------------------------------
// SVD Line: 7409

//  <rtree> SFDITEM_REG__TIM2C_CCMR1_IN
//    <name> CCMR1_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F18) TIM Capture/Compare Mode Register 1 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM2C_CCMR1_IN >> 0) & 0xFFFFFFFF), ((TIM2C_CCMR1_IN = (TIM2C_CCMR1_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_IC2F </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_IC2PSC </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_CC2S </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_IC1F </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_IC1PSC </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR1_IN_CC1S </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIM2C_CCMR2_OUT  -----------------------------
// SVD Line: 7483

unsigned int TIM2C_CCMR2_OUT __AT (0x40003F1C);



// ----------------------------  Field Item: TIM2C_CCMR2_OUT_OC4CE  -------------------------------
// SVD Line: 7491

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC4CE
//    <name> OC4CE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003F1C) Output Compare 4 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR2_OUT ) </loc>
//      <o.15..15> OC4CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_OC4M  --------------------------------
// SVD Line: 7498

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC4M
//    <name> OC4M </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40003F1C) Output Compare 4 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_OUT >> 12) & 0x7), ((TIM2C_CCMR2_OUT = (TIM2C_CCMR2_OUT & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_OC4PE  -------------------------------
// SVD Line: 7505

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC4PE
//    <name> OC4PE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003F1C) Output Compare 4 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR2_OUT ) </loc>
//      <o.11..11> OC4PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_OC4FE  -------------------------------
// SVD Line: 7512

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC4FE
//    <name> OC4FE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003F1C) Output Compare 4 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR2_OUT ) </loc>
//      <o.10..10> OC4FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_CC4S  --------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003F1C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_OUT >> 8) & 0x3), ((TIM2C_CCMR2_OUT = (TIM2C_CCMR2_OUT & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_OC3CE  -------------------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC3CE
//    <name> OC3CE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003F1C) Output Compare 3 clear enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR2_OUT ) </loc>
//      <o.7..7> OC3CE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_OC3M  --------------------------------
// SVD Line: 7533

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC3M
//    <name> OC3M </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40003F1C) Output Compare 3 mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_OUT >> 4) & 0x7), ((TIM2C_CCMR2_OUT = (TIM2C_CCMR2_OUT & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_OC3PE  -------------------------------
// SVD Line: 7540

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC3PE
//    <name> OC3PE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003F1C) Output Compare 3 preload enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR2_OUT ) </loc>
//      <o.3..3> OC3PE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_OC3FE  -------------------------------
// SVD Line: 7547

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC3FE
//    <name> OC3FE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003F1C) Output Compare 3 fast enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCMR2_OUT ) </loc>
//      <o.2..2> OC3FE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_OUT_CC3S  --------------------------------
// SVD Line: 7554

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003F1C) Capture/Compare 3 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_OUT >> 0) & 0x3), ((TIM2C_CCMR2_OUT = (TIM2C_CCMR2_OUT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2C_CCMR2_OUT  --------------------------------
// SVD Line: 7483

//  <rtree> SFDITEM_REG__TIM2C_CCMR2_OUT
//    <name> CCMR2_OUT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F1C) TIM Capture/Compare Mode Register 2 (Output mode) </i>
//    <loc> ( (unsigned int)((TIM2C_CCMR2_OUT >> 0) & 0xFFFFFFFF), ((TIM2C_CCMR2_OUT = (TIM2C_CCMR2_OUT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC4CE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC4M </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC4PE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC4FE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC3CE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC3M </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC3PE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_OC3FE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_OUT_CC3S </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIM2C_CCMR2_IN  -----------------------------
// SVD Line: 7563

unsigned int TIM2C_CCMR2_IN __AT (0x40003F1C);



// -----------------------------  Field Item: TIM2C_CCMR2_IN_IC4F  --------------------------------
// SVD Line: 7571

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_IC4F
//    <name> IC4F </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40003F1C) Input capture 4 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_IN >> 12) & 0xF), ((TIM2C_CCMR2_IN = (TIM2C_CCMR2_IN & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_IN_IC4PSC  -------------------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_IC4PSC
//    <name> IC4PSC </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40003F1C) Input capture 4 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_IN >> 10) & 0x3), ((TIM2C_CCMR2_IN = (TIM2C_CCMR2_IN & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2C_CCMR2_IN_CC4S  --------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_CC4S
//    <name> CC4S </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003F1C) Capture/Compare 4 selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_IN >> 8) & 0x3), ((TIM2C_CCMR2_IN = (TIM2C_CCMR2_IN & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2C_CCMR2_IN_IC3F  --------------------------------
// SVD Line: 7592

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_IC3F
//    <name> IC3F </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40003F1C) Input capture 3 filter </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_IN >> 4) & 0xF), ((TIM2C_CCMR2_IN = (TIM2C_CCMR2_IN & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIM2C_CCMR2_IN_IC3PSC  -------------------------------
// SVD Line: 7599

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_IC3PSC
//    <name> IC3PSC </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40003F1C) Input capture 3 prescaler </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_IN >> 2) & 0x3), ((TIM2C_CCMR2_IN = (TIM2C_CCMR2_IN & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: TIM2C_CCMR2_IN_CC3S  --------------------------------
// SVD Line: 7606

//  <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_CC3S
//    <name> CC3S </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003F1C) Capture/Compare 3 Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_CCMR2_IN >> 0) & 0x3), ((TIM2C_CCMR2_IN = (TIM2C_CCMR2_IN & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIM2C_CCMR2_IN  ---------------------------------
// SVD Line: 7563

//  <rtree> SFDITEM_REG__TIM2C_CCMR2_IN
//    <name> CCMR2_IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F1C) TIM Capture/Compare Mode Register 2 (Input mode) </i>
//    <loc> ( (unsigned int)((TIM2C_CCMR2_IN >> 0) & 0xFFFFFFFF), ((TIM2C_CCMR2_IN = (TIM2C_CCMR2_IN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_IC4F </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_IC4PSC </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_CC4S </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_IC3F </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_IC3PSC </item>
//    <item> SFDITEM_FIELD__TIM2C_CCMR2_IN_CC3S </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_CCER  -------------------------------
// SVD Line: 7615

unsigned int TIM2C_CCER __AT (0x40003F20);



// -------------------------------  Field Item: TIM2C_CCER_CC4P  ----------------------------------
// SVD Line: 7623

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC4P
//    <name> CC4P </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003F20) Capture/Compare 4 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.13..13> CC4P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CCER_CC4E  ----------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC4E
//    <name> CC4E </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003F20) Capture/Compare 4 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.12..12> CC4E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_CCER_CC3NP  ----------------------------------
// SVD Line: 7637

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC3NP
//    <name> CC3NP </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003F20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.11..11> CC3NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_CCER_CC3NE  ----------------------------------
// SVD Line: 7644

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC3NE
//    <name> CC3NE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003F20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.10..10> CC3NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CCER_CC3P  ----------------------------------
// SVD Line: 7651

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC3P
//    <name> CC3P </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003F20) Capture/Compare 3 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.9..9> CC3P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CCER_CC3E  ----------------------------------
// SVD Line: 7658

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC3E
//    <name> CC3E </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003F20) Capture/Compare 3 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.8..8> CC3E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_CCER_CC2NP  ----------------------------------
// SVD Line: 7665

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC2NP
//    <name> CC2NP </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003F20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.7..7> CC2NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_CCER_CC2NE  ----------------------------------
// SVD Line: 7672

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC2NE
//    <name> CC2NE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003F20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.6..6> CC2NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CCER_CC2P  ----------------------------------
// SVD Line: 7679

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC2P
//    <name> CC2P </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003F20) Capture/Compare 2 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.5..5> CC2P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CCER_CC2E  ----------------------------------
// SVD Line: 7686

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC2E
//    <name> CC2E </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003F20) Capture/Compare 2 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.4..4> CC2E
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_CCER_CC1NP  ----------------------------------
// SVD Line: 7693

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC1NP
//    <name> CC1NP </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003F20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.3..3> CC1NP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: TIM2C_CCER_CC1NE  ----------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC1NE
//    <name> CC1NE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003F20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.2..2> CC1NE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CCER_CC1P  ----------------------------------
// SVD Line: 7707

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC1P
//    <name> CC1P </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003F20) Capture/Compare 1 output polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.1..1> CC1P
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_CCER_CC1E  ----------------------------------
// SVD Line: 7714

//  <item> SFDITEM_FIELD__TIM2C_CCER_CC1E
//    <name> CC1E </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003F20) Capture/Compare 1 output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_CCER ) </loc>
//      <o.0..0> CC1E
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2C_CCER  -----------------------------------
// SVD Line: 7615

//  <rtree> SFDITEM_REG__TIM2C_CCER
//    <name> CCER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F20) TIM Captuer/Compare Enable Register </i>
//    <loc> ( (unsigned int)((TIM2C_CCER >> 0) & 0xFFFFFFFF), ((TIM2C_CCER = (TIM2C_CCER & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC4P </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC4E </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC3NP </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC3NE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC3P </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC3E </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC2NP </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC2NE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC2P </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC2E </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC1NP </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC1NE </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC1P </item>
//    <item> SFDITEM_FIELD__TIM2C_CCER_CC1E </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_CNT  --------------------------------
// SVD Line: 7723

unsigned int TIM2C_CNT __AT (0x40003F24);



// --------------------------------  Field Item: TIM2C_CNT_CNT  -----------------------------------
// SVD Line: 7731

//  <item> SFDITEM_FIELD__TIM2C_CNT_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003F24) Counter value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2C_CNT >> 0) & 0xFFFF), ((TIM2C_CNT = (TIM2C_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2C_CNT  -----------------------------------
// SVD Line: 7723

//  <rtree> SFDITEM_REG__TIM2C_CNT
//    <name> CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F24) TIM Count </i>
//    <loc> ( (unsigned int)((TIM2C_CNT >> 0) & 0xFFFFFFFF), ((TIM2C_CNT = (TIM2C_CNT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_PSC  --------------------------------
// SVD Line: 7740

unsigned int TIM2C_PSC __AT (0x40003F28);



// --------------------------------  Field Item: TIM2C_PSC_PSC  -----------------------------------
// SVD Line: 7748

//  <item> SFDITEM_FIELD__TIM2C_PSC_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003F28) Prescaler value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2C_PSC >> 0) & 0xFFFF), ((TIM2C_PSC = (TIM2C_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2C_PSC  -----------------------------------
// SVD Line: 7740

//  <rtree> SFDITEM_REG__TIM2C_PSC
//    <name> PSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F28) TIM Prescale Register </i>
//    <loc> ( (unsigned int)((TIM2C_PSC >> 0) & 0xFFFFFFFF), ((TIM2C_PSC = (TIM2C_PSC & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_PSC_PSC </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_ARR  --------------------------------
// SVD Line: 7757

unsigned int TIM2C_ARR __AT (0x40003F2C);



// --------------------------------  Field Item: TIM2C_ARR_ARR  -----------------------------------
// SVD Line: 7765

//  <item> SFDITEM_FIELD__TIM2C_ARR_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003F2C) ARR </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2C_ARR >> 0) & 0xFFFF), ((TIM2C_ARR = (TIM2C_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2C_ARR  -----------------------------------
// SVD Line: 7757

//  <rtree> SFDITEM_REG__TIM2C_ARR
//    <name> ARR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F2C) TIM Auto Load Register </i>
//    <loc> ( (unsigned int)((TIM2C_ARR >> 0) & 0xFFFFFFFF), ((TIM2C_ARR = (TIM2C_ARR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_ARR_ARR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_RCR  --------------------------------
// SVD Line: 7774

unsigned int TIM2C_RCR __AT (0x40003F30);



// --------------------------------  Field Item: TIM2C_RCR_REP  -----------------------------------
// SVD Line: 7782

//  <item> SFDITEM_FIELD__TIM2C_RCR_REP
//    <name> REP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003F30) Repetition counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_RCR >> 0) & 0xFF), ((TIM2C_RCR = (TIM2C_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: TIM2C_RCR  -----------------------------------
// SVD Line: 7774

//  <rtree> SFDITEM_REG__TIM2C_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F30) TIM Repeate Count Register </i>
//    <loc> ( (unsigned int)((TIM2C_RCR >> 0) & 0xFFFFFFFF), ((TIM2C_RCR = (TIM2C_RCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_RCR_REP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_CCR1  -------------------------------
// SVD Line: 7791

unsigned int TIM2C_CCR1 __AT (0x40003F34);



// -------------------------------  Field Item: TIM2C_CCR1_CCR1  ----------------------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__TIM2C_CCR1_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003F34) Capture/Compare 1 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2C_CCR1 >> 0) & 0xFFFF), ((TIM2C_CCR1 = (TIM2C_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2C_CCR1  -----------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__TIM2C_CCR1
//    <name> CCR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F34) Captuer/Compare Register1 </i>
//    <loc> ( (unsigned int)((TIM2C_CCR1 >> 0) & 0xFFFFFFFF), ((TIM2C_CCR1 = (TIM2C_CCR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCR1_CCR1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_CCR2  -------------------------------
// SVD Line: 7808

unsigned int TIM2C_CCR2 __AT (0x40003F38);



// -------------------------------  Field Item: TIM2C_CCR2_CCR2  ----------------------------------
// SVD Line: 7816

//  <item> SFDITEM_FIELD__TIM2C_CCR2_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003F38) Capture/Compare 2 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2C_CCR2 >> 0) & 0xFFFF), ((TIM2C_CCR2 = (TIM2C_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2C_CCR2  -----------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__TIM2C_CCR2
//    <name> CCR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F38) Capture/Compare Register2 </i>
//    <loc> ( (unsigned int)((TIM2C_CCR2 >> 0) & 0xFFFFFFFF), ((TIM2C_CCR2 = (TIM2C_CCR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCR2_CCR2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_CCR3  -------------------------------
// SVD Line: 7825

unsigned int TIM2C_CCR3 __AT (0x40003F3C);



// -------------------------------  Field Item: TIM2C_CCR3_CCR3  ----------------------------------
// SVD Line: 7833

//  <item> SFDITEM_FIELD__TIM2C_CCR3_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003F3C) Capture/Compare 3 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2C_CCR3 >> 0) & 0xFFFF), ((TIM2C_CCR3 = (TIM2C_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2C_CCR3  -----------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__TIM2C_CCR3
//    <name> CCR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F3C) Capture/Compare Register3 </i>
//    <loc> ( (unsigned int)((TIM2C_CCR3 >> 0) & 0xFFFFFFFF), ((TIM2C_CCR3 = (TIM2C_CCR3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCR3_CCR3 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_CCR4  -------------------------------
// SVD Line: 7842

unsigned int TIM2C_CCR4 __AT (0x40003F40);



// -------------------------------  Field Item: TIM2C_CCR4_CCR4  ----------------------------------
// SVD Line: 7850

//  <item> SFDITEM_FIELD__TIM2C_CCR4_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40003F40) Capture/Compare 4 value </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIM2C_CCR4 >> 0) & 0xFFFF), ((TIM2C_CCR4 = (TIM2C_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIM2C_CCR4  -----------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__TIM2C_CCR4
//    <name> CCR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F40) TIM Capture/Compare Register4 </i>
//    <loc> ( (unsigned int)((TIM2C_CCR4 >> 0) & 0xFFFFFFFF), ((TIM2C_CCR4 = (TIM2C_CCR4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_CCR4_CCR4 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIM2C_BDTR  -------------------------------
// SVD Line: 7859

unsigned int TIM2C_BDTR __AT (0x40003F44);



// -------------------------------  Field Item: TIM2C_BDTR_DTG  -----------------------------------
// SVD Line: 7867

//  <item> SFDITEM_FIELD__TIM2C_BDTR_DTG
//    <name> DTG </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003F44) Dead-time generator setup </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIM2C_BDTR >> 0) & 0xFF), ((TIM2C_BDTR = (TIM2C_BDTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_BDTR_LOCK  ----------------------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__TIM2C_BDTR_LOCK
//    <name> LOCK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003F44) \nLock Configuration\n0 : OFF = Lock off\n1 : LV1 = Lock level 1\n2 : LV2 = Lock level 2\n3 : LV3 = Lock level 3 </i>
//    <combo> 
//      <loc> ( (unsigned int) TIM2C_BDTR ) </loc>
//      <o.9..8> LOCK
//        <0=> 0: OFF = Lock off
//        <1=> 1: LV1 = Lock level 1
//        <2=> 2: LV2 = Lock level 2
//        <3=> 3: LV3 = Lock level 3
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_BDTR_OSSI  ----------------------------------
// SVD Line: 7903

//  <item> SFDITEM_FIELD__TIM2C_BDTR_OSSI
//    <name> OSSI </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003F44) Off-state selection for Idle mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_BDTR ) </loc>
//      <o.10..10> OSSI
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_BDTR_OSSR  ----------------------------------
// SVD Line: 7910

//  <item> SFDITEM_FIELD__TIM2C_BDTR_OSSR
//    <name> OSSR </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003F44) Off-state selection for Run mode </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_BDTR ) </loc>
//      <o.11..11> OSSR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_BDTR_BKE  -----------------------------------
// SVD Line: 7917

//  <item> SFDITEM_FIELD__TIM2C_BDTR_BKE
//    <name> BKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003F44) Break enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_BDTR ) </loc>
//      <o.12..12> BKE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_BDTR_BKP  -----------------------------------
// SVD Line: 7924

//  <item> SFDITEM_FIELD__TIM2C_BDTR_BKP
//    <name> BKP </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003F44) Break polarity </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_BDTR ) </loc>
//      <o.13..13> BKP
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_BDTR_AOE  -----------------------------------
// SVD Line: 7931

//  <item> SFDITEM_FIELD__TIM2C_BDTR_AOE
//    <name> AOE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003F44) Automatic output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_BDTR ) </loc>
//      <o.14..14> AOE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: TIM2C_BDTR_MOE  -----------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__TIM2C_BDTR_MOE
//    <name> MOE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003F44) Main output enable </i>
//    <check> 
//      <loc> ( (unsigned int) TIM2C_BDTR ) </loc>
//      <o.15..15> MOE
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIM2C_BDTR  -----------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__TIM2C_BDTR
//    <name> BDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003F44) TIM Brush and DEAD Register </i>
//    <loc> ( (unsigned int)((TIM2C_BDTR >> 0) & 0xFFFFFFFF), ((TIM2C_BDTR = (TIM2C_BDTR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIM2C_BDTR_DTG </item>
//    <item> SFDITEM_FIELD__TIM2C_BDTR_LOCK </item>
//    <item> SFDITEM_FIELD__TIM2C_BDTR_OSSI </item>
//    <item> SFDITEM_FIELD__TIM2C_BDTR_OSSR </item>
//    <item> SFDITEM_FIELD__TIM2C_BDTR_BKE </item>
//    <item> SFDITEM_FIELD__TIM2C_BDTR_BKP </item>
//    <item> SFDITEM_FIELD__TIM2C_BDTR_AOE </item>
//    <item> SFDITEM_FIELD__TIM2C_BDTR_MOE </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIM2C  -------------------------------------
// SVD Line: 8003

//  <view> TIM2C
//    <name> TIM2C </name>
//    <item> SFDITEM_REG__TIM2C_CR1 </item>
//    <item> SFDITEM_REG__TIM2C_CR2 </item>
//    <item> SFDITEM_REG__TIM2C_SMCR </item>
//    <item> SFDITEM_REG__TIM2C_DIER </item>
//    <item> SFDITEM_REG__TIM2C_SR </item>
//    <item> SFDITEM_REG__TIM2C_EGR </item>
//    <item> SFDITEM_REG__TIM2C_CCMR1_OUT </item>
//    <item> SFDITEM_REG__TIM2C_CCMR1_IN </item>
//    <item> SFDITEM_REG__TIM2C_CCMR2_OUT </item>
//    <item> SFDITEM_REG__TIM2C_CCMR2_IN </item>
//    <item> SFDITEM_REG__TIM2C_CCER </item>
//    <item> SFDITEM_REG__TIM2C_CNT </item>
//    <item> SFDITEM_REG__TIM2C_PSC </item>
//    <item> SFDITEM_REG__TIM2C_ARR </item>
//    <item> SFDITEM_REG__TIM2C_RCR </item>
//    <item> SFDITEM_REG__TIM2C_CCR1 </item>
//    <item> SFDITEM_REG__TIM2C_CCR2 </item>
//    <item> SFDITEM_REG__TIM2C_CCR3 </item>
//    <item> SFDITEM_REG__TIM2C_CCR4 </item>
//    <item> SFDITEM_REG__TIM2C_BDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: CRC_RESULT  -------------------------------
// SVD Line: 8022

unsigned int CRC_RESULT __AT (0x40020804);



// ------------------------------  Field Item: CRC_RESULT_RESULT  ---------------------------------
// SVD Line: 8030

//  <item> SFDITEM_FIELD__CRC_RESULT_RESULT
//    <name> RESULT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40020804) CRC value </i>
//    <edit> 
//      <loc> ( (unsigned short)((CRC_RESULT >> 0) & 0xFFFF), ((CRC_RESULT = (CRC_RESULT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: CRC_RESULT_FLAG  ----------------------------------
// SVD Line: 8037

//  <item> SFDITEM_FIELD__CRC_RESULT_FLAG
//    <name> FLAG </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x40020804) flag of checksum </i>
//    <check> 
//      <loc> ( (unsigned int) CRC_RESULT ) </loc>
//      <o.16..16> FLAG
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: CRC_RESULT  -----------------------------------
// SVD Line: 8022

//  <rtree> SFDITEM_REG__CRC_RESULT
//    <name> RESULT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020804) Result register </i>
//    <loc> ( (unsigned int)((CRC_RESULT >> 0) & 0xFFFFFFFF), ((CRC_RESULT = (CRC_RESULT & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_RESULT_RESULT </item>
//    <item> SFDITEM_FIELD__CRC_RESULT_FLAG </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: CRC_DATA0  --------------------------------
// SVD Line: 8046

unsigned int CRC_DATA0 __AT (0x40020880);



// -----------------------------  Field Item: CRC_DATA0_CRC_DATA  ---------------------------------
// SVD Line: 8054

//  <item> SFDITEM_FIELD__CRC_DATA0_CRC_DATA
//    <name> CRC_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020880) Input Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_DATA0 >> 0) & 0xFFFFFFFF), ((CRC_DATA0 = (CRC_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC_DATA0  -----------------------------------
// SVD Line: 8046

//  <rtree> SFDITEM_REG__CRC_DATA0
//    <name> DATA0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020880) CRC Data Register (0x80 ~ 0xFF) </i>
//    <loc> ( (unsigned int)((CRC_DATA0 >> 0) & 0xFFFFFFFF), ((CRC_DATA0 = (CRC_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_DATA0_CRC_DATA </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CRC  --------------------------------------
// SVD Line: 8012

//  <view> CRC
//    <name> CRC </name>
//    <item> SFDITEM_REG__CRC_RESULT </item>
//    <item> SFDITEM_REG__CRC_DATA0 </item>
//  </view>
//  


// -----------------------------  Register Item Address: FLASH_CR  --------------------------------
// SVD Line: 8080

unsigned int FLASH_CR __AT (0x40020400);



// ---------------------------------  Field Item: FLASH_CR_OP  ------------------------------------
// SVD Line: 8088

//  <item> SFDITEM_FIELD__FLASH_CR_OP
//    <name> OP </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020400) \nFlash Operation Mode\n0 : READ = Flash read\n1 : PROG = Flash program\n2 : ERASE_SECTOR = Flash sector erase\n3 : ERASE_CHIP = Flash chip erase </i>
//    <combo> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.1..0> OP
//        <0=> 0: READ = Flash read
//        <1=> 1: PROG = Flash program
//        <2=> 2: ERASE_SECTOR = Flash sector erase
//        <3=> 3: ERASE_CHIP = Flash chip erase
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_BUSY  -----------------------------------
// SVD Line: 8117

//  <item> SFDITEM_FIELD__FLASH_CR_BUSY
//    <name> BUSY </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40020400) BUSY FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.2..2> BUSY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_IE0  ------------------------------------
// SVD Line: 8124

//  <item> SFDITEM_FIELD__FLASH_CR_IE0
//    <name> IE0 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020400) Enable interrupt of P/E protect block </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.3..3> IE0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_CR_IE1  ------------------------------------
// SVD Line: 8131

//  <item> SFDITEM_FIELD__FLASH_CR_IE1
//    <name> IE1 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020400) Enable interrupt of P/E $pc </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_CR ) </loc>
//      <o.4..4> IE1
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_CR  ------------------------------------
// SVD Line: 8080

//  <rtree> SFDITEM_REG__FLASH_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020400) Control Register </i>
//    <loc> ( (unsigned int)((FLASH_CR >> 0) & 0xFFFFFFFF), ((FLASH_CR = (FLASH_CR & ~(0x1BUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1B) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_CR_OP </item>
//    <item> SFDITEM_FIELD__FLASH_CR_BUSY </item>
//    <item> SFDITEM_FIELD__FLASH_CR_IE0 </item>
//    <item> SFDITEM_FIELD__FLASH_CR_IE1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLASH_IFR  --------------------------------
// SVD Line: 8140

unsigned int FLASH_IFR __AT (0x40020404);



// --------------------------------  Field Item: FLASH_IFR_IF1  -----------------------------------
// SVD Line: 8148

//  <item> SFDITEM_FIELD__FLASH_IFR_IF1
//    <name> IF1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40020404) Interrupt flag of P/E protect block </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_IFR ) </loc>
//      <o.1..1> IF1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: FLASH_IFR_IF0  -----------------------------------
// SVD Line: 8155

//  <item> SFDITEM_FIELD__FLASH_IFR_IF0
//    <name> IF0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40020404) Interrupt flag of P/E $pc </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_IFR ) </loc>
//      <o.0..0> IF0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: FLASH_IFR  -----------------------------------
// SVD Line: 8140

//  <rtree> SFDITEM_REG__FLASH_IFR
//    <name> IFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020404) Interrupt flag Register </i>
//    <loc> ( (unsigned int)((FLASH_IFR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__FLASH_IFR_IF1 </item>
//    <item> SFDITEM_FIELD__FLASH_IFR_IF0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FLASH_ICLR  -------------------------------
// SVD Line: 8164

unsigned int FLASH_ICLR __AT (0x40020408);



// ------------------------------  Field Item: FLASH_ICLR_ICLR1  ----------------------------------
// SVD Line: 8172

//  <item> SFDITEM_FIELD__FLASH_ICLR_ICLR1
//    <name> ICLR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x40020408) Clear IRQ flag of P/E protect block </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ICLR ) </loc>
//      <o.1..1> ICLR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_ICLR_ICLR0  ----------------------------------
// SVD Line: 8179

//  <item> SFDITEM_FIELD__FLASH_ICLR_ICLR0
//    <name> ICLR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x40020408) Clear IRQ flag of P/E $pc </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ICLR ) </loc>
//      <o.0..0> ICLR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_ICLR  -----------------------------------
// SVD Line: 8164

//  <rtree> SFDITEM_REG__FLASH_ICLR
//    <name> ICLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020408) Interrupt Flag Clear Register </i>
//    <loc> ( (unsigned int)((FLASH_ICLR >> 0) & 0xFFFFFFFF), ((FLASH_ICLR = (FLASH_ICLR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_ICLR_ICLR1 </item>
//    <item> SFDITEM_FIELD__FLASH_ICLR_ICLR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_BYPASS  ------------------------------
// SVD Line: 8188

unsigned int FLASH_BYPASS __AT (0x4002040C);



// ---------------------------  Field Item: FLASH_BYPASS_BYPASSSEQ  -------------------------------
// SVD Line: 8196

//  <item> SFDITEM_FIELD__FLASH_BYPASS_BYPASSSEQ
//    <name> BYPASSSEQ </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002040C) By-pass SEQ </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_BYPASS >> 0) & 0x0), ((FLASH_BYPASS = (FLASH_BYPASS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_BYPASS  ----------------------------------
// SVD Line: 8188

//  <rtree> SFDITEM_REG__FLASH_BYPASS
//    <name> BYPASS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002040C) 0X5A5A-0XA5A5 sequence Register </i>
//    <loc> ( (unsigned int)((FLASH_BYPASS >> 0) & 0xFFFFFFFF), ((FLASH_BYPASS = (FLASH_BYPASS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_BYPASS_BYPASSSEQ </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_SLOCK0  ------------------------------
// SVD Line: 8205

unsigned int FLASH_SLOCK0 __AT (0x40020410);



// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_31  -------------------------------
// SVD Line: 8213

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_31
//    <name> SLOCK0_31 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40020410) Sector 62~63 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.31..31> SLOCK0_31
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_30  -------------------------------
// SVD Line: 8220

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_30
//    <name> SLOCK0_30 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40020410) Sector 60~61 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.30..30> SLOCK0_30
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_29  -------------------------------
// SVD Line: 8227

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_29
//    <name> SLOCK0_29 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40020410) Sector 58~59 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.29..29> SLOCK0_29
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_28  -------------------------------
// SVD Line: 8234

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_28
//    <name> SLOCK0_28 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40020410) Sector 56~57 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.28..28> SLOCK0_28
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_27  -------------------------------
// SVD Line: 8241

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_27
//    <name> SLOCK0_27 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40020410) Sector 54~55 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.27..27> SLOCK0_27
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_26  -------------------------------
// SVD Line: 8248

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_26
//    <name> SLOCK0_26 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40020410) Sector 52~53 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.26..26> SLOCK0_26
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_25  -------------------------------
// SVD Line: 8255

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_25
//    <name> SLOCK0_25 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020410) Sector 50~51 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.25..25> SLOCK0_25
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_24  -------------------------------
// SVD Line: 8262

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_24
//    <name> SLOCK0_24 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020410) Sector 48~49 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.24..24> SLOCK0_24
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_23  -------------------------------
// SVD Line: 8269

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_23
//    <name> SLOCK0_23 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40020410) Sector 46~47 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.23..23> SLOCK0_23
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_22  -------------------------------
// SVD Line: 8276

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_22
//    <name> SLOCK0_22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40020410) Sector 44~45 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.22..22> SLOCK0_22
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_21  -------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_21
//    <name> SLOCK0_21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40020410) Sector 42~43 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.21..21> SLOCK0_21
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_20  -------------------------------
// SVD Line: 8290

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_20
//    <name> SLOCK0_20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40020410) Sector 40~41 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.20..20> SLOCK0_20
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_19  -------------------------------
// SVD Line: 8297

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_19
//    <name> SLOCK0_19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40020410) Sector 38~39 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.19..19> SLOCK0_19
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_18  -------------------------------
// SVD Line: 8304

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_18
//    <name> SLOCK0_18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40020410) Sector 36~37 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.18..18> SLOCK0_18
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_17  -------------------------------
// SVD Line: 8311

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_17
//    <name> SLOCK0_17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40020410) Sector 34~35 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.17..17> SLOCK0_17
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_16  -------------------------------
// SVD Line: 8318

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_16
//    <name> SLOCK0_16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40020410) Sector 32~33 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.16..16> SLOCK0_16
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_15  -------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_15
//    <name> SLOCK0_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020410) Sector 30~31 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.15..15> SLOCK0_15
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_14  -------------------------------
// SVD Line: 8332

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_14
//    <name> SLOCK0_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020410) Sector 28~29 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.14..14> SLOCK0_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_13  -------------------------------
// SVD Line: 8339

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_13
//    <name> SLOCK0_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020410) Sector 26~27 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.13..13> SLOCK0_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_12  -------------------------------
// SVD Line: 8346

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_12
//    <name> SLOCK0_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020410) Sector 24~25 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.12..12> SLOCK0_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_11  -------------------------------
// SVD Line: 8353

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_11
//    <name> SLOCK0_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020410) Sector 22~23 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.11..11> SLOCK0_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK0_SLOCK0_10  -------------------------------
// SVD Line: 8360

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_10
//    <name> SLOCK0_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020410) Sector 20~21 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.10..10> SLOCK0_10
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_9  -------------------------------
// SVD Line: 8367

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_9
//    <name> SLOCK0_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020410) Sector 18~19 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.9..9> SLOCK0_9
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_8  -------------------------------
// SVD Line: 8374

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_8
//    <name> SLOCK0_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020410) Sector 16~17 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.8..8> SLOCK0_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_7  -------------------------------
// SVD Line: 8381

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_7
//    <name> SLOCK0_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020410) Sector 14~15 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.7..7> SLOCK0_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_6  -------------------------------
// SVD Line: 8388

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_6
//    <name> SLOCK0_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020410) Sector 12~13 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.6..6> SLOCK0_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_5  -------------------------------
// SVD Line: 8395

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_5
//    <name> SLOCK0_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020410) Sector 11~10 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.5..5> SLOCK0_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_4  -------------------------------
// SVD Line: 8402

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_4
//    <name> SLOCK0_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020410) Sector 8~9 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.4..4> SLOCK0_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_3  -------------------------------
// SVD Line: 8409

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_3
//    <name> SLOCK0_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020410) Sector 6~7 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.3..3> SLOCK0_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_2  -------------------------------
// SVD Line: 8416

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_2
//    <name> SLOCK0_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020410) Sector 4~5 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.2..2> SLOCK0_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_1  -------------------------------
// SVD Line: 8423

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_1
//    <name> SLOCK0_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020410) Sector 2~3 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.1..1> SLOCK0_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK0_SLOCK0_0  -------------------------------
// SVD Line: 8430

//  <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_0
//    <name> SLOCK0_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020410) Sector 0~1 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK0 ) </loc>
//      <o.0..0> SLOCK0_0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_SLOCK0  ----------------------------------
// SVD Line: 8205

//  <rtree> SFDITEM_REG__FLASH_SLOCK0
//    <name> SLOCK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020410) Sector Write Protect Register0 </i>
//    <loc> ( (unsigned int)((FLASH_SLOCK0 >> 0) & 0xFFFFFFFF), ((FLASH_SLOCK0 = (FLASH_SLOCK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_31 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_30 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_29 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_28 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_27 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_26 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_25 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_24 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_23 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_22 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_21 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_20 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_19 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_18 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_17 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_16 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_15 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_14 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_13 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_12 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_11 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_10 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_9 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_8 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_7 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_6 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_5 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_4 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_3 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_2 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_1 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK0_SLOCK0_0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_SLOCK1  ------------------------------
// SVD Line: 8439

unsigned int FLASH_SLOCK1 __AT (0x40020414);



// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_31  -------------------------------
// SVD Line: 8447

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_31
//    <name> SLOCK1_31 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40020414) Sector 126~127 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.31..31> SLOCK1_31
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_30  -------------------------------
// SVD Line: 8454

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_30
//    <name> SLOCK1_30 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40020414) Sector 124~125 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.30..30> SLOCK1_30
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_29  -------------------------------
// SVD Line: 8461

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_29
//    <name> SLOCK1_29 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40020414) Sector 122~123 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.29..29> SLOCK1_29
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_28  -------------------------------
// SVD Line: 8468

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_28
//    <name> SLOCK1_28 </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40020414) Sector 120~121 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.28..28> SLOCK1_28
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_27  -------------------------------
// SVD Line: 8475

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_27
//    <name> SLOCK1_27 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40020414) Sector 118~119 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.27..27> SLOCK1_27
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_26  -------------------------------
// SVD Line: 8482

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_26
//    <name> SLOCK1_26 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40020414) Sector 116~117 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.26..26> SLOCK1_26
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_25  -------------------------------
// SVD Line: 8489

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_25
//    <name> SLOCK1_25 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020414) Sector 114~115 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.25..25> SLOCK1_25
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_24  -------------------------------
// SVD Line: 8496

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_24
//    <name> SLOCK1_24 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020414) Sector 112~113 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.24..24> SLOCK1_24
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_23  -------------------------------
// SVD Line: 8503

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_23
//    <name> SLOCK1_23 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40020414) Sector 110~111 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.23..23> SLOCK1_23
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_22  -------------------------------
// SVD Line: 8510

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_22
//    <name> SLOCK1_22 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40020414) Sector 108~109 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.22..22> SLOCK1_22
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_21  -------------------------------
// SVD Line: 8517

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_21
//    <name> SLOCK1_21 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40020414) Sector 106~107 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.21..21> SLOCK1_21
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_20  -------------------------------
// SVD Line: 8524

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_20
//    <name> SLOCK1_20 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40020414) Sector 104~105 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.20..20> SLOCK1_20
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_19  -------------------------------
// SVD Line: 8531

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_19
//    <name> SLOCK1_19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40020414) Sector 102~103 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.19..19> SLOCK1_19
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_18  -------------------------------
// SVD Line: 8538

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_18
//    <name> SLOCK1_18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40020414) Sector 100~101 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.18..18> SLOCK1_18
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_17  -------------------------------
// SVD Line: 8545

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_17
//    <name> SLOCK1_17 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40020414) Sector 98~99 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.17..17> SLOCK1_17
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_16  -------------------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_16
//    <name> SLOCK1_16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40020414) Sector 96~97 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.16..16> SLOCK1_16
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_15  -------------------------------
// SVD Line: 8559

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_15
//    <name> SLOCK1_15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020414) Sector 94~95 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.15..15> SLOCK1_15
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_14  -------------------------------
// SVD Line: 8566

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_14
//    <name> SLOCK1_14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020414) Sector 92~93 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.14..14> SLOCK1_14
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_13  -------------------------------
// SVD Line: 8573

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_13
//    <name> SLOCK1_13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020414) Sector 90~91 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.13..13> SLOCK1_13
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_12  -------------------------------
// SVD Line: 8580

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_12
//    <name> SLOCK1_12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020414) Sector 88~89 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.12..12> SLOCK1_12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_11  -------------------------------
// SVD Line: 8587

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_11
//    <name> SLOCK1_11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020414) Sector 86~87 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.11..11> SLOCK1_11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SLOCK1_SLOCK1_10  -------------------------------
// SVD Line: 8594

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_10
//    <name> SLOCK1_10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020414) Sector 84~55 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.10..10> SLOCK1_10
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_9  -------------------------------
// SVD Line: 8601

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_9
//    <name> SLOCK1_9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020414) Sector 82~83 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.9..9> SLOCK1_9
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_8  -------------------------------
// SVD Line: 8608

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_8
//    <name> SLOCK1_8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020414) Sector 80~81 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.8..8> SLOCK1_8
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_7  -------------------------------
// SVD Line: 8615

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_7
//    <name> SLOCK1_7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020414) Sector 78~79 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.7..7> SLOCK1_7
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_6  -------------------------------
// SVD Line: 8622

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_6
//    <name> SLOCK1_6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020414) Sector 76~77 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.6..6> SLOCK1_6
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_5  -------------------------------
// SVD Line: 8629

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_5
//    <name> SLOCK1_5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020414) Sector 74~75 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.5..5> SLOCK1_5
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_4  -------------------------------
// SVD Line: 8636

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_4
//    <name> SLOCK1_4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020414) Sector 72~73 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.4..4> SLOCK1_4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_3  -------------------------------
// SVD Line: 8643

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_3
//    <name> SLOCK1_3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020414) Sector 70~71 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.3..3> SLOCK1_3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_2  -------------------------------
// SVD Line: 8650

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_2
//    <name> SLOCK1_2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020414) Sector 68~69 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.2..2> SLOCK1_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_1  -------------------------------
// SVD Line: 8657

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_1
//    <name> SLOCK1_1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020414) Sector 66~67 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.1..1> SLOCK1_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SLOCK1_SLOCK1_0  -------------------------------
// SVD Line: 8664

//  <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_0
//    <name> SLOCK1_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020414) Sector 64~65 </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SLOCK1 ) </loc>
//      <o.0..0> SLOCK1_0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_SLOCK1  ----------------------------------
// SVD Line: 8439

//  <rtree> SFDITEM_REG__FLASH_SLOCK1
//    <name> SLOCK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020414) Sector Write Protect Register1 </i>
//    <loc> ( (unsigned int)((FLASH_SLOCK1 >> 0) & 0xFFFFFFFF), ((FLASH_SLOCK1 = (FLASH_SLOCK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_31 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_30 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_29 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_28 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_27 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_26 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_25 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_24 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_23 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_22 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_21 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_20 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_19 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_18 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_17 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_16 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_15 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_14 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_13 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_12 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_11 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_10 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_9 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_8 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_7 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_6 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_5 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_4 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_3 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_2 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_1 </item>
//    <item> SFDITEM_FIELD__FLASH_SLOCK1_SLOCK1_0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_ISPCON  ------------------------------
// SVD Line: 8673

unsigned int FLASH_ISPCON __AT (0x40020418);



// ----------------------------  Field Item: FLASH_ISPCON_ISP_CON  --------------------------------
// SVD Line: 8681

//  <item> SFDITEM_FIELD__FLASH_ISPCON_ISP_CON
//    <name> ISP_CON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020418) ISP Function Config (Unlock when KEY=0x5A69) </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ISPCON ) </loc>
//      <o.0..0> ISP_CON
//    </check>
//  </item>
//  


// ------------------------------  Field Item: FLASH_ISPCON_KEY  ----------------------------------
// SVD Line: 8688

//  <item> SFDITEM_FIELD__FLASH_ISPCON_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40020418) auth key 0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_ISPCON >> 16) & 0x0), ((FLASH_ISPCON = (FLASH_ISPCON & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_ISPCON  ----------------------------------
// SVD Line: 8673

//  <rtree> SFDITEM_REG__FLASH_ISPCON
//    <name> ISPCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020418) Flash ISP Control register </i>
//    <loc> ( (unsigned int)((FLASH_ISPCON >> 0) & 0xFFFFFFFF), ((FLASH_ISPCON = (FLASH_ISPCON & ~(0xFFFF0001UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0001) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_ISPCON_ISP_CON </item>
//    <item> SFDITEM_FIELD__FLASH_ISPCON_KEY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_IAPCON  ------------------------------
// SVD Line: 8697

unsigned int FLASH_IAPCON __AT (0x4002041C);



// ----------------------------  Field Item: FLASH_IAPCON_IAP_CON  --------------------------------
// SVD Line: 8705

//  <item> SFDITEM_FIELD__FLASH_IAPCON_IAP_CON
//    <name> IAP_CON </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002041C) IAP_CON </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_IAPCON ) </loc>
//      <o.0..0> IAP_CON
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: FLASH_IAPCON  ----------------------------------
// SVD Line: 8697

//  <rtree> SFDITEM_REG__FLASH_IAPCON
//    <name> IAPCON </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002041C) Flash IAP Control register </i>
//    <loc> ( (unsigned int)((FLASH_IAPCON >> 0) & 0xFFFFFFFF), ((FLASH_IAPCON = (FLASH_IAPCON & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_IAPCON_IAP_CON </item>
//  </rtree>
//  


// --------------------------  Register Item Address: FLASH_IAP_SIZE  -----------------------------
// SVD Line: 8714

unsigned int FLASH_IAP_SIZE __AT (0x40020420);



// ---------------------------  Field Item: FLASH_IAP_SIZE_IAP_SIZE  ------------------------------
// SVD Line: 8722

//  <item> SFDITEM_FIELD__FLASH_IAP_SIZE_IAP_SIZE
//    <name> IAP_SIZE </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40020420) IAP_SIZE </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_IAP_SIZE >> 0) & 0x3), ((FLASH_IAP_SIZE = (FLASH_IAP_SIZE & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: FLASH_IAP_SIZE  ---------------------------------
// SVD Line: 8714

//  <rtree> SFDITEM_REG__FLASH_IAP_SIZE
//    <name> IAP_SIZE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020420) Flash IAP Size register </i>
//    <loc> ( (unsigned int)((FLASH_IAP_SIZE >> 0) & 0xFFFFFFFF), ((FLASH_IAP_SIZE = (FLASH_IAP_SIZE & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_IAP_SIZE_IAP_SIZE </item>
//  </rtree>
//  


// ------------------------  Register Item Address: FLASH_ISP_AUX_FLAG  ---------------------------
// SVD Line: 8731

unsigned int FLASH_ISP_AUX_FLAG __AT (0x40020424);



// -----------------------  Field Item: FLASH_ISP_AUX_FLAG_ISP_AUX_FLAG  --------------------------
// SVD Line: 8739

//  <item> SFDITEM_FIELD__FLASH_ISP_AUX_FLAG_ISP_AUX_FLAG
//    <name> ISP_AUX_FLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020424) ISP_AUX_FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_ISP_AUX_FLAG ) </loc>
//      <o.0..0> ISP_AUX_FLAG
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: FLASH_ISP_AUX_FLAG  -------------------------------
// SVD Line: 8731

//  <rtree> SFDITEM_REG__FLASH_ISP_AUX_FLAG
//    <name> ISP_AUX_FLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020424) ISP_AUX_FLAG register </i>
//    <loc> ( (unsigned int)((FLASH_ISP_AUX_FLAG >> 0) & 0xFFFFFFFF), ((FLASH_ISP_AUX_FLAG = (FLASH_ISP_AUX_FLAG & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_ISP_AUX_FLAG_ISP_AUX_FLAG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_SWCFG  -------------------------------
// SVD Line: 8748

unsigned int FLASH_SWCFG __AT (0x40020438);



// ---------------------------  Field Item: FLASH_SWCFG_SWCFG_BGRVT  ------------------------------
// SVD Line: 8756

//  <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_BGRVT
//    <name> SWCFG_BGRVT </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40020438) BGRVT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SWCFG >> 0) & 0x1F), ((FLASH_SWCFG = (FLASH_SWCFG & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SWCFG_SWCFG_BGRTT  ------------------------------
// SVD Line: 8763

//  <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_BGRTT
//    <name> SWCFG_BGRTT </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40020438) BGRTT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SWCFG >> 5) & 0x1F), ((FLASH_SWCFG = (FLASH_SWCFG & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SWCFG_SWCFG_FT  --------------------------------
// SVD Line: 8770

//  <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_FT
//    <name> SWCFG_FT </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x40020438) FT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SWCFG >> 10) & 0x7), ((FLASH_SWCFG = (FLASH_SWCFG & ~(0x7UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SWCFG_SWCFG_CT  --------------------------------
// SVD Line: 8777

//  <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_CT
//    <name> SWCFG_CT </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40020438) CT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SWCFG >> 13) & 0xF), ((FLASH_SWCFG = (FLASH_SWCFG & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SWCFG_SWCFG_RT  --------------------------------
// SVD Line: 8784

//  <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_RT
//    <name> SWCFG_RT </name>
//    <rw> 
//    <i> [Bits 21..17] RW (@ 0x40020438) RT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SWCFG >> 17) & 0x1F), ((FLASH_SWCFG = (FLASH_SWCFG & ~(0x1FUL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLASH_SWCFG_SWCFG_HVSEL  ------------------------------
// SVD Line: 8791

//  <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_HVSEL
//    <name> SWCFG_HVSEL </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40020438) HVSEL tirmming value </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SWCFG ) </loc>
//      <o.22..22> SWCFG_HVSEL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_SWCFG_SWCFG_MT  --------------------------------
// SVD Line: 8798

//  <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_MT
//    <name> SWCFG_MT </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x40020438) MT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SWCFG >> 23) & 0x3), ((FLASH_SWCFG = (FLASH_SWCFG & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_SWCFG  ----------------------------------
// SVD Line: 8748

//  <rtree> SFDITEM_REG__FLASH_SWCFG
//    <name> SWCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020438) Flash configuration </i>
//    <loc> ( (unsigned int)((FLASH_SWCFG >> 0) & 0xFFFFFFFF), ((FLASH_SWCFG = (FLASH_SWCFG & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_BGRVT </item>
//    <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_BGRTT </item>
//    <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_FT </item>
//    <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_CT </item>
//    <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_RT </item>
//    <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_HVSEL </item>
//    <item> SFDITEM_FIELD__FLASH_SWCFG_SWCFG_MT </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FLASH_HWCFG  -------------------------------
// SVD Line: 8807

unsigned int FLASH_HWCFG __AT (0x4002043C);



// -------------------------  Field Item: FLASH_HWCFG_SWCFG_BGRVT_EN  -----------------------------
// SVD Line: 8815

//  <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_BGRVT_EN
//    <name> SWCFG_BGRVT_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002043C) Enable SW BGRVT configurate </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_HWCFG ) </loc>
//      <o.0..0> SWCFG_BGRVT_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: FLASH_HWCFG_SWCFG_BGRTT_EN  -----------------------------
// SVD Line: 8822

//  <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_BGRTT_EN
//    <name> SWCFG_BGRTT_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002043C) Enable SW BGRTT configurate </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_HWCFG ) </loc>
//      <o.1..1> SWCFG_BGRTT_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_HWCFG_SWCFG_FT_EN  ------------------------------
// SVD Line: 8829

//  <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_FT_EN
//    <name> SWCFG_FT_EN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002043C) Enable SW FT configurate </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_HWCFG ) </loc>
//      <o.2..2> SWCFG_FT_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_HWCFG_SWCFG_CT_EN  ------------------------------
// SVD Line: 8836

//  <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_CT_EN
//    <name> SWCFG_CT_EN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002043C) Enable SW CT configurate </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_HWCFG ) </loc>
//      <o.3..3> SWCFG_CT_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_HWCFG_SWCFG_RT_EN  ------------------------------
// SVD Line: 8843

//  <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_RT_EN
//    <name> SWCFG_RT_EN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002043C) Enable SW RT configurate </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_HWCFG ) </loc>
//      <o.4..4> SWCFG_RT_EN
//    </check>
//  </item>
//  


// -------------------------  Field Item: FLASH_HWCFG_SWCFG_HVSEL_EN  -----------------------------
// SVD Line: 8850

//  <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_HVSEL_EN
//    <name> SWCFG_HVSEL_EN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002043C) Enable SW HVSEL configurate </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_HWCFG ) </loc>
//      <o.5..5> SWCFG_HVSEL_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_HWCFG_SWCFG_MT_EN  ------------------------------
// SVD Line: 8857

//  <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_MT_EN
//    <name> SWCFG_MT_EN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002043C) Enable SW MT configurate </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_HWCFG ) </loc>
//      <o.6..6> SWCFG_MT_EN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: FLASH_HWCFG_HWCFG_BGRVT  ------------------------------
// SVD Line: 8864

//  <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_BGRVT
//    <name> HWCFG_BGRVT </name>
//    <r> 
//    <i> [Bits 11..7] RO (@ 0x4002043C) BGRVT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_HWCFG >> 7) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLASH_HWCFG_HWCFG_BGRTT  ------------------------------
// SVD Line: 8871

//  <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_BGRTT
//    <name> HWCFG_BGRTT </name>
//    <r> 
//    <i> [Bits 16..12] RO (@ 0x4002043C) BGRTT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_HWCFG >> 12) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: FLASH_HWCFG_HWCFG_FT  --------------------------------
// SVD Line: 8878

//  <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_FT
//    <name> HWCFG_FT </name>
//    <r> 
//    <i> [Bits 19..17] RO (@ 0x4002043C) FT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_HWCFG >> 17) & 0x7) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: FLASH_HWCFG_HWCFG_CT  --------------------------------
// SVD Line: 8885

//  <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_CT
//    <name> HWCFG_CT </name>
//    <r> 
//    <i> [Bits 23..20] RO (@ 0x4002043C) CT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_HWCFG >> 20) & 0xF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: FLASH_HWCFG_HWCFG_RT  --------------------------------
// SVD Line: 8892

//  <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_RT
//    <name> HWCFG_RT </name>
//    <r> 
//    <i> [Bits 28..24] RO (@ 0x4002043C) RT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_HWCFG >> 24) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: FLASH_HWCFG_HWCFG_HVSEL  ------------------------------
// SVD Line: 8899

//  <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_HVSEL
//    <name> HWCFG_HVSEL </name>
//    <r> 
//    <i> [Bit 29] RO (@ 0x4002043C) HVSEL tirmming value </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_HWCFG ) </loc>
//      <o.29..29> HWCFG_HVSEL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: FLASH_HWCFG_HWCFG_MT  --------------------------------
// SVD Line: 8906

//  <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_MT
//    <name> HWCFG_MT </name>
//    <r> 
//    <i> [Bits 31..30] RO (@ 0x4002043C) MT tirmming value </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_HWCFG >> 30) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: FLASH_HWCFG  ----------------------------------
// SVD Line: 8807

//  <rtree> SFDITEM_REG__FLASH_HWCFG
//    <name> HWCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002043C) Flash configuration </i>
//    <loc> ( (unsigned int)((FLASH_HWCFG >> 0) & 0xFFFFFFFF), ((FLASH_HWCFG = (FLASH_HWCFG & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_BGRVT_EN </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_BGRTT_EN </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_FT_EN </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_CT_EN </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_RT_EN </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_HVSEL_EN </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_SWCFG_MT_EN </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_BGRVT </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_BGRTT </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_FT </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_CT </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_RT </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_HVSEL </item>
//    <item> SFDITEM_FIELD__FLASH_HWCFG_HWCFG_MT </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: FLASH  -------------------------------------
// SVD Line: 8065

//  <view> FLASH
//    <name> FLASH </name>
//    <item> SFDITEM_REG__FLASH_CR </item>
//    <item> SFDITEM_REG__FLASH_IFR </item>
//    <item> SFDITEM_REG__FLASH_ICLR </item>
//    <item> SFDITEM_REG__FLASH_BYPASS </item>
//    <item> SFDITEM_REG__FLASH_SLOCK0 </item>
//    <item> SFDITEM_REG__FLASH_SLOCK1 </item>
//    <item> SFDITEM_REG__FLASH_ISPCON </item>
//    <item> SFDITEM_REG__FLASH_IAPCON </item>
//    <item> SFDITEM_REG__FLASH_IAP_SIZE </item>
//    <item> SFDITEM_REG__FLASH_ISP_AUX_FLAG </item>
//    <item> SFDITEM_REG__FLASH_SWCFG </item>
//    <item> SFDITEM_REG__FLASH_HWCFG </item>
//  </view>
//  


// ----------------------------  Register Item Address: GPIO_DIRCR  -------------------------------
// SVD Line: 8932

unsigned int GPIO_DIRCR __AT (0x40021000);



// ------------------------------  Field Item: GPIO_DIRCR_PxDIR  ----------------------------------
// SVD Line: 8940

//  <item> SFDITEM_FIELD__GPIO_DIRCR_PxDIR
//    <name> PxDIR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021000) Px DIR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_DIRCR >> 0) & 0xFFFF), ((GPIO_DIRCR = (GPIO_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_DIRCR  -----------------------------------
// SVD Line: 8932

//  <rtree> SFDITEM_REG__GPIO_DIRCR
//    <name> DIRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021000) Input/Output direction Register </i>
//    <loc> ( (unsigned int)((GPIO_DIRCR >> 0) & 0xFFFFFFFF), ((GPIO_DIRCR = (GPIO_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_DIRCR_PxDIR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO_OTYPER  -------------------------------
// SVD Line: 9031

unsigned int GPIO_OTYPER __AT (0x40021004);



// -----------------------------  Field Item: GPIO_OTYPER_PxOTYP  ---------------------------------
// SVD Line: 9039

//  <item> SFDITEM_FIELD__GPIO_OTYPER_PxOTYP
//    <name> PxOTYP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021004) Px Output Type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_OTYPER >> 0) & 0xFFFF), ((GPIO_OTYPER = (GPIO_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_OTYPER  ----------------------------------
// SVD Line: 9031

//  <rtree> SFDITEM_REG__GPIO_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021004) Output Type register </i>
//    <loc> ( (unsigned int)((GPIO_OTYPER >> 0) & 0xFFFFFFFF), ((GPIO_OTYPER = (GPIO_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_OTYPER_PxOTYP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO_ODR  --------------------------------
// SVD Line: 9130

unsigned int GPIO_ODR __AT (0x40021008);



// --------------------------------  Field Item: GPIO_ODR_PxOD  -----------------------------------
// SVD Line: 9138

//  <item> SFDITEM_FIELD__GPIO_ODR_PxOD
//    <name> PxOD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021008) Px Output Value Config </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_ODR >> 0) & 0xFFFF), ((GPIO_ODR = (GPIO_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO_ODR  ------------------------------------
// SVD Line: 9130

//  <rtree> SFDITEM_REG__GPIO_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021008) Output Data Register </i>
//    <loc> ( (unsigned int)((GPIO_ODR >> 0) & 0xFFFFFFFF), ((GPIO_ODR = (GPIO_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_ODR_PxOD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: GPIO_IDR  --------------------------------
// SVD Line: 9229

unsigned int GPIO_IDR __AT (0x4002100C);



// --------------------------------  Field Item: GPIO_IDR_PxID  -----------------------------------
// SVD Line: 9237

//  <item> SFDITEM_FIELD__GPIO_IDR_PxID
//    <name> PxID </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002100C) Px Input Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_IDR >> 0) & 0xFFFF), ((GPIO_IDR = (GPIO_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO_IDR  ------------------------------------
// SVD Line: 9229

//  <rtree> SFDITEM_REG__GPIO_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002100C) Input Data Register </i>
//    <loc> ( (unsigned int)((GPIO_IDR >> 0) & 0xFFFFFFFF), ((GPIO_IDR = (GPIO_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_IDR_PxID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO_INTEN  -------------------------------
// SVD Line: 9328

unsigned int GPIO_INTEN __AT (0x40021010);



// ------------------------------  Field Item: GPIO_INTEN_PxIEN  ----------------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__GPIO_INTEN_PxIEN
//    <name> PxIEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021010) Px Interrupt Enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_INTEN >> 0) & 0xFFFF), ((GPIO_INTEN = (GPIO_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_INTEN  -----------------------------------
// SVD Line: 9328

//  <rtree> SFDITEM_REG__GPIO_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021010) Inerrupt Enable Register </i>
//    <loc> ( (unsigned int)((GPIO_INTEN >> 0) & 0xFFFFFFFF), ((GPIO_INTEN = (GPIO_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_INTEN_PxIEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO_RAWINTSR  ------------------------------
// SVD Line: 9427

unsigned int GPIO_RAWINTSR __AT (0x40021014);



// -----------------------------  Field Item: GPIO_RAWINTSR_PxRIS  --------------------------------
// SVD Line: 9436

//  <item> SFDITEM_FIELD__GPIO_RAWINTSR_PxRIS
//    <name> PxRIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021014) Px RIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_RAWINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO_RAWINTSR  ---------------------------------
// SVD Line: 9427

//  <rtree> SFDITEM_REG__GPIO_RAWINTSR
//    <name> RAWINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021014) Interrupt Raw Status register </i>
//    <loc> ( (unsigned int)((GPIO_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIO_RAWINTSR_PxRIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO_MSKINTSR  ------------------------------
// SVD Line: 9527

unsigned int GPIO_MSKINTSR __AT (0x40021018);



// -----------------------------  Field Item: GPIO_MSKINTSR_PxMIS  --------------------------------
// SVD Line: 9536

//  <item> SFDITEM_FIELD__GPIO_MSKINTSR_PxMIS
//    <name> PxMIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021018) Px MIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_MSKINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO_MSKINTSR  ---------------------------------
// SVD Line: 9527

//  <rtree> SFDITEM_REG__GPIO_MSKINTSR
//    <name> MSKINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021018) Interrupt Status Register </i>
//    <loc> ( (unsigned int)((GPIO_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIO_MSKINTSR_PxMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO_INTCLR  -------------------------------
// SVD Line: 9627

unsigned int GPIO_INTCLR __AT (0x4002101C);



// -----------------------------  Field Item: GPIO_INTCLR_PxICLR  ---------------------------------
// SVD Line: 9636

//  <item> SFDITEM_FIELD__GPIO_INTCLR_PxICLR
//    <name> PxICLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002101C) Px ICLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_INTCLR >> 0) & 0x0), ((GPIO_INTCLR = (GPIO_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_INTCLR  ----------------------------------
// SVD Line: 9627

//  <rtree> SFDITEM_REG__GPIO_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002101C) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((GPIO_INTCLR >> 0) & 0xFFFFFFFF), ((GPIO_INTCLR = (GPIO_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_INTCLR_PxICLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO_INTTYPCR  ------------------------------
// SVD Line: 9727

unsigned int GPIO_INTTYPCR __AT (0x40021020);



// ----------------------------  Field Item: GPIO_INTTYPCR_PxITYPE  -------------------------------
// SVD Line: 9735

//  <item> SFDITEM_FIELD__GPIO_INTTYPCR_PxITYPE
//    <name> PxITYPE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021020) Px Interrupt type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_INTTYPCR >> 0) & 0xFFFF), ((GPIO_INTTYPCR = (GPIO_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO_INTTYPCR  ---------------------------------
// SVD Line: 9727

//  <rtree> SFDITEM_REG__GPIO_INTTYPCR
//    <name> INTTYPCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021020) Interrupt Style Register </i>
//    <loc> ( (unsigned int)((GPIO_INTTYPCR >> 0) & 0xFFFFFFFF), ((GPIO_INTTYPCR = (GPIO_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_INTTYPCR_PxITYPE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO_INTPOLCR  ------------------------------
// SVD Line: 9826

unsigned int GPIO_INTPOLCR __AT (0x40021024);



// ----------------------------  Field Item: GPIO_INTPOLCR_PxIVAL  --------------------------------
// SVD Line: 9834

//  <item> SFDITEM_FIELD__GPIO_INTPOLCR_PxIVAL
//    <name> PxIVAL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021024) Px Interrupt Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_INTPOLCR >> 0) & 0xFFFF), ((GPIO_INTPOLCR = (GPIO_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO_INTPOLCR  ---------------------------------
// SVD Line: 9826

//  <rtree> SFDITEM_REG__GPIO_INTPOLCR
//    <name> INTPOLCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021024) Interrupt Sytle Value Register </i>
//    <loc> ( (unsigned int)((GPIO_INTPOLCR >> 0) & 0xFFFFFFFF), ((GPIO_INTPOLCR = (GPIO_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_INTPOLCR_PxIVAL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO_INTANY  -------------------------------
// SVD Line: 9925

unsigned int GPIO_INTANY __AT (0x40021028);



// -----------------------------  Field Item: GPIO_INTANY_PxIANY  ---------------------------------
// SVD Line: 9933

//  <item> SFDITEM_FIELD__GPIO_INTANY_PxIANY
//    <name> PxIANY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021028) Px IANY </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_INTANY >> 0) & 0xFFFF), ((GPIO_INTANY = (GPIO_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_INTANY  ----------------------------------
// SVD Line: 9925

//  <rtree> SFDITEM_REG__GPIO_INTANY
//    <name> INTANY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021028) Edge Trigger Interrupt Register </i>
//    <loc> ( (unsigned int)((GPIO_INTANY >> 0) & 0xFFFFFFFF), ((GPIO_INTANY = (GPIO_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_INTANY_PxIANY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO_ODSET  -------------------------------
// SVD Line: 10024

unsigned int GPIO_ODSET __AT (0x4002102C);



// -----------------------------  Field Item: GPIO_ODSET_PxODSET  ---------------------------------
// SVD Line: 10033

//  <item> SFDITEM_FIELD__GPIO_ODSET_PxODSET
//    <name> PxODSET </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002102C) Px Output Setting bit </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_ODSET >> 0) & 0x0), ((GPIO_ODSET = (GPIO_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_ODSET  -----------------------------------
// SVD Line: 10024

//  <rtree> SFDITEM_REG__GPIO_ODSET
//    <name> ODSET </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002102C) Output Setting Register </i>
//    <loc> ( (unsigned int)((GPIO_ODSET >> 0) & 0xFFFFFFFF), ((GPIO_ODSET = (GPIO_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_ODSET_PxODSET </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO_ODCLR  -------------------------------
// SVD Line: 10124

unsigned int GPIO_ODCLR __AT (0x40021030);



// -----------------------------  Field Item: GPIO_ODCLR_PxODCLR  ---------------------------------
// SVD Line: 10133

//  <item> SFDITEM_FIELD__GPIO_ODCLR_PxODCLR
//    <name> PxODCLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40021030) Px ODCLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_ODCLR >> 0) & 0x0), ((GPIO_ODCLR = (GPIO_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_ODCLR  -----------------------------------
// SVD Line: 10124

//  <rtree> SFDITEM_REG__GPIO_ODCLR
//    <name> ODCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021030) Output Clear Register </i>
//    <loc> ( (unsigned int)((GPIO_ODCLR >> 0) & 0xFFFFFFFF), ((GPIO_ODCLR = (GPIO_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_ODCLR_PxODCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO_INDBEN  -------------------------------
// SVD Line: 10224

unsigned int GPIO_INDBEN __AT (0x40021034);



// -----------------------------  Field Item: GPIO_INDBEN_PxDIDB  ---------------------------------
// SVD Line: 10232

//  <item> SFDITEM_FIELD__GPIO_INDBEN_PxDIDB
//    <name> PxDIDB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021034) Px DIDB </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_INDBEN >> 0) & 0xFFFF), ((GPIO_INDBEN = (GPIO_INDBEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_INDBEN_SYNC_EN  --------------------------------
// SVD Line: 10321

//  <item> SFDITEM_FIELD__GPIO_INDBEN_SYNC_EN
//    <name> SYNC_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40021034) enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIO_INDBEN ) </loc>
//      <o.31..31> SYNC_EN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_INDBEN  ----------------------------------
// SVD Line: 10224

//  <rtree> SFDITEM_REG__GPIO_INDBEN
//    <name> INDBEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021034) Input Debounce and synchronous Enable Register </i>
//    <loc> ( (unsigned int)((GPIO_INDBEN >> 0) & 0xFFFFFFFF), ((GPIO_INDBEN = (GPIO_INDBEN & ~(0x8000FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_INDBEN_PxDIDB </item>
//    <item> SFDITEM_FIELD__GPIO_INDBEN_SYNC_EN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO_DBCLKCR  ------------------------------
// SVD Line: 10330

unsigned int GPIO_DBCLKCR __AT (0x40021038);



// ---------------------------  Field Item: GPIO_DBCLKCR_DBCLK_DIV  -------------------------------
// SVD Line: 10338

//  <item> SFDITEM_FIELD__GPIO_DBCLKCR_DBCLK_DIV
//    <name> DBCLK_DIV </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021038) \nDebounce CLK\n0 : 1 = Sample clock HCLK divide 1\n1 : 2 = Sample clock HCLK divide 2\n2 : 4 = Sample clock HCLK divide 4\n3 : 8 = Sample clock HCLK divide 8\n4 : 16 = Sample clock HCLK divide 16\n5 : 32 = Sample clock HCLK divide 32\n6 : 64 = Sample clock HCLK divide 64\n7 : 128 = Sample clock HCLK divide 128\n8 : 256 = Sample clock HCLK divide 256\n9 : 512 = Sample clock HCLK divide 512\n10 : 1024 = Sample clock HCLK divide 1024\n11 : 2048 = Sample clock HCLK divide 2048\n12 : 4096 = Sample clock HCLK divide 4096\n13 : 8192 = Sample clock HCLK divide 8192\n14 : 16384 = Sample clock HCLK divide 16384\n15 : 32768 = Sample clock HCLK divide 32768 </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIO_DBCLKCR ) </loc>
//      <o.3..0> DBCLK_DIV
//        <0=> 0: 1 = Sample clock HCLK divide 1
//        <1=> 1: 2 = Sample clock HCLK divide 2
//        <2=> 2: 4 = Sample clock HCLK divide 4
//        <3=> 3: 8 = Sample clock HCLK divide 8
//        <4=> 4: 16 = Sample clock HCLK divide 16
//        <5=> 5: 32 = Sample clock HCLK divide 32
//        <6=> 6: 64 = Sample clock HCLK divide 64
//        <7=> 7: 128 = Sample clock HCLK divide 128
//        <8=> 8: 256 = Sample clock HCLK divide 256
//        <9=> 9: 512 = Sample clock HCLK divide 512
//        <10=> 10: 1024 = Sample clock HCLK divide 1024
//        <11=> 11: 2048 = Sample clock HCLK divide 2048
//        <12=> 12: 4096 = Sample clock HCLK divide 4096
//        <13=> 13: 8192 = Sample clock HCLK divide 8192
//        <14=> 14: 16384 = Sample clock HCLK divide 16384
//        <15=> 15: 32768 = Sample clock HCLK divide 32768
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: GPIO_DBCLKCR_DBCLKEN  --------------------------------
// SVD Line: 10427

//  <item> SFDITEM_FIELD__GPIO_DBCLKCR_DBCLKEN
//    <name> DBCLKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021038) DB clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIO_DBCLKCR ) </loc>
//      <o.4..4> DBCLKEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIO_DBCLKCR  ----------------------------------
// SVD Line: 10330

//  <rtree> SFDITEM_REG__GPIO_DBCLKCR
//    <name> DBCLKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021038) Input Debounce clock Config register </i>
//    <loc> ( (unsigned int)((GPIO_DBCLKCR >> 0) & 0xFFFFFFFF), ((GPIO_DBCLKCR = (GPIO_DBCLKCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_DBCLKCR_DBCLK_DIV </item>
//    <item> SFDITEM_FIELD__GPIO_DBCLKCR_DBCLKEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO_PUPDR  -------------------------------
// SVD Line: 10436

unsigned int GPIO_PUPDR __AT (0x4002103C);



// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD15  --------------------------------
// SVD Line: 10444

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD15
//    <name> PxPUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 30) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD14  --------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD14
//    <name> PxPUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 28) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD13  --------------------------------
// SVD Line: 10458

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD13
//    <name> PxPUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 26) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD12  --------------------------------
// SVD Line: 10465

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD12
//    <name> PxPUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 24) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD11  --------------------------------
// SVD Line: 10472

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD11
//    <name> PxPUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 22) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD10  --------------------------------
// SVD Line: 10479

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD10
//    <name> PxPUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 20) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD9  ---------------------------------
// SVD Line: 10486

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD9
//    <name> PxPUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 18) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD8  ---------------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD8
//    <name> PxPUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 16) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD7  ---------------------------------
// SVD Line: 10500

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD7
//    <name> PxPUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 14) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD6  ---------------------------------
// SVD Line: 10507

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD6
//    <name> PxPUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 12) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD5  ---------------------------------
// SVD Line: 10514

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD5
//    <name> PxPUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 10) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD4  ---------------------------------
// SVD Line: 10521

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD4
//    <name> PxPUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 8) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD3  ---------------------------------
// SVD Line: 10528

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD3
//    <name> PxPUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 6) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD2  ---------------------------------
// SVD Line: 10535

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD2
//    <name> PxPUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 4) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD1  ---------------------------------
// SVD Line: 10542

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD1
//    <name> PxPUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_PUPDR >> 2) & 0x3), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIO_PUPDR_PxPUPD0  ---------------------------------
// SVD Line: 10549

//  <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD0
//    <name> PxPUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002103C) \nPx PullUP PullDown\n0 : NO = No pull-up, pull-down\n1 : PU = Pull-up\n2 : PD = pull-down\n3 : RESVD = Reserved </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIO_PUPDR ) </loc>
//      <o.1..0> PxPUPD0
//        <0=> 0: NO = No pull-up, pull-down
//        <1=> 1: PU = Pull-up
//        <2=> 2: PD = pull-down
//        <3=> 3: RESVD = Reserved
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_PUPDR  -----------------------------------
// SVD Line: 10436

//  <rtree> SFDITEM_REG__GPIO_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002103C) PullUp and PullDown Register </i>
//    <loc> ( (unsigned int)((GPIO_PUPDR >> 0) & 0xFFFFFFFF), ((GPIO_PUPDR = (GPIO_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD15 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD14 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD13 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD12 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD11 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD10 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD9 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD8 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD7 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD6 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD5 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD4 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD3 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD2 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD1 </item>
//    <item> SFDITEM_FIELD__GPIO_PUPDR_PxPUPD0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO_SLEWCR  -------------------------------
// SVD Line: 10580

unsigned int GPIO_SLEWCR __AT (0x40021040);



// ------------------------------  Field Item: GPIO_SLEWCR_PxSR  ----------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__GPIO_SLEWCR_PxSR
//    <name> PxSR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021040) Px SR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_SLEWCR >> 0) & 0xFFFF), ((GPIO_SLEWCR = (GPIO_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_SLEWCR  ----------------------------------
// SVD Line: 10580

//  <rtree> SFDITEM_REG__GPIO_SLEWCR
//    <name> SLEWCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021040) Voltage Convertion Speed Control </i>
//    <loc> ( (unsigned int)((GPIO_SLEWCR >> 0) & 0xFFFFFFFF), ((GPIO_SLEWCR = (GPIO_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_SLEWCR_PxSR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO_DRVCR  -------------------------------
// SVD Line: 10679

unsigned int GPIO_DRVCR __AT (0x40021044);



// ------------------------------  Field Item: GPIO_DRVCR_PxDRV  ----------------------------------
// SVD Line: 10687

//  <item> SFDITEM_FIELD__GPIO_DRVCR_PxDRV
//    <name> PxDRV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021044) Px DRV </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIO_DRVCR >> 0) & 0xFFFF), ((GPIO_DRVCR = (GPIO_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO_DRVCR  -----------------------------------
// SVD Line: 10679

//  <rtree> SFDITEM_REG__GPIO_DRVCR
//    <name> DRVCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021044) Driver Strength Config </i>
//    <loc> ( (unsigned int)((GPIO_DRVCR >> 0) & 0xFFFFFFFF), ((GPIO_DRVCR = (GPIO_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_DRVCR_PxDRV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO_AFRL  --------------------------------
// SVD Line: 10778

unsigned int GPIO_AFRL __AT (0x40021048);



// ------------------------------  Field Item: GPIO_AFRL_PxAFR7  ----------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR7
//    <name> PxAFR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRL >> 28) & 0xF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRL_PxAFR6  ----------------------------------
// SVD Line: 10793

//  <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR6
//    <name> PxAFR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRL >> 24) & 0xF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRL_PxAFR5  ----------------------------------
// SVD Line: 10800

//  <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR5
//    <name> PxAFR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRL >> 20) & 0xF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRL_PxAFR4  ----------------------------------
// SVD Line: 10807

//  <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR4
//    <name> PxAFR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRL >> 16) & 0xF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRL_PxAFR3  ----------------------------------
// SVD Line: 10814

//  <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR3
//    <name> PxAFR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRL >> 12) & 0xF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRL_PxAFR2  ----------------------------------
// SVD Line: 10821

//  <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR2
//    <name> PxAFR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRL >> 8) & 0xF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRL_PxAFR1  ----------------------------------
// SVD Line: 10828

//  <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR1
//    <name> PxAFR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRL >> 4) & 0xF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRL_PxAFR0  ----------------------------------
// SVD Line: 10835

//  <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR0
//    <name> PxAFR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRL >> 0) & 0xF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO_AFRL  -----------------------------------
// SVD Line: 10778

//  <rtree> SFDITEM_REG__GPIO_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021048) Alternate Function Register (0 ~7) </i>
//    <loc> ( (unsigned int)((GPIO_AFRL >> 0) & 0xFFFFFFFF), ((GPIO_AFRL = (GPIO_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR7 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR6 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR5 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR4 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR3 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR2 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR1 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRL_PxAFR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO_AFRH  --------------------------------
// SVD Line: 10844

unsigned int GPIO_AFRH __AT (0x4002104C);



// ------------------------------  Field Item: GPIO_AFRH_PxAFR15  ---------------------------------
// SVD Line: 10852

//  <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR15
//    <name> PxAFR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRH >> 28) & 0xF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRH_PxAFR14  ---------------------------------
// SVD Line: 10859

//  <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR14
//    <name> PxAFR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRH >> 24) & 0xF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRH_PxAFR13  ---------------------------------
// SVD Line: 10866

//  <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR13
//    <name> PxAFR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRH >> 20) & 0xF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRH_PxAFR12  ---------------------------------
// SVD Line: 10873

//  <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR12
//    <name> PxAFR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRH >> 16) & 0xF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRH_PxAFR11  ---------------------------------
// SVD Line: 10880

//  <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR11
//    <name> PxAFR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRH >> 12) & 0xF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRH_PxAFR10  ---------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR10
//    <name> PxAFR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRH >> 8) & 0xF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRH_PxAFR9  ----------------------------------
// SVD Line: 10894

//  <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR9
//    <name> PxAFR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRH >> 4) & 0xF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIO_AFRH_PxAFR8  ----------------------------------
// SVD Line: 10901

//  <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR8
//    <name> PxAFR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO_AFRH >> 0) & 0xF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO_AFRH  -----------------------------------
// SVD Line: 10844

//  <rtree> SFDITEM_REG__GPIO_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002104C) Alternate Function Register (8 ~ 15) </i>
//    <loc> ( (unsigned int)((GPIO_AFRH >> 0) & 0xFFFFFFFF), ((GPIO_AFRH = (GPIO_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR15 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR14 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR13 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR12 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR11 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR10 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR9 </item>
//    <item> SFDITEM_FIELD__GPIO_AFRH_PxAFR8 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: GPIO  -------------------------------------
// SVD Line: 8917

//  <view> GPIO
//    <name> GPIO </name>
//    <item> SFDITEM_REG__GPIO_DIRCR </item>
//    <item> SFDITEM_REG__GPIO_OTYPER </item>
//    <item> SFDITEM_REG__GPIO_ODR </item>
//    <item> SFDITEM_REG__GPIO_IDR </item>
//    <item> SFDITEM_REG__GPIO_INTEN </item>
//    <item> SFDITEM_REG__GPIO_RAWINTSR </item>
//    <item> SFDITEM_REG__GPIO_MSKINTSR </item>
//    <item> SFDITEM_REG__GPIO_INTCLR </item>
//    <item> SFDITEM_REG__GPIO_INTTYPCR </item>
//    <item> SFDITEM_REG__GPIO_INTPOLCR </item>
//    <item> SFDITEM_REG__GPIO_INTANY </item>
//    <item> SFDITEM_REG__GPIO_ODSET </item>
//    <item> SFDITEM_REG__GPIO_ODCLR </item>
//    <item> SFDITEM_REG__GPIO_INDBEN </item>
//    <item> SFDITEM_REG__GPIO_DBCLKCR </item>
//    <item> SFDITEM_REG__GPIO_PUPDR </item>
//    <item> SFDITEM_REG__GPIO_SLEWCR </item>
//    <item> SFDITEM_REG__GPIO_DRVCR </item>
//    <item> SFDITEM_REG__GPIO_AFRL </item>
//    <item> SFDITEM_REG__GPIO_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOA_DIRCR  -------------------------------
// SVD Line: 8932

unsigned int GPIOA_DIRCR __AT (0x40021000);



// ------------------------------  Field Item: GPIOA_DIRCR_PxDIR  ---------------------------------
// SVD Line: 8940

//  <item> SFDITEM_FIELD__GPIOA_DIRCR_PxDIR
//    <name> PxDIR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021000) Px DIR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_DIRCR >> 0) & 0xFFFF), ((GPIOA_DIRCR = (GPIOA_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_DIRCR  ----------------------------------
// SVD Line: 8932

//  <rtree> SFDITEM_REG__GPIOA_DIRCR
//    <name> DIRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021000) Input/Output direction Register </i>
//    <loc> ( (unsigned int)((GPIOA_DIRCR >> 0) & 0xFFFFFFFF), ((GPIOA_DIRCR = (GPIOA_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_DIRCR_PxDIR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_OTYPER  ------------------------------
// SVD Line: 9031

unsigned int GPIOA_OTYPER __AT (0x40021004);



// -----------------------------  Field Item: GPIOA_OTYPER_PxOTYP  --------------------------------
// SVD Line: 9039

//  <item> SFDITEM_FIELD__GPIOA_OTYPER_PxOTYP
//    <name> PxOTYP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021004) Px Output Type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_OTYPER >> 0) & 0xFFFF), ((GPIOA_OTYPER = (GPIOA_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_OTYPER  ----------------------------------
// SVD Line: 9031

//  <rtree> SFDITEM_REG__GPIOA_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021004) Output Type register </i>
//    <loc> ( (unsigned int)((GPIOA_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOA_OTYPER = (GPIOA_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_OTYPER_PxOTYP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_ODR  --------------------------------
// SVD Line: 9130

unsigned int GPIOA_ODR __AT (0x40021008);



// -------------------------------  Field Item: GPIOA_ODR_PxOD  -----------------------------------
// SVD Line: 9138

//  <item> SFDITEM_FIELD__GPIOA_ODR_PxOD
//    <name> PxOD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021008) Px Output Value Config </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_ODR >> 0) & 0xFFFF), ((GPIOA_ODR = (GPIOA_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIOA_ODR  -----------------------------------
// SVD Line: 9130

//  <rtree> SFDITEM_REG__GPIOA_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021008) Output Data Register </i>
//    <loc> ( (unsigned int)((GPIOA_ODR >> 0) & 0xFFFFFFFF), ((GPIOA_ODR = (GPIOA_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_ODR_PxOD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_IDR  --------------------------------
// SVD Line: 9229

unsigned int GPIOA_IDR __AT (0x4002100C);



// -------------------------------  Field Item: GPIOA_IDR_PxID  -----------------------------------
// SVD Line: 9237

//  <item> SFDITEM_FIELD__GPIOA_IDR_PxID
//    <name> PxID </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002100C) Px Input Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_IDR >> 0) & 0xFFFF), ((GPIOA_IDR = (GPIOA_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIOA_IDR  -----------------------------------
// SVD Line: 9229

//  <rtree> SFDITEM_REG__GPIOA_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002100C) Input Data Register </i>
//    <loc> ( (unsigned int)((GPIOA_IDR >> 0) & 0xFFFFFFFF), ((GPIOA_IDR = (GPIOA_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_IDR_PxID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_INTEN  -------------------------------
// SVD Line: 9328

unsigned int GPIOA_INTEN __AT (0x40021010);



// ------------------------------  Field Item: GPIOA_INTEN_PxIEN  ---------------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__GPIOA_INTEN_PxIEN
//    <name> PxIEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021010) Px Interrupt Enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_INTEN >> 0) & 0xFFFF), ((GPIOA_INTEN = (GPIOA_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_INTEN  ----------------------------------
// SVD Line: 9328

//  <rtree> SFDITEM_REG__GPIOA_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021010) Inerrupt Enable Register </i>
//    <loc> ( (unsigned int)((GPIOA_INTEN >> 0) & 0xFFFFFFFF), ((GPIOA_INTEN = (GPIOA_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_INTEN_PxIEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOA_RAWINTSR  -----------------------------
// SVD Line: 9427

unsigned int GPIOA_RAWINTSR __AT (0x40021014);



// ----------------------------  Field Item: GPIOA_RAWINTSR_PxRIS  --------------------------------
// SVD Line: 9436

//  <item> SFDITEM_FIELD__GPIOA_RAWINTSR_PxRIS
//    <name> PxRIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021014) Px RIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_RAWINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOA_RAWINTSR  ---------------------------------
// SVD Line: 9427

//  <rtree> SFDITEM_REG__GPIOA_RAWINTSR
//    <name> RAWINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021014) Interrupt Raw Status register </i>
//    <loc> ( (unsigned int)((GPIOA_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOA_RAWINTSR_PxRIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOA_MSKINTSR  -----------------------------
// SVD Line: 9527

unsigned int GPIOA_MSKINTSR __AT (0x40021018);



// ----------------------------  Field Item: GPIOA_MSKINTSR_PxMIS  --------------------------------
// SVD Line: 9536

//  <item> SFDITEM_FIELD__GPIOA_MSKINTSR_PxMIS
//    <name> PxMIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021018) Px MIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_MSKINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOA_MSKINTSR  ---------------------------------
// SVD Line: 9527

//  <rtree> SFDITEM_REG__GPIOA_MSKINTSR
//    <name> MSKINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021018) Interrupt Status Register </i>
//    <loc> ( (unsigned int)((GPIOA_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOA_MSKINTSR_PxMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_INTCLR  ------------------------------
// SVD Line: 9627

unsigned int GPIOA_INTCLR __AT (0x4002101C);



// -----------------------------  Field Item: GPIOA_INTCLR_PxICLR  --------------------------------
// SVD Line: 9636

//  <item> SFDITEM_FIELD__GPIOA_INTCLR_PxICLR
//    <name> PxICLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002101C) Px ICLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_INTCLR >> 0) & 0x0), ((GPIOA_INTCLR = (GPIOA_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_INTCLR  ----------------------------------
// SVD Line: 9627

//  <rtree> SFDITEM_REG__GPIOA_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002101C) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((GPIOA_INTCLR >> 0) & 0xFFFFFFFF), ((GPIOA_INTCLR = (GPIOA_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_INTCLR_PxICLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOA_INTTYPCR  -----------------------------
// SVD Line: 9727

unsigned int GPIOA_INTTYPCR __AT (0x40021020);



// ---------------------------  Field Item: GPIOA_INTTYPCR_PxITYPE  -------------------------------
// SVD Line: 9735

//  <item> SFDITEM_FIELD__GPIOA_INTTYPCR_PxITYPE
//    <name> PxITYPE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021020) Px Interrupt type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_INTTYPCR >> 0) & 0xFFFF), ((GPIOA_INTTYPCR = (GPIOA_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOA_INTTYPCR  ---------------------------------
// SVD Line: 9727

//  <rtree> SFDITEM_REG__GPIOA_INTTYPCR
//    <name> INTTYPCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021020) Interrupt Style Register </i>
//    <loc> ( (unsigned int)((GPIOA_INTTYPCR >> 0) & 0xFFFFFFFF), ((GPIOA_INTTYPCR = (GPIOA_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_INTTYPCR_PxITYPE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOA_INTPOLCR  -----------------------------
// SVD Line: 9826

unsigned int GPIOA_INTPOLCR __AT (0x40021024);



// ----------------------------  Field Item: GPIOA_INTPOLCR_PxIVAL  -------------------------------
// SVD Line: 9834

//  <item> SFDITEM_FIELD__GPIOA_INTPOLCR_PxIVAL
//    <name> PxIVAL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021024) Px Interrupt Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_INTPOLCR >> 0) & 0xFFFF), ((GPIOA_INTPOLCR = (GPIOA_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOA_INTPOLCR  ---------------------------------
// SVD Line: 9826

//  <rtree> SFDITEM_REG__GPIOA_INTPOLCR
//    <name> INTPOLCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021024) Interrupt Sytle Value Register </i>
//    <loc> ( (unsigned int)((GPIOA_INTPOLCR >> 0) & 0xFFFFFFFF), ((GPIOA_INTPOLCR = (GPIOA_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_INTPOLCR_PxIVAL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_INTANY  ------------------------------
// SVD Line: 9925

unsigned int GPIOA_INTANY __AT (0x40021028);



// -----------------------------  Field Item: GPIOA_INTANY_PxIANY  --------------------------------
// SVD Line: 9933

//  <item> SFDITEM_FIELD__GPIOA_INTANY_PxIANY
//    <name> PxIANY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021028) Px IANY </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_INTANY >> 0) & 0xFFFF), ((GPIOA_INTANY = (GPIOA_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_INTANY  ----------------------------------
// SVD Line: 9925

//  <rtree> SFDITEM_REG__GPIOA_INTANY
//    <name> INTANY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021028) Edge Trigger Interrupt Register </i>
//    <loc> ( (unsigned int)((GPIOA_INTANY >> 0) & 0xFFFFFFFF), ((GPIOA_INTANY = (GPIOA_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_INTANY_PxIANY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_ODSET  -------------------------------
// SVD Line: 10024

unsigned int GPIOA_ODSET __AT (0x4002102C);



// -----------------------------  Field Item: GPIOA_ODSET_PxODSET  --------------------------------
// SVD Line: 10033

//  <item> SFDITEM_FIELD__GPIOA_ODSET_PxODSET
//    <name> PxODSET </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002102C) Px Output Setting bit </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_ODSET >> 0) & 0x0), ((GPIOA_ODSET = (GPIOA_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_ODSET  ----------------------------------
// SVD Line: 10024

//  <rtree> SFDITEM_REG__GPIOA_ODSET
//    <name> ODSET </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002102C) Output Setting Register </i>
//    <loc> ( (unsigned int)((GPIOA_ODSET >> 0) & 0xFFFFFFFF), ((GPIOA_ODSET = (GPIOA_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_ODSET_PxODSET </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_ODCLR  -------------------------------
// SVD Line: 10124

unsigned int GPIOA_ODCLR __AT (0x40021030);



// -----------------------------  Field Item: GPIOA_ODCLR_PxODCLR  --------------------------------
// SVD Line: 10133

//  <item> SFDITEM_FIELD__GPIOA_ODCLR_PxODCLR
//    <name> PxODCLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40021030) Px ODCLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_ODCLR >> 0) & 0x0), ((GPIOA_ODCLR = (GPIOA_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_ODCLR  ----------------------------------
// SVD Line: 10124

//  <rtree> SFDITEM_REG__GPIOA_ODCLR
//    <name> ODCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021030) Output Clear Register </i>
//    <loc> ( (unsigned int)((GPIOA_ODCLR >> 0) & 0xFFFFFFFF), ((GPIOA_ODCLR = (GPIOA_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_ODCLR_PxODCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_INDBEN  ------------------------------
// SVD Line: 10224

unsigned int GPIOA_INDBEN __AT (0x40021034);



// -----------------------------  Field Item: GPIOA_INDBEN_PxDIDB  --------------------------------
// SVD Line: 10232

//  <item> SFDITEM_FIELD__GPIOA_INDBEN_PxDIDB
//    <name> PxDIDB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021034) Px DIDB </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_INDBEN >> 0) & 0xFFFF), ((GPIOA_INDBEN = (GPIOA_INDBEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOA_INDBEN_SYNC_EN  --------------------------------
// SVD Line: 10321

//  <item> SFDITEM_FIELD__GPIOA_INDBEN_SYNC_EN
//    <name> SYNC_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40021034) enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_INDBEN ) </loc>
//      <o.31..31> SYNC_EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_INDBEN  ----------------------------------
// SVD Line: 10224

//  <rtree> SFDITEM_REG__GPIOA_INDBEN
//    <name> INDBEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021034) Input Debounce and synchronous Enable Register </i>
//    <loc> ( (unsigned int)((GPIOA_INDBEN >> 0) & 0xFFFFFFFF), ((GPIOA_INDBEN = (GPIOA_INDBEN & ~(0x8000FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_INDBEN_PxDIDB </item>
//    <item> SFDITEM_FIELD__GPIOA_INDBEN_SYNC_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOA_DBCLKCR  ------------------------------
// SVD Line: 10330

unsigned int GPIOA_DBCLKCR __AT (0x40021038);



// ---------------------------  Field Item: GPIOA_DBCLKCR_DBCLK_DIV  ------------------------------
// SVD Line: 10338

//  <item> SFDITEM_FIELD__GPIOA_DBCLKCR_DBCLK_DIV
//    <name> DBCLK_DIV </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021038) \nDebounce CLK\n0 : 1 = Sample clock HCLK divide 1\n1 : 2 = Sample clock HCLK divide 2\n2 : 4 = Sample clock HCLK divide 4\n3 : 8 = Sample clock HCLK divide 8\n4 : 16 = Sample clock HCLK divide 16\n5 : 32 = Sample clock HCLK divide 32\n6 : 64 = Sample clock HCLK divide 64\n7 : 128 = Sample clock HCLK divide 128\n8 : 256 = Sample clock HCLK divide 256\n9 : 512 = Sample clock HCLK divide 512\n10 : 1024 = Sample clock HCLK divide 1024\n11 : 2048 = Sample clock HCLK divide 2048\n12 : 4096 = Sample clock HCLK divide 4096\n13 : 8192 = Sample clock HCLK divide 8192\n14 : 16384 = Sample clock HCLK divide 16384\n15 : 32768 = Sample clock HCLK divide 32768 </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIOA_DBCLKCR ) </loc>
//      <o.3..0> DBCLK_DIV
//        <0=> 0: 1 = Sample clock HCLK divide 1
//        <1=> 1: 2 = Sample clock HCLK divide 2
//        <2=> 2: 4 = Sample clock HCLK divide 4
//        <3=> 3: 8 = Sample clock HCLK divide 8
//        <4=> 4: 16 = Sample clock HCLK divide 16
//        <5=> 5: 32 = Sample clock HCLK divide 32
//        <6=> 6: 64 = Sample clock HCLK divide 64
//        <7=> 7: 128 = Sample clock HCLK divide 128
//        <8=> 8: 256 = Sample clock HCLK divide 256
//        <9=> 9: 512 = Sample clock HCLK divide 512
//        <10=> 10: 1024 = Sample clock HCLK divide 1024
//        <11=> 11: 2048 = Sample clock HCLK divide 2048
//        <12=> 12: 4096 = Sample clock HCLK divide 4096
//        <13=> 13: 8192 = Sample clock HCLK divide 8192
//        <14=> 14: 16384 = Sample clock HCLK divide 16384
//        <15=> 15: 32768 = Sample clock HCLK divide 32768
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: GPIOA_DBCLKCR_DBCLKEN  -------------------------------
// SVD Line: 10427

//  <item> SFDITEM_FIELD__GPIOA_DBCLKCR_DBCLKEN
//    <name> DBCLKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021038) DB clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOA_DBCLKCR ) </loc>
//      <o.4..4> DBCLKEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_DBCLKCR  ---------------------------------
// SVD Line: 10330

//  <rtree> SFDITEM_REG__GPIOA_DBCLKCR
//    <name> DBCLKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021038) Input Debounce clock Config register </i>
//    <loc> ( (unsigned int)((GPIOA_DBCLKCR >> 0) & 0xFFFFFFFF), ((GPIOA_DBCLKCR = (GPIOA_DBCLKCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_DBCLKCR_DBCLK_DIV </item>
//    <item> SFDITEM_FIELD__GPIOA_DBCLKCR_DBCLKEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_PUPDR  -------------------------------
// SVD Line: 10436

unsigned int GPIOA_PUPDR __AT (0x4002103C);



// ----------------------------  Field Item: GPIOA_PUPDR_PxPUPD15  --------------------------------
// SVD Line: 10444

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD15
//    <name> PxPUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 30) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOA_PUPDR_PxPUPD14  --------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD14
//    <name> PxPUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 28) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOA_PUPDR_PxPUPD13  --------------------------------
// SVD Line: 10458

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD13
//    <name> PxPUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 26) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOA_PUPDR_PxPUPD12  --------------------------------
// SVD Line: 10465

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD12
//    <name> PxPUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 24) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOA_PUPDR_PxPUPD11  --------------------------------
// SVD Line: 10472

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD11
//    <name> PxPUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 22) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOA_PUPDR_PxPUPD10  --------------------------------
// SVD Line: 10479

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD10
//    <name> PxPUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 20) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD9  --------------------------------
// SVD Line: 10486

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD9
//    <name> PxPUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 18) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD8  --------------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD8
//    <name> PxPUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 16) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD7  --------------------------------
// SVD Line: 10500

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD7
//    <name> PxPUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 14) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD6  --------------------------------
// SVD Line: 10507

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD6
//    <name> PxPUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 12) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD5  --------------------------------
// SVD Line: 10514

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD5
//    <name> PxPUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 10) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD4  --------------------------------
// SVD Line: 10521

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD4
//    <name> PxPUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 8) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD3  --------------------------------
// SVD Line: 10528

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD3
//    <name> PxPUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 6) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD2  --------------------------------
// SVD Line: 10535

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD2
//    <name> PxPUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 4) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD1  --------------------------------
// SVD Line: 10542

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD1
//    <name> PxPUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002103C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_PUPDR >> 2) & 0x3), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_PUPDR_PxPUPD0  --------------------------------
// SVD Line: 10549

//  <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD0
//    <name> PxPUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002103C) \nPx PullUP PullDown\n0 : NO = No pull-up, pull-down\n1 : PU = Pull-up\n2 : PD = pull-down\n3 : RESVD = Reserved </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIOA_PUPDR ) </loc>
//      <o.1..0> PxPUPD0
//        <0=> 0: NO = No pull-up, pull-down
//        <1=> 1: PU = Pull-up
//        <2=> 2: PD = pull-down
//        <3=> 3: RESVD = Reserved
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_PUPDR  ----------------------------------
// SVD Line: 10436

//  <rtree> SFDITEM_REG__GPIOA_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002103C) PullUp and PullDown Register </i>
//    <loc> ( (unsigned int)((GPIOA_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOA_PUPDR = (GPIOA_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD15 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD14 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD13 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD12 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD11 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD10 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD9 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD8 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD7 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD6 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD5 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD4 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD3 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD2 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD1 </item>
//    <item> SFDITEM_FIELD__GPIOA_PUPDR_PxPUPD0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_SLEWCR  ------------------------------
// SVD Line: 10580

unsigned int GPIOA_SLEWCR __AT (0x40021040);



// ------------------------------  Field Item: GPIOA_SLEWCR_PxSR  ---------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__GPIOA_SLEWCR_PxSR
//    <name> PxSR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021040) Px SR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_SLEWCR >> 0) & 0xFFFF), ((GPIOA_SLEWCR = (GPIOA_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOA_SLEWCR  ----------------------------------
// SVD Line: 10580

//  <rtree> SFDITEM_REG__GPIOA_SLEWCR
//    <name> SLEWCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021040) Voltage Convertion Speed Control </i>
//    <loc> ( (unsigned int)((GPIOA_SLEWCR >> 0) & 0xFFFFFFFF), ((GPIOA_SLEWCR = (GPIOA_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_SLEWCR_PxSR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOA_DRVCR  -------------------------------
// SVD Line: 10679

unsigned int GPIOA_DRVCR __AT (0x40021044);



// ------------------------------  Field Item: GPIOA_DRVCR_PxDRV  ---------------------------------
// SVD Line: 10687

//  <item> SFDITEM_FIELD__GPIOA_DRVCR_PxDRV
//    <name> PxDRV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021044) Px DRV </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOA_DRVCR >> 0) & 0xFFFF), ((GPIOA_DRVCR = (GPIOA_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_DRVCR  ----------------------------------
// SVD Line: 10679

//  <rtree> SFDITEM_REG__GPIOA_DRVCR
//    <name> DRVCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021044) Driver Strength Config </i>
//    <loc> ( (unsigned int)((GPIOA_DRVCR >> 0) & 0xFFFFFFFF), ((GPIOA_DRVCR = (GPIOA_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_DRVCR_PxDRV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_AFRL  -------------------------------
// SVD Line: 10778

unsigned int GPIOA_AFRL __AT (0x40021048);



// ------------------------------  Field Item: GPIOA_AFRL_PxAFR7  ---------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR7
//    <name> PxAFR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 28) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_PxAFR6  ---------------------------------
// SVD Line: 10793

//  <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR6
//    <name> PxAFR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 24) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_PxAFR5  ---------------------------------
// SVD Line: 10800

//  <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR5
//    <name> PxAFR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 20) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_PxAFR4  ---------------------------------
// SVD Line: 10807

//  <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR4
//    <name> PxAFR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 16) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_PxAFR3  ---------------------------------
// SVD Line: 10814

//  <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR3
//    <name> PxAFR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 12) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_PxAFR2  ---------------------------------
// SVD Line: 10821

//  <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR2
//    <name> PxAFR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 8) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_PxAFR1  ---------------------------------
// SVD Line: 10828

//  <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR1
//    <name> PxAFR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 4) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRL_PxAFR0  ---------------------------------
// SVD Line: 10835

//  <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR0
//    <name> PxAFR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021048) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRL >> 0) & 0xF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_AFRL  -----------------------------------
// SVD Line: 10778

//  <rtree> SFDITEM_REG__GPIOA_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021048) Alternate Function Register (0 ~7) </i>
//    <loc> ( (unsigned int)((GPIOA_AFRL >> 0) & 0xFFFFFFFF), ((GPIOA_AFRL = (GPIOA_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR7 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR6 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR5 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR4 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR3 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR2 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR1 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRL_PxAFR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOA_AFRH  -------------------------------
// SVD Line: 10844

unsigned int GPIOA_AFRH __AT (0x4002104C);



// -----------------------------  Field Item: GPIOA_AFRH_PxAFR15  ---------------------------------
// SVD Line: 10852

//  <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR15
//    <name> PxAFR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 28) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_AFRH_PxAFR14  ---------------------------------
// SVD Line: 10859

//  <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR14
//    <name> PxAFR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 24) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_AFRH_PxAFR13  ---------------------------------
// SVD Line: 10866

//  <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR13
//    <name> PxAFR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 20) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_AFRH_PxAFR12  ---------------------------------
// SVD Line: 10873

//  <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR12
//    <name> PxAFR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 16) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_AFRH_PxAFR11  ---------------------------------
// SVD Line: 10880

//  <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR11
//    <name> PxAFR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 12) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOA_AFRH_PxAFR10  ---------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR10
//    <name> PxAFR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 8) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_PxAFR9  ---------------------------------
// SVD Line: 10894

//  <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR9
//    <name> PxAFR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 4) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOA_AFRH_PxAFR8  ---------------------------------
// SVD Line: 10901

//  <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR8
//    <name> PxAFR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4002104C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOA_AFRH >> 0) & 0xF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOA_AFRH  -----------------------------------
// SVD Line: 10844

//  <rtree> SFDITEM_REG__GPIOA_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002104C) Alternate Function Register (8 ~ 15) </i>
//    <loc> ( (unsigned int)((GPIOA_AFRH >> 0) & 0xFFFFFFFF), ((GPIOA_AFRH = (GPIOA_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR15 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR14 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR13 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR12 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR11 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR10 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR9 </item>
//    <item> SFDITEM_FIELD__GPIOA_AFRH_PxAFR8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOA  -------------------------------------
// SVD Line: 10912

//  <view> GPIOA
//    <name> GPIOA </name>
//    <item> SFDITEM_REG__GPIOA_DIRCR </item>
//    <item> SFDITEM_REG__GPIOA_OTYPER </item>
//    <item> SFDITEM_REG__GPIOA_ODR </item>
//    <item> SFDITEM_REG__GPIOA_IDR </item>
//    <item> SFDITEM_REG__GPIOA_INTEN </item>
//    <item> SFDITEM_REG__GPIOA_RAWINTSR </item>
//    <item> SFDITEM_REG__GPIOA_MSKINTSR </item>
//    <item> SFDITEM_REG__GPIOA_INTCLR </item>
//    <item> SFDITEM_REG__GPIOA_INTTYPCR </item>
//    <item> SFDITEM_REG__GPIOA_INTPOLCR </item>
//    <item> SFDITEM_REG__GPIOA_INTANY </item>
//    <item> SFDITEM_REG__GPIOA_ODSET </item>
//    <item> SFDITEM_REG__GPIOA_ODCLR </item>
//    <item> SFDITEM_REG__GPIOA_INDBEN </item>
//    <item> SFDITEM_REG__GPIOA_DBCLKCR </item>
//    <item> SFDITEM_REG__GPIOA_PUPDR </item>
//    <item> SFDITEM_REG__GPIOA_SLEWCR </item>
//    <item> SFDITEM_REG__GPIOA_DRVCR </item>
//    <item> SFDITEM_REG__GPIOA_AFRL </item>
//    <item> SFDITEM_REG__GPIOA_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOB_DIRCR  -------------------------------
// SVD Line: 8932

unsigned int GPIOB_DIRCR __AT (0x40021400);



// ------------------------------  Field Item: GPIOB_DIRCR_PxDIR  ---------------------------------
// SVD Line: 8940

//  <item> SFDITEM_FIELD__GPIOB_DIRCR_PxDIR
//    <name> PxDIR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021400) Px DIR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_DIRCR >> 0) & 0xFFFF), ((GPIOB_DIRCR = (GPIOB_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_DIRCR  ----------------------------------
// SVD Line: 8932

//  <rtree> SFDITEM_REG__GPIOB_DIRCR
//    <name> DIRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021400) Input/Output direction Register </i>
//    <loc> ( (unsigned int)((GPIOB_DIRCR >> 0) & 0xFFFFFFFF), ((GPIOB_DIRCR = (GPIOB_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_DIRCR_PxDIR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_OTYPER  ------------------------------
// SVD Line: 9031

unsigned int GPIOB_OTYPER __AT (0x40021404);



// -----------------------------  Field Item: GPIOB_OTYPER_PxOTYP  --------------------------------
// SVD Line: 9039

//  <item> SFDITEM_FIELD__GPIOB_OTYPER_PxOTYP
//    <name> PxOTYP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021404) Px Output Type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_OTYPER >> 0) & 0xFFFF), ((GPIOB_OTYPER = (GPIOB_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_OTYPER  ----------------------------------
// SVD Line: 9031

//  <rtree> SFDITEM_REG__GPIOB_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021404) Output Type register </i>
//    <loc> ( (unsigned int)((GPIOB_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOB_OTYPER = (GPIOB_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_OTYPER_PxOTYP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_ODR  --------------------------------
// SVD Line: 9130

unsigned int GPIOB_ODR __AT (0x40021408);



// -------------------------------  Field Item: GPIOB_ODR_PxOD  -----------------------------------
// SVD Line: 9138

//  <item> SFDITEM_FIELD__GPIOB_ODR_PxOD
//    <name> PxOD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021408) Px Output Value Config </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_ODR >> 0) & 0xFFFF), ((GPIOB_ODR = (GPIOB_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIOB_ODR  -----------------------------------
// SVD Line: 9130

//  <rtree> SFDITEM_REG__GPIOB_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021408) Output Data Register </i>
//    <loc> ( (unsigned int)((GPIOB_ODR >> 0) & 0xFFFFFFFF), ((GPIOB_ODR = (GPIOB_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_ODR_PxOD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_IDR  --------------------------------
// SVD Line: 9229

unsigned int GPIOB_IDR __AT (0x4002140C);



// -------------------------------  Field Item: GPIOB_IDR_PxID  -----------------------------------
// SVD Line: 9237

//  <item> SFDITEM_FIELD__GPIOB_IDR_PxID
//    <name> PxID </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002140C) Px Input Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_IDR >> 0) & 0xFFFF), ((GPIOB_IDR = (GPIOB_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIOB_IDR  -----------------------------------
// SVD Line: 9229

//  <rtree> SFDITEM_REG__GPIOB_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002140C) Input Data Register </i>
//    <loc> ( (unsigned int)((GPIOB_IDR >> 0) & 0xFFFFFFFF), ((GPIOB_IDR = (GPIOB_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_IDR_PxID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_INTEN  -------------------------------
// SVD Line: 9328

unsigned int GPIOB_INTEN __AT (0x40021410);



// ------------------------------  Field Item: GPIOB_INTEN_PxIEN  ---------------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__GPIOB_INTEN_PxIEN
//    <name> PxIEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021410) Px Interrupt Enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_INTEN >> 0) & 0xFFFF), ((GPIOB_INTEN = (GPIOB_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_INTEN  ----------------------------------
// SVD Line: 9328

//  <rtree> SFDITEM_REG__GPIOB_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021410) Inerrupt Enable Register </i>
//    <loc> ( (unsigned int)((GPIOB_INTEN >> 0) & 0xFFFFFFFF), ((GPIOB_INTEN = (GPIOB_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_INTEN_PxIEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOB_RAWINTSR  -----------------------------
// SVD Line: 9427

unsigned int GPIOB_RAWINTSR __AT (0x40021414);



// ----------------------------  Field Item: GPIOB_RAWINTSR_PxRIS  --------------------------------
// SVD Line: 9436

//  <item> SFDITEM_FIELD__GPIOB_RAWINTSR_PxRIS
//    <name> PxRIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021414) Px RIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_RAWINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOB_RAWINTSR  ---------------------------------
// SVD Line: 9427

//  <rtree> SFDITEM_REG__GPIOB_RAWINTSR
//    <name> RAWINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021414) Interrupt Raw Status register </i>
//    <loc> ( (unsigned int)((GPIOB_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOB_RAWINTSR_PxRIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOB_MSKINTSR  -----------------------------
// SVD Line: 9527

unsigned int GPIOB_MSKINTSR __AT (0x40021418);



// ----------------------------  Field Item: GPIOB_MSKINTSR_PxMIS  --------------------------------
// SVD Line: 9536

//  <item> SFDITEM_FIELD__GPIOB_MSKINTSR_PxMIS
//    <name> PxMIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021418) Px MIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_MSKINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOB_MSKINTSR  ---------------------------------
// SVD Line: 9527

//  <rtree> SFDITEM_REG__GPIOB_MSKINTSR
//    <name> MSKINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021418) Interrupt Status Register </i>
//    <loc> ( (unsigned int)((GPIOB_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOB_MSKINTSR_PxMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_INTCLR  ------------------------------
// SVD Line: 9627

unsigned int GPIOB_INTCLR __AT (0x4002141C);



// -----------------------------  Field Item: GPIOB_INTCLR_PxICLR  --------------------------------
// SVD Line: 9636

//  <item> SFDITEM_FIELD__GPIOB_INTCLR_PxICLR
//    <name> PxICLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002141C) Px ICLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_INTCLR >> 0) & 0x0), ((GPIOB_INTCLR = (GPIOB_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_INTCLR  ----------------------------------
// SVD Line: 9627

//  <rtree> SFDITEM_REG__GPIOB_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002141C) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((GPIOB_INTCLR >> 0) & 0xFFFFFFFF), ((GPIOB_INTCLR = (GPIOB_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_INTCLR_PxICLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOB_INTTYPCR  -----------------------------
// SVD Line: 9727

unsigned int GPIOB_INTTYPCR __AT (0x40021420);



// ---------------------------  Field Item: GPIOB_INTTYPCR_PxITYPE  -------------------------------
// SVD Line: 9735

//  <item> SFDITEM_FIELD__GPIOB_INTTYPCR_PxITYPE
//    <name> PxITYPE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021420) Px Interrupt type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_INTTYPCR >> 0) & 0xFFFF), ((GPIOB_INTTYPCR = (GPIOB_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOB_INTTYPCR  ---------------------------------
// SVD Line: 9727

//  <rtree> SFDITEM_REG__GPIOB_INTTYPCR
//    <name> INTTYPCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021420) Interrupt Style Register </i>
//    <loc> ( (unsigned int)((GPIOB_INTTYPCR >> 0) & 0xFFFFFFFF), ((GPIOB_INTTYPCR = (GPIOB_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_INTTYPCR_PxITYPE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOB_INTPOLCR  -----------------------------
// SVD Line: 9826

unsigned int GPIOB_INTPOLCR __AT (0x40021424);



// ----------------------------  Field Item: GPIOB_INTPOLCR_PxIVAL  -------------------------------
// SVD Line: 9834

//  <item> SFDITEM_FIELD__GPIOB_INTPOLCR_PxIVAL
//    <name> PxIVAL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021424) Px Interrupt Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_INTPOLCR >> 0) & 0xFFFF), ((GPIOB_INTPOLCR = (GPIOB_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOB_INTPOLCR  ---------------------------------
// SVD Line: 9826

//  <rtree> SFDITEM_REG__GPIOB_INTPOLCR
//    <name> INTPOLCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021424) Interrupt Sytle Value Register </i>
//    <loc> ( (unsigned int)((GPIOB_INTPOLCR >> 0) & 0xFFFFFFFF), ((GPIOB_INTPOLCR = (GPIOB_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_INTPOLCR_PxIVAL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_INTANY  ------------------------------
// SVD Line: 9925

unsigned int GPIOB_INTANY __AT (0x40021428);



// -----------------------------  Field Item: GPIOB_INTANY_PxIANY  --------------------------------
// SVD Line: 9933

//  <item> SFDITEM_FIELD__GPIOB_INTANY_PxIANY
//    <name> PxIANY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021428) Px IANY </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_INTANY >> 0) & 0xFFFF), ((GPIOB_INTANY = (GPIOB_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_INTANY  ----------------------------------
// SVD Line: 9925

//  <rtree> SFDITEM_REG__GPIOB_INTANY
//    <name> INTANY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021428) Edge Trigger Interrupt Register </i>
//    <loc> ( (unsigned int)((GPIOB_INTANY >> 0) & 0xFFFFFFFF), ((GPIOB_INTANY = (GPIOB_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_INTANY_PxIANY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_ODSET  -------------------------------
// SVD Line: 10024

unsigned int GPIOB_ODSET __AT (0x4002142C);



// -----------------------------  Field Item: GPIOB_ODSET_PxODSET  --------------------------------
// SVD Line: 10033

//  <item> SFDITEM_FIELD__GPIOB_ODSET_PxODSET
//    <name> PxODSET </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002142C) Px Output Setting bit </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_ODSET >> 0) & 0x0), ((GPIOB_ODSET = (GPIOB_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_ODSET  ----------------------------------
// SVD Line: 10024

//  <rtree> SFDITEM_REG__GPIOB_ODSET
//    <name> ODSET </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002142C) Output Setting Register </i>
//    <loc> ( (unsigned int)((GPIOB_ODSET >> 0) & 0xFFFFFFFF), ((GPIOB_ODSET = (GPIOB_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_ODSET_PxODSET </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_ODCLR  -------------------------------
// SVD Line: 10124

unsigned int GPIOB_ODCLR __AT (0x40021430);



// -----------------------------  Field Item: GPIOB_ODCLR_PxODCLR  --------------------------------
// SVD Line: 10133

//  <item> SFDITEM_FIELD__GPIOB_ODCLR_PxODCLR
//    <name> PxODCLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40021430) Px ODCLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_ODCLR >> 0) & 0x0), ((GPIOB_ODCLR = (GPIOB_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_ODCLR  ----------------------------------
// SVD Line: 10124

//  <rtree> SFDITEM_REG__GPIOB_ODCLR
//    <name> ODCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021430) Output Clear Register </i>
//    <loc> ( (unsigned int)((GPIOB_ODCLR >> 0) & 0xFFFFFFFF), ((GPIOB_ODCLR = (GPIOB_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_ODCLR_PxODCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_INDBEN  ------------------------------
// SVD Line: 10224

unsigned int GPIOB_INDBEN __AT (0x40021434);



// -----------------------------  Field Item: GPIOB_INDBEN_PxDIDB  --------------------------------
// SVD Line: 10232

//  <item> SFDITEM_FIELD__GPIOB_INDBEN_PxDIDB
//    <name> PxDIDB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021434) Px DIDB </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_INDBEN >> 0) & 0xFFFF), ((GPIOB_INDBEN = (GPIOB_INDBEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOB_INDBEN_SYNC_EN  --------------------------------
// SVD Line: 10321

//  <item> SFDITEM_FIELD__GPIOB_INDBEN_SYNC_EN
//    <name> SYNC_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40021434) enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_INDBEN ) </loc>
//      <o.31..31> SYNC_EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_INDBEN  ----------------------------------
// SVD Line: 10224

//  <rtree> SFDITEM_REG__GPIOB_INDBEN
//    <name> INDBEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021434) Input Debounce and synchronous Enable Register </i>
//    <loc> ( (unsigned int)((GPIOB_INDBEN >> 0) & 0xFFFFFFFF), ((GPIOB_INDBEN = (GPIOB_INDBEN & ~(0x8000FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_INDBEN_PxDIDB </item>
//    <item> SFDITEM_FIELD__GPIOB_INDBEN_SYNC_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOB_DBCLKCR  ------------------------------
// SVD Line: 10330

unsigned int GPIOB_DBCLKCR __AT (0x40021438);



// ---------------------------  Field Item: GPIOB_DBCLKCR_DBCLK_DIV  ------------------------------
// SVD Line: 10338

//  <item> SFDITEM_FIELD__GPIOB_DBCLKCR_DBCLK_DIV
//    <name> DBCLK_DIV </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021438) \nDebounce CLK\n0 : 1 = Sample clock HCLK divide 1\n1 : 2 = Sample clock HCLK divide 2\n2 : 4 = Sample clock HCLK divide 4\n3 : 8 = Sample clock HCLK divide 8\n4 : 16 = Sample clock HCLK divide 16\n5 : 32 = Sample clock HCLK divide 32\n6 : 64 = Sample clock HCLK divide 64\n7 : 128 = Sample clock HCLK divide 128\n8 : 256 = Sample clock HCLK divide 256\n9 : 512 = Sample clock HCLK divide 512\n10 : 1024 = Sample clock HCLK divide 1024\n11 : 2048 = Sample clock HCLK divide 2048\n12 : 4096 = Sample clock HCLK divide 4096\n13 : 8192 = Sample clock HCLK divide 8192\n14 : 16384 = Sample clock HCLK divide 16384\n15 : 32768 = Sample clock HCLK divide 32768 </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIOB_DBCLKCR ) </loc>
//      <o.3..0> DBCLK_DIV
//        <0=> 0: 1 = Sample clock HCLK divide 1
//        <1=> 1: 2 = Sample clock HCLK divide 2
//        <2=> 2: 4 = Sample clock HCLK divide 4
//        <3=> 3: 8 = Sample clock HCLK divide 8
//        <4=> 4: 16 = Sample clock HCLK divide 16
//        <5=> 5: 32 = Sample clock HCLK divide 32
//        <6=> 6: 64 = Sample clock HCLK divide 64
//        <7=> 7: 128 = Sample clock HCLK divide 128
//        <8=> 8: 256 = Sample clock HCLK divide 256
//        <9=> 9: 512 = Sample clock HCLK divide 512
//        <10=> 10: 1024 = Sample clock HCLK divide 1024
//        <11=> 11: 2048 = Sample clock HCLK divide 2048
//        <12=> 12: 4096 = Sample clock HCLK divide 4096
//        <13=> 13: 8192 = Sample clock HCLK divide 8192
//        <14=> 14: 16384 = Sample clock HCLK divide 16384
//        <15=> 15: 32768 = Sample clock HCLK divide 32768
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: GPIOB_DBCLKCR_DBCLKEN  -------------------------------
// SVD Line: 10427

//  <item> SFDITEM_FIELD__GPIOB_DBCLKCR_DBCLKEN
//    <name> DBCLKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021438) DB clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOB_DBCLKCR ) </loc>
//      <o.4..4> DBCLKEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_DBCLKCR  ---------------------------------
// SVD Line: 10330

//  <rtree> SFDITEM_REG__GPIOB_DBCLKCR
//    <name> DBCLKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021438) Input Debounce clock Config register </i>
//    <loc> ( (unsigned int)((GPIOB_DBCLKCR >> 0) & 0xFFFFFFFF), ((GPIOB_DBCLKCR = (GPIOB_DBCLKCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_DBCLKCR_DBCLK_DIV </item>
//    <item> SFDITEM_FIELD__GPIOB_DBCLKCR_DBCLKEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_PUPDR  -------------------------------
// SVD Line: 10436

unsigned int GPIOB_PUPDR __AT (0x4002143C);



// ----------------------------  Field Item: GPIOB_PUPDR_PxPUPD15  --------------------------------
// SVD Line: 10444

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD15
//    <name> PxPUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 30) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOB_PUPDR_PxPUPD14  --------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD14
//    <name> PxPUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 28) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOB_PUPDR_PxPUPD13  --------------------------------
// SVD Line: 10458

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD13
//    <name> PxPUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 26) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOB_PUPDR_PxPUPD12  --------------------------------
// SVD Line: 10465

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD12
//    <name> PxPUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 24) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOB_PUPDR_PxPUPD11  --------------------------------
// SVD Line: 10472

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD11
//    <name> PxPUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 22) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOB_PUPDR_PxPUPD10  --------------------------------
// SVD Line: 10479

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD10
//    <name> PxPUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 20) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD9  --------------------------------
// SVD Line: 10486

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD9
//    <name> PxPUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 18) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD8  --------------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD8
//    <name> PxPUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 16) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD7  --------------------------------
// SVD Line: 10500

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD7
//    <name> PxPUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 14) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD6  --------------------------------
// SVD Line: 10507

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD6
//    <name> PxPUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 12) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD5  --------------------------------
// SVD Line: 10514

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD5
//    <name> PxPUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 10) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD4  --------------------------------
// SVD Line: 10521

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD4
//    <name> PxPUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 8) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD3  --------------------------------
// SVD Line: 10528

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD3
//    <name> PxPUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 6) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD2  --------------------------------
// SVD Line: 10535

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD2
//    <name> PxPUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 4) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD1  --------------------------------
// SVD Line: 10542

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD1
//    <name> PxPUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002143C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_PUPDR >> 2) & 0x3), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_PUPDR_PxPUPD0  --------------------------------
// SVD Line: 10549

//  <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD0
//    <name> PxPUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002143C) \nPx PullUP PullDown\n0 : NO = No pull-up, pull-down\n1 : PU = Pull-up\n2 : PD = pull-down\n3 : RESVD = Reserved </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIOB_PUPDR ) </loc>
//      <o.1..0> PxPUPD0
//        <0=> 0: NO = No pull-up, pull-down
//        <1=> 1: PU = Pull-up
//        <2=> 2: PD = pull-down
//        <3=> 3: RESVD = Reserved
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_PUPDR  ----------------------------------
// SVD Line: 10436

//  <rtree> SFDITEM_REG__GPIOB_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002143C) PullUp and PullDown Register </i>
//    <loc> ( (unsigned int)((GPIOB_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOB_PUPDR = (GPIOB_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD15 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD14 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD13 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD12 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD11 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD10 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD9 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD8 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD7 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD6 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD5 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD4 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD3 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD2 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD1 </item>
//    <item> SFDITEM_FIELD__GPIOB_PUPDR_PxPUPD0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_SLEWCR  ------------------------------
// SVD Line: 10580

unsigned int GPIOB_SLEWCR __AT (0x40021440);



// ------------------------------  Field Item: GPIOB_SLEWCR_PxSR  ---------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__GPIOB_SLEWCR_PxSR
//    <name> PxSR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021440) Px SR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_SLEWCR >> 0) & 0xFFFF), ((GPIOB_SLEWCR = (GPIOB_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOB_SLEWCR  ----------------------------------
// SVD Line: 10580

//  <rtree> SFDITEM_REG__GPIOB_SLEWCR
//    <name> SLEWCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021440) Voltage Convertion Speed Control </i>
//    <loc> ( (unsigned int)((GPIOB_SLEWCR >> 0) & 0xFFFFFFFF), ((GPIOB_SLEWCR = (GPIOB_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_SLEWCR_PxSR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOB_DRVCR  -------------------------------
// SVD Line: 10679

unsigned int GPIOB_DRVCR __AT (0x40021444);



// ------------------------------  Field Item: GPIOB_DRVCR_PxDRV  ---------------------------------
// SVD Line: 10687

//  <item> SFDITEM_FIELD__GPIOB_DRVCR_PxDRV
//    <name> PxDRV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021444) Px DRV </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOB_DRVCR >> 0) & 0xFFFF), ((GPIOB_DRVCR = (GPIOB_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_DRVCR  ----------------------------------
// SVD Line: 10679

//  <rtree> SFDITEM_REG__GPIOB_DRVCR
//    <name> DRVCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021444) Driver Strength Config </i>
//    <loc> ( (unsigned int)((GPIOB_DRVCR >> 0) & 0xFFFFFFFF), ((GPIOB_DRVCR = (GPIOB_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_DRVCR_PxDRV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_AFRL  -------------------------------
// SVD Line: 10778

unsigned int GPIOB_AFRL __AT (0x40021448);



// ------------------------------  Field Item: GPIOB_AFRL_PxAFR7  ---------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR7
//    <name> PxAFR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021448) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 28) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_PxAFR6  ---------------------------------
// SVD Line: 10793

//  <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR6
//    <name> PxAFR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021448) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 24) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_PxAFR5  ---------------------------------
// SVD Line: 10800

//  <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR5
//    <name> PxAFR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021448) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 20) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_PxAFR4  ---------------------------------
// SVD Line: 10807

//  <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR4
//    <name> PxAFR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021448) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 16) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_PxAFR3  ---------------------------------
// SVD Line: 10814

//  <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR3
//    <name> PxAFR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021448) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 12) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_PxAFR2  ---------------------------------
// SVD Line: 10821

//  <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR2
//    <name> PxAFR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021448) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 8) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_PxAFR1  ---------------------------------
// SVD Line: 10828

//  <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR1
//    <name> PxAFR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021448) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 4) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRL_PxAFR0  ---------------------------------
// SVD Line: 10835

//  <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR0
//    <name> PxAFR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021448) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRL >> 0) & 0xF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_AFRL  -----------------------------------
// SVD Line: 10778

//  <rtree> SFDITEM_REG__GPIOB_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021448) Alternate Function Register (0 ~7) </i>
//    <loc> ( (unsigned int)((GPIOB_AFRL >> 0) & 0xFFFFFFFF), ((GPIOB_AFRL = (GPIOB_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR7 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR6 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR5 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR4 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR3 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR2 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR1 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRL_PxAFR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOB_AFRH  -------------------------------
// SVD Line: 10844

unsigned int GPIOB_AFRH __AT (0x4002144C);



// -----------------------------  Field Item: GPIOB_AFRH_PxAFR15  ---------------------------------
// SVD Line: 10852

//  <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR15
//    <name> PxAFR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x4002144C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 28) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_AFRH_PxAFR14  ---------------------------------
// SVD Line: 10859

//  <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR14
//    <name> PxAFR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4002144C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 24) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_AFRH_PxAFR13  ---------------------------------
// SVD Line: 10866

//  <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR13
//    <name> PxAFR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4002144C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 20) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_AFRH_PxAFR12  ---------------------------------
// SVD Line: 10873

//  <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR12
//    <name> PxAFR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4002144C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 16) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_AFRH_PxAFR11  ---------------------------------
// SVD Line: 10880

//  <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR11
//    <name> PxAFR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4002144C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 12) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOB_AFRH_PxAFR10  ---------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR10
//    <name> PxAFR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4002144C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 8) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_PxAFR9  ---------------------------------
// SVD Line: 10894

//  <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR9
//    <name> PxAFR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4002144C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 4) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOB_AFRH_PxAFR8  ---------------------------------
// SVD Line: 10901

//  <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR8
//    <name> PxAFR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4002144C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOB_AFRH >> 0) & 0xF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOB_AFRH  -----------------------------------
// SVD Line: 10844

//  <rtree> SFDITEM_REG__GPIOB_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002144C) Alternate Function Register (8 ~ 15) </i>
//    <loc> ( (unsigned int)((GPIOB_AFRH >> 0) & 0xFFFFFFFF), ((GPIOB_AFRH = (GPIOB_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR15 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR14 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR13 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR12 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR11 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR10 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR9 </item>
//    <item> SFDITEM_FIELD__GPIOB_AFRH_PxAFR8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOB  -------------------------------------
// SVD Line: 10921

//  <view> GPIOB
//    <name> GPIOB </name>
//    <item> SFDITEM_REG__GPIOB_DIRCR </item>
//    <item> SFDITEM_REG__GPIOB_OTYPER </item>
//    <item> SFDITEM_REG__GPIOB_ODR </item>
//    <item> SFDITEM_REG__GPIOB_IDR </item>
//    <item> SFDITEM_REG__GPIOB_INTEN </item>
//    <item> SFDITEM_REG__GPIOB_RAWINTSR </item>
//    <item> SFDITEM_REG__GPIOB_MSKINTSR </item>
//    <item> SFDITEM_REG__GPIOB_INTCLR </item>
//    <item> SFDITEM_REG__GPIOB_INTTYPCR </item>
//    <item> SFDITEM_REG__GPIOB_INTPOLCR </item>
//    <item> SFDITEM_REG__GPIOB_INTANY </item>
//    <item> SFDITEM_REG__GPIOB_ODSET </item>
//    <item> SFDITEM_REG__GPIOB_ODCLR </item>
//    <item> SFDITEM_REG__GPIOB_INDBEN </item>
//    <item> SFDITEM_REG__GPIOB_DBCLKCR </item>
//    <item> SFDITEM_REG__GPIOB_PUPDR </item>
//    <item> SFDITEM_REG__GPIOB_SLEWCR </item>
//    <item> SFDITEM_REG__GPIOB_DRVCR </item>
//    <item> SFDITEM_REG__GPIOB_AFRL </item>
//    <item> SFDITEM_REG__GPIOB_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOC_DIRCR  -------------------------------
// SVD Line: 8932

unsigned int GPIOC_DIRCR __AT (0x40021800);



// ------------------------------  Field Item: GPIOC_DIRCR_PxDIR  ---------------------------------
// SVD Line: 8940

//  <item> SFDITEM_FIELD__GPIOC_DIRCR_PxDIR
//    <name> PxDIR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021800) Px DIR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_DIRCR >> 0) & 0xFFFF), ((GPIOC_DIRCR = (GPIOC_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_DIRCR  ----------------------------------
// SVD Line: 8932

//  <rtree> SFDITEM_REG__GPIOC_DIRCR
//    <name> DIRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021800) Input/Output direction Register </i>
//    <loc> ( (unsigned int)((GPIOC_DIRCR >> 0) & 0xFFFFFFFF), ((GPIOC_DIRCR = (GPIOC_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_DIRCR_PxDIR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_OTYPER  ------------------------------
// SVD Line: 9031

unsigned int GPIOC_OTYPER __AT (0x40021804);



// -----------------------------  Field Item: GPIOC_OTYPER_PxOTYP  --------------------------------
// SVD Line: 9039

//  <item> SFDITEM_FIELD__GPIOC_OTYPER_PxOTYP
//    <name> PxOTYP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021804) Px Output Type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_OTYPER >> 0) & 0xFFFF), ((GPIOC_OTYPER = (GPIOC_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_OTYPER  ----------------------------------
// SVD Line: 9031

//  <rtree> SFDITEM_REG__GPIOC_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021804) Output Type register </i>
//    <loc> ( (unsigned int)((GPIOC_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOC_OTYPER = (GPIOC_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_OTYPER_PxOTYP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_ODR  --------------------------------
// SVD Line: 9130

unsigned int GPIOC_ODR __AT (0x40021808);



// -------------------------------  Field Item: GPIOC_ODR_PxOD  -----------------------------------
// SVD Line: 9138

//  <item> SFDITEM_FIELD__GPIOC_ODR_PxOD
//    <name> PxOD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021808) Px Output Value Config </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_ODR >> 0) & 0xFFFF), ((GPIOC_ODR = (GPIOC_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIOC_ODR  -----------------------------------
// SVD Line: 9130

//  <rtree> SFDITEM_REG__GPIOC_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021808) Output Data Register </i>
//    <loc> ( (unsigned int)((GPIOC_ODR >> 0) & 0xFFFFFFFF), ((GPIOC_ODR = (GPIOC_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_ODR_PxOD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_IDR  --------------------------------
// SVD Line: 9229

unsigned int GPIOC_IDR __AT (0x4002180C);



// -------------------------------  Field Item: GPIOC_IDR_PxID  -----------------------------------
// SVD Line: 9237

//  <item> SFDITEM_FIELD__GPIOC_IDR_PxID
//    <name> PxID </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4002180C) Px Input Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_IDR >> 0) & 0xFFFF), ((GPIOC_IDR = (GPIOC_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIOC_IDR  -----------------------------------
// SVD Line: 9229

//  <rtree> SFDITEM_REG__GPIOC_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002180C) Input Data Register </i>
//    <loc> ( (unsigned int)((GPIOC_IDR >> 0) & 0xFFFFFFFF), ((GPIOC_IDR = (GPIOC_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_IDR_PxID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_INTEN  -------------------------------
// SVD Line: 9328

unsigned int GPIOC_INTEN __AT (0x40021810);



// ------------------------------  Field Item: GPIOC_INTEN_PxIEN  ---------------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__GPIOC_INTEN_PxIEN
//    <name> PxIEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021810) Px Interrupt Enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_INTEN >> 0) & 0xFFFF), ((GPIOC_INTEN = (GPIOC_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_INTEN  ----------------------------------
// SVD Line: 9328

//  <rtree> SFDITEM_REG__GPIOC_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021810) Inerrupt Enable Register </i>
//    <loc> ( (unsigned int)((GPIOC_INTEN >> 0) & 0xFFFFFFFF), ((GPIOC_INTEN = (GPIOC_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_INTEN_PxIEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOC_RAWINTSR  -----------------------------
// SVD Line: 9427

unsigned int GPIOC_RAWINTSR __AT (0x40021814);



// ----------------------------  Field Item: GPIOC_RAWINTSR_PxRIS  --------------------------------
// SVD Line: 9436

//  <item> SFDITEM_FIELD__GPIOC_RAWINTSR_PxRIS
//    <name> PxRIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021814) Px RIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_RAWINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOC_RAWINTSR  ---------------------------------
// SVD Line: 9427

//  <rtree> SFDITEM_REG__GPIOC_RAWINTSR
//    <name> RAWINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021814) Interrupt Raw Status register </i>
//    <loc> ( (unsigned int)((GPIOC_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOC_RAWINTSR_PxRIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOC_MSKINTSR  -----------------------------
// SVD Line: 9527

unsigned int GPIOC_MSKINTSR __AT (0x40021818);



// ----------------------------  Field Item: GPIOC_MSKINTSR_PxMIS  --------------------------------
// SVD Line: 9536

//  <item> SFDITEM_FIELD__GPIOC_MSKINTSR_PxMIS
//    <name> PxMIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021818) Px MIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_MSKINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOC_MSKINTSR  ---------------------------------
// SVD Line: 9527

//  <rtree> SFDITEM_REG__GPIOC_MSKINTSR
//    <name> MSKINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021818) Interrupt Status Register </i>
//    <loc> ( (unsigned int)((GPIOC_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOC_MSKINTSR_PxMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_INTCLR  ------------------------------
// SVD Line: 9627

unsigned int GPIOC_INTCLR __AT (0x4002181C);



// -----------------------------  Field Item: GPIOC_INTCLR_PxICLR  --------------------------------
// SVD Line: 9636

//  <item> SFDITEM_FIELD__GPIOC_INTCLR_PxICLR
//    <name> PxICLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002181C) Px ICLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_INTCLR >> 0) & 0x0), ((GPIOC_INTCLR = (GPIOC_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_INTCLR  ----------------------------------
// SVD Line: 9627

//  <rtree> SFDITEM_REG__GPIOC_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002181C) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((GPIOC_INTCLR >> 0) & 0xFFFFFFFF), ((GPIOC_INTCLR = (GPIOC_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_INTCLR_PxICLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOC_INTTYPCR  -----------------------------
// SVD Line: 9727

unsigned int GPIOC_INTTYPCR __AT (0x40021820);



// ---------------------------  Field Item: GPIOC_INTTYPCR_PxITYPE  -------------------------------
// SVD Line: 9735

//  <item> SFDITEM_FIELD__GPIOC_INTTYPCR_PxITYPE
//    <name> PxITYPE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021820) Px Interrupt type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_INTTYPCR >> 0) & 0xFFFF), ((GPIOC_INTTYPCR = (GPIOC_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOC_INTTYPCR  ---------------------------------
// SVD Line: 9727

//  <rtree> SFDITEM_REG__GPIOC_INTTYPCR
//    <name> INTTYPCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021820) Interrupt Style Register </i>
//    <loc> ( (unsigned int)((GPIOC_INTTYPCR >> 0) & 0xFFFFFFFF), ((GPIOC_INTTYPCR = (GPIOC_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_INTTYPCR_PxITYPE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOC_INTPOLCR  -----------------------------
// SVD Line: 9826

unsigned int GPIOC_INTPOLCR __AT (0x40021824);



// ----------------------------  Field Item: GPIOC_INTPOLCR_PxIVAL  -------------------------------
// SVD Line: 9834

//  <item> SFDITEM_FIELD__GPIOC_INTPOLCR_PxIVAL
//    <name> PxIVAL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021824) Px Interrupt Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_INTPOLCR >> 0) & 0xFFFF), ((GPIOC_INTPOLCR = (GPIOC_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOC_INTPOLCR  ---------------------------------
// SVD Line: 9826

//  <rtree> SFDITEM_REG__GPIOC_INTPOLCR
//    <name> INTPOLCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021824) Interrupt Sytle Value Register </i>
//    <loc> ( (unsigned int)((GPIOC_INTPOLCR >> 0) & 0xFFFFFFFF), ((GPIOC_INTPOLCR = (GPIOC_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_INTPOLCR_PxIVAL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_INTANY  ------------------------------
// SVD Line: 9925

unsigned int GPIOC_INTANY __AT (0x40021828);



// -----------------------------  Field Item: GPIOC_INTANY_PxIANY  --------------------------------
// SVD Line: 9933

//  <item> SFDITEM_FIELD__GPIOC_INTANY_PxIANY
//    <name> PxIANY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021828) Px IANY </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_INTANY >> 0) & 0xFFFF), ((GPIOC_INTANY = (GPIOC_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_INTANY  ----------------------------------
// SVD Line: 9925

//  <rtree> SFDITEM_REG__GPIOC_INTANY
//    <name> INTANY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021828) Edge Trigger Interrupt Register </i>
//    <loc> ( (unsigned int)((GPIOC_INTANY >> 0) & 0xFFFFFFFF), ((GPIOC_INTANY = (GPIOC_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_INTANY_PxIANY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_ODSET  -------------------------------
// SVD Line: 10024

unsigned int GPIOC_ODSET __AT (0x4002182C);



// -----------------------------  Field Item: GPIOC_ODSET_PxODSET  --------------------------------
// SVD Line: 10033

//  <item> SFDITEM_FIELD__GPIOC_ODSET_PxODSET
//    <name> PxODSET </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x4002182C) Px Output Setting bit </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_ODSET >> 0) & 0x0), ((GPIOC_ODSET = (GPIOC_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_ODSET  ----------------------------------
// SVD Line: 10024

//  <rtree> SFDITEM_REG__GPIOC_ODSET
//    <name> ODSET </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4002182C) Output Setting Register </i>
//    <loc> ( (unsigned int)((GPIOC_ODSET >> 0) & 0xFFFFFFFF), ((GPIOC_ODSET = (GPIOC_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_ODSET_PxODSET </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_ODCLR  -------------------------------
// SVD Line: 10124

unsigned int GPIOC_ODCLR __AT (0x40021830);



// -----------------------------  Field Item: GPIOC_ODCLR_PxODCLR  --------------------------------
// SVD Line: 10133

//  <item> SFDITEM_FIELD__GPIOC_ODCLR_PxODCLR
//    <name> PxODCLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40021830) Px ODCLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_ODCLR >> 0) & 0x0), ((GPIOC_ODCLR = (GPIOC_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_ODCLR  ----------------------------------
// SVD Line: 10124

//  <rtree> SFDITEM_REG__GPIOC_ODCLR
//    <name> ODCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021830) Output Clear Register </i>
//    <loc> ( (unsigned int)((GPIOC_ODCLR >> 0) & 0xFFFFFFFF), ((GPIOC_ODCLR = (GPIOC_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_ODCLR_PxODCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_INDBEN  ------------------------------
// SVD Line: 10224

unsigned int GPIOC_INDBEN __AT (0x40021834);



// -----------------------------  Field Item: GPIOC_INDBEN_PxDIDB  --------------------------------
// SVD Line: 10232

//  <item> SFDITEM_FIELD__GPIOC_INDBEN_PxDIDB
//    <name> PxDIDB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021834) Px DIDB </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_INDBEN >> 0) & 0xFFFF), ((GPIOC_INDBEN = (GPIOC_INDBEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOC_INDBEN_SYNC_EN  --------------------------------
// SVD Line: 10321

//  <item> SFDITEM_FIELD__GPIOC_INDBEN_SYNC_EN
//    <name> SYNC_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40021834) enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_INDBEN ) </loc>
//      <o.31..31> SYNC_EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_INDBEN  ----------------------------------
// SVD Line: 10224

//  <rtree> SFDITEM_REG__GPIOC_INDBEN
//    <name> INDBEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021834) Input Debounce and synchronous Enable Register </i>
//    <loc> ( (unsigned int)((GPIOC_INDBEN >> 0) & 0xFFFFFFFF), ((GPIOC_INDBEN = (GPIOC_INDBEN & ~(0x8000FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_INDBEN_PxDIDB </item>
//    <item> SFDITEM_FIELD__GPIOC_INDBEN_SYNC_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOC_DBCLKCR  ------------------------------
// SVD Line: 10330

unsigned int GPIOC_DBCLKCR __AT (0x40021838);



// ---------------------------  Field Item: GPIOC_DBCLKCR_DBCLK_DIV  ------------------------------
// SVD Line: 10338

//  <item> SFDITEM_FIELD__GPIOC_DBCLKCR_DBCLK_DIV
//    <name> DBCLK_DIV </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021838) \nDebounce CLK\n0 : 1 = Sample clock HCLK divide 1\n1 : 2 = Sample clock HCLK divide 2\n2 : 4 = Sample clock HCLK divide 4\n3 : 8 = Sample clock HCLK divide 8\n4 : 16 = Sample clock HCLK divide 16\n5 : 32 = Sample clock HCLK divide 32\n6 : 64 = Sample clock HCLK divide 64\n7 : 128 = Sample clock HCLK divide 128\n8 : 256 = Sample clock HCLK divide 256\n9 : 512 = Sample clock HCLK divide 512\n10 : 1024 = Sample clock HCLK divide 1024\n11 : 2048 = Sample clock HCLK divide 2048\n12 : 4096 = Sample clock HCLK divide 4096\n13 : 8192 = Sample clock HCLK divide 8192\n14 : 16384 = Sample clock HCLK divide 16384\n15 : 32768 = Sample clock HCLK divide 32768 </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIOC_DBCLKCR ) </loc>
//      <o.3..0> DBCLK_DIV
//        <0=> 0: 1 = Sample clock HCLK divide 1
//        <1=> 1: 2 = Sample clock HCLK divide 2
//        <2=> 2: 4 = Sample clock HCLK divide 4
//        <3=> 3: 8 = Sample clock HCLK divide 8
//        <4=> 4: 16 = Sample clock HCLK divide 16
//        <5=> 5: 32 = Sample clock HCLK divide 32
//        <6=> 6: 64 = Sample clock HCLK divide 64
//        <7=> 7: 128 = Sample clock HCLK divide 128
//        <8=> 8: 256 = Sample clock HCLK divide 256
//        <9=> 9: 512 = Sample clock HCLK divide 512
//        <10=> 10: 1024 = Sample clock HCLK divide 1024
//        <11=> 11: 2048 = Sample clock HCLK divide 2048
//        <12=> 12: 4096 = Sample clock HCLK divide 4096
//        <13=> 13: 8192 = Sample clock HCLK divide 8192
//        <14=> 14: 16384 = Sample clock HCLK divide 16384
//        <15=> 15: 32768 = Sample clock HCLK divide 32768
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: GPIOC_DBCLKCR_DBCLKEN  -------------------------------
// SVD Line: 10427

//  <item> SFDITEM_FIELD__GPIOC_DBCLKCR_DBCLKEN
//    <name> DBCLKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021838) DB clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOC_DBCLKCR ) </loc>
//      <o.4..4> DBCLKEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_DBCLKCR  ---------------------------------
// SVD Line: 10330

//  <rtree> SFDITEM_REG__GPIOC_DBCLKCR
//    <name> DBCLKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021838) Input Debounce clock Config register </i>
//    <loc> ( (unsigned int)((GPIOC_DBCLKCR >> 0) & 0xFFFFFFFF), ((GPIOC_DBCLKCR = (GPIOC_DBCLKCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_DBCLKCR_DBCLK_DIV </item>
//    <item> SFDITEM_FIELD__GPIOC_DBCLKCR_DBCLKEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_PUPDR  -------------------------------
// SVD Line: 10436

unsigned int GPIOC_PUPDR __AT (0x4002183C);



// ----------------------------  Field Item: GPIOC_PUPDR_PxPUPD15  --------------------------------
// SVD Line: 10444

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD15
//    <name> PxPUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 30) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOC_PUPDR_PxPUPD14  --------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD14
//    <name> PxPUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 28) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOC_PUPDR_PxPUPD13  --------------------------------
// SVD Line: 10458

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD13
//    <name> PxPUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 26) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOC_PUPDR_PxPUPD12  --------------------------------
// SVD Line: 10465

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD12
//    <name> PxPUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 24) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOC_PUPDR_PxPUPD11  --------------------------------
// SVD Line: 10472

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD11
//    <name> PxPUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 22) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOC_PUPDR_PxPUPD10  --------------------------------
// SVD Line: 10479

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD10
//    <name> PxPUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 20) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD9  --------------------------------
// SVD Line: 10486

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD9
//    <name> PxPUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 18) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD8  --------------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD8
//    <name> PxPUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 16) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD7  --------------------------------
// SVD Line: 10500

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD7
//    <name> PxPUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 14) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD6  --------------------------------
// SVD Line: 10507

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD6
//    <name> PxPUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 12) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD5  --------------------------------
// SVD Line: 10514

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD5
//    <name> PxPUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 10) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD4  --------------------------------
// SVD Line: 10521

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD4
//    <name> PxPUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 8) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD3  --------------------------------
// SVD Line: 10528

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD3
//    <name> PxPUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 6) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD2  --------------------------------
// SVD Line: 10535

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD2
//    <name> PxPUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 4) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD1  --------------------------------
// SVD Line: 10542

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD1
//    <name> PxPUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4002183C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_PUPDR >> 2) & 0x3), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_PUPDR_PxPUPD0  --------------------------------
// SVD Line: 10549

//  <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD0
//    <name> PxPUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4002183C) \nPx PullUP PullDown\n0 : NO = No pull-up, pull-down\n1 : PU = Pull-up\n2 : PD = pull-down\n3 : RESVD = Reserved </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIOC_PUPDR ) </loc>
//      <o.1..0> PxPUPD0
//        <0=> 0: NO = No pull-up, pull-down
//        <1=> 1: PU = Pull-up
//        <2=> 2: PD = pull-down
//        <3=> 3: RESVD = Reserved
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_PUPDR  ----------------------------------
// SVD Line: 10436

//  <rtree> SFDITEM_REG__GPIOC_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002183C) PullUp and PullDown Register </i>
//    <loc> ( (unsigned int)((GPIOC_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOC_PUPDR = (GPIOC_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD15 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD14 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD13 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD12 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD11 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD10 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD9 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD8 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD7 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD6 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD5 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD4 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD3 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD2 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD1 </item>
//    <item> SFDITEM_FIELD__GPIOC_PUPDR_PxPUPD0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_SLEWCR  ------------------------------
// SVD Line: 10580

unsigned int GPIOC_SLEWCR __AT (0x40021840);



// ------------------------------  Field Item: GPIOC_SLEWCR_PxSR  ---------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__GPIOC_SLEWCR_PxSR
//    <name> PxSR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021840) Px SR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_SLEWCR >> 0) & 0xFFFF), ((GPIOC_SLEWCR = (GPIOC_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOC_SLEWCR  ----------------------------------
// SVD Line: 10580

//  <rtree> SFDITEM_REG__GPIOC_SLEWCR
//    <name> SLEWCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021840) Voltage Convertion Speed Control </i>
//    <loc> ( (unsigned int)((GPIOC_SLEWCR >> 0) & 0xFFFFFFFF), ((GPIOC_SLEWCR = (GPIOC_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_SLEWCR_PxSR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOC_DRVCR  -------------------------------
// SVD Line: 10679

unsigned int GPIOC_DRVCR __AT (0x40021844);



// ------------------------------  Field Item: GPIOC_DRVCR_PxDRV  ---------------------------------
// SVD Line: 10687

//  <item> SFDITEM_FIELD__GPIOC_DRVCR_PxDRV
//    <name> PxDRV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021844) Px DRV </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOC_DRVCR >> 0) & 0xFFFF), ((GPIOC_DRVCR = (GPIOC_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_DRVCR  ----------------------------------
// SVD Line: 10679

//  <rtree> SFDITEM_REG__GPIOC_DRVCR
//    <name> DRVCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021844) Driver Strength Config </i>
//    <loc> ( (unsigned int)((GPIOC_DRVCR >> 0) & 0xFFFFFFFF), ((GPIOC_DRVCR = (GPIOC_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_DRVCR_PxDRV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_AFRL  -------------------------------
// SVD Line: 10778

unsigned int GPIOC_AFRL __AT (0x40021848);



// ------------------------------  Field Item: GPIOC_AFRL_PxAFR7  ---------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR7
//    <name> PxAFR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021848) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 28) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_PxAFR6  ---------------------------------
// SVD Line: 10793

//  <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR6
//    <name> PxAFR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021848) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 24) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_PxAFR5  ---------------------------------
// SVD Line: 10800

//  <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR5
//    <name> PxAFR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021848) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 20) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_PxAFR4  ---------------------------------
// SVD Line: 10807

//  <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR4
//    <name> PxAFR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021848) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 16) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_PxAFR3  ---------------------------------
// SVD Line: 10814

//  <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR3
//    <name> PxAFR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021848) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 12) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_PxAFR2  ---------------------------------
// SVD Line: 10821

//  <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR2
//    <name> PxAFR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021848) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 8) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_PxAFR1  ---------------------------------
// SVD Line: 10828

//  <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR1
//    <name> PxAFR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021848) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 4) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRL_PxAFR0  ---------------------------------
// SVD Line: 10835

//  <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR0
//    <name> PxAFR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021848) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRL >> 0) & 0xF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_AFRL  -----------------------------------
// SVD Line: 10778

//  <rtree> SFDITEM_REG__GPIOC_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021848) Alternate Function Register (0 ~7) </i>
//    <loc> ( (unsigned int)((GPIOC_AFRL >> 0) & 0xFFFFFFFF), ((GPIOC_AFRL = (GPIOC_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR7 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR6 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR5 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR4 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR3 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR2 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR1 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRL_PxAFR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOC_AFRH  -------------------------------
// SVD Line: 10844

unsigned int GPIOC_AFRH __AT (0x4002184C);



// -----------------------------  Field Item: GPIOC_AFRH_PxAFR15  ---------------------------------
// SVD Line: 10852

//  <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR15
//    <name> PxAFR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x4002184C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 28) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_AFRH_PxAFR14  ---------------------------------
// SVD Line: 10859

//  <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR14
//    <name> PxAFR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4002184C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 24) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_AFRH_PxAFR13  ---------------------------------
// SVD Line: 10866

//  <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR13
//    <name> PxAFR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4002184C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 20) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_AFRH_PxAFR12  ---------------------------------
// SVD Line: 10873

//  <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR12
//    <name> PxAFR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4002184C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 16) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_AFRH_PxAFR11  ---------------------------------
// SVD Line: 10880

//  <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR11
//    <name> PxAFR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4002184C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 12) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOC_AFRH_PxAFR10  ---------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR10
//    <name> PxAFR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4002184C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 8) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_PxAFR9  ---------------------------------
// SVD Line: 10894

//  <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR9
//    <name> PxAFR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4002184C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 4) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOC_AFRH_PxAFR8  ---------------------------------
// SVD Line: 10901

//  <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR8
//    <name> PxAFR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4002184C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOC_AFRH >> 0) & 0xF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOC_AFRH  -----------------------------------
// SVD Line: 10844

//  <rtree> SFDITEM_REG__GPIOC_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002184C) Alternate Function Register (8 ~ 15) </i>
//    <loc> ( (unsigned int)((GPIOC_AFRH >> 0) & 0xFFFFFFFF), ((GPIOC_AFRH = (GPIOC_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR15 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR14 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR13 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR12 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR11 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR10 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR9 </item>
//    <item> SFDITEM_FIELD__GPIOC_AFRH_PxAFR8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOC  -------------------------------------
// SVD Line: 10930

//  <view> GPIOC
//    <name> GPIOC </name>
//    <item> SFDITEM_REG__GPIOC_DIRCR </item>
//    <item> SFDITEM_REG__GPIOC_OTYPER </item>
//    <item> SFDITEM_REG__GPIOC_ODR </item>
//    <item> SFDITEM_REG__GPIOC_IDR </item>
//    <item> SFDITEM_REG__GPIOC_INTEN </item>
//    <item> SFDITEM_REG__GPIOC_RAWINTSR </item>
//    <item> SFDITEM_REG__GPIOC_MSKINTSR </item>
//    <item> SFDITEM_REG__GPIOC_INTCLR </item>
//    <item> SFDITEM_REG__GPIOC_INTTYPCR </item>
//    <item> SFDITEM_REG__GPIOC_INTPOLCR </item>
//    <item> SFDITEM_REG__GPIOC_INTANY </item>
//    <item> SFDITEM_REG__GPIOC_ODSET </item>
//    <item> SFDITEM_REG__GPIOC_ODCLR </item>
//    <item> SFDITEM_REG__GPIOC_INDBEN </item>
//    <item> SFDITEM_REG__GPIOC_DBCLKCR </item>
//    <item> SFDITEM_REG__GPIOC_PUPDR </item>
//    <item> SFDITEM_REG__GPIOC_SLEWCR </item>
//    <item> SFDITEM_REG__GPIOC_DRVCR </item>
//    <item> SFDITEM_REG__GPIOC_AFRL </item>
//    <item> SFDITEM_REG__GPIOC_AFRH </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIOD_DIRCR  -------------------------------
// SVD Line: 8932

unsigned int GPIOD_DIRCR __AT (0x40021C00);



// ------------------------------  Field Item: GPIOD_DIRCR_PxDIR  ---------------------------------
// SVD Line: 8940

//  <item> SFDITEM_FIELD__GPIOD_DIRCR_PxDIR
//    <name> PxDIR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C00) Px DIR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_DIRCR >> 0) & 0xFFFF), ((GPIOD_DIRCR = (GPIOD_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_DIRCR  ----------------------------------
// SVD Line: 8932

//  <rtree> SFDITEM_REG__GPIOD_DIRCR
//    <name> DIRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C00) Input/Output direction Register </i>
//    <loc> ( (unsigned int)((GPIOD_DIRCR >> 0) & 0xFFFFFFFF), ((GPIOD_DIRCR = (GPIOD_DIRCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_DIRCR_PxDIR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_OTYPER  ------------------------------
// SVD Line: 9031

unsigned int GPIOD_OTYPER __AT (0x40021C04);



// -----------------------------  Field Item: GPIOD_OTYPER_PxOTYP  --------------------------------
// SVD Line: 9039

//  <item> SFDITEM_FIELD__GPIOD_OTYPER_PxOTYP
//    <name> PxOTYP </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C04) Px Output Type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_OTYPER >> 0) & 0xFFFF), ((GPIOD_OTYPER = (GPIOD_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_OTYPER  ----------------------------------
// SVD Line: 9031

//  <rtree> SFDITEM_REG__GPIOD_OTYPER
//    <name> OTYPER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C04) Output Type register </i>
//    <loc> ( (unsigned int)((GPIOD_OTYPER >> 0) & 0xFFFFFFFF), ((GPIOD_OTYPER = (GPIOD_OTYPER & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_OTYPER_PxOTYP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_ODR  --------------------------------
// SVD Line: 9130

unsigned int GPIOD_ODR __AT (0x40021C08);



// -------------------------------  Field Item: GPIOD_ODR_PxOD  -----------------------------------
// SVD Line: 9138

//  <item> SFDITEM_FIELD__GPIOD_ODR_PxOD
//    <name> PxOD </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C08) Px Output Value Config </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_ODR >> 0) & 0xFFFF), ((GPIOD_ODR = (GPIOD_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIOD_ODR  -----------------------------------
// SVD Line: 9130

//  <rtree> SFDITEM_REG__GPIOD_ODR
//    <name> ODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C08) Output Data Register </i>
//    <loc> ( (unsigned int)((GPIOD_ODR >> 0) & 0xFFFFFFFF), ((GPIOD_ODR = (GPIOD_ODR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_ODR_PxOD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_IDR  --------------------------------
// SVD Line: 9229

unsigned int GPIOD_IDR __AT (0x40021C0C);



// -------------------------------  Field Item: GPIOD_IDR_PxID  -----------------------------------
// SVD Line: 9237

//  <item> SFDITEM_FIELD__GPIOD_IDR_PxID
//    <name> PxID </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C0C) Px Input Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_IDR >> 0) & 0xFFFF), ((GPIOD_IDR = (GPIOD_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIOD_IDR  -----------------------------------
// SVD Line: 9229

//  <rtree> SFDITEM_REG__GPIOD_IDR
//    <name> IDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C0C) Input Data Register </i>
//    <loc> ( (unsigned int)((GPIOD_IDR >> 0) & 0xFFFFFFFF), ((GPIOD_IDR = (GPIOD_IDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_IDR_PxID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_INTEN  -------------------------------
// SVD Line: 9328

unsigned int GPIOD_INTEN __AT (0x40021C10);



// ------------------------------  Field Item: GPIOD_INTEN_PxIEN  ---------------------------------
// SVD Line: 9336

//  <item> SFDITEM_FIELD__GPIOD_INTEN_PxIEN
//    <name> PxIEN </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C10) Px Interrupt Enable </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_INTEN >> 0) & 0xFFFF), ((GPIOD_INTEN = (GPIOD_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_INTEN  ----------------------------------
// SVD Line: 9328

//  <rtree> SFDITEM_REG__GPIOD_INTEN
//    <name> INTEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C10) Inerrupt Enable Register </i>
//    <loc> ( (unsigned int)((GPIOD_INTEN >> 0) & 0xFFFFFFFF), ((GPIOD_INTEN = (GPIOD_INTEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_INTEN_PxIEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOD_RAWINTSR  -----------------------------
// SVD Line: 9427

unsigned int GPIOD_RAWINTSR __AT (0x40021C14);



// ----------------------------  Field Item: GPIOD_RAWINTSR_PxRIS  --------------------------------
// SVD Line: 9436

//  <item> SFDITEM_FIELD__GPIOD_RAWINTSR_PxRIS
//    <name> PxRIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021C14) Px RIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_RAWINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOD_RAWINTSR  ---------------------------------
// SVD Line: 9427

//  <rtree> SFDITEM_REG__GPIOD_RAWINTSR
//    <name> RAWINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021C14) Interrupt Raw Status register </i>
//    <loc> ( (unsigned int)((GPIOD_RAWINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOD_RAWINTSR_PxRIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOD_MSKINTSR  -----------------------------
// SVD Line: 9527

unsigned int GPIOD_MSKINTSR __AT (0x40021C18);



// ----------------------------  Field Item: GPIOD_MSKINTSR_PxMIS  --------------------------------
// SVD Line: 9536

//  <item> SFDITEM_FIELD__GPIOD_MSKINTSR_PxMIS
//    <name> PxMIS </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40021C18) Px MIS </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_MSKINTSR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOD_MSKINTSR  ---------------------------------
// SVD Line: 9527

//  <rtree> SFDITEM_REG__GPIOD_MSKINTSR
//    <name> MSKINTSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40021C18) Interrupt Status Register </i>
//    <loc> ( (unsigned int)((GPIOD_MSKINTSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__GPIOD_MSKINTSR_PxMIS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_INTCLR  ------------------------------
// SVD Line: 9627

unsigned int GPIOD_INTCLR __AT (0x40021C1C);



// -----------------------------  Field Item: GPIOD_INTCLR_PxICLR  --------------------------------
// SVD Line: 9636

//  <item> SFDITEM_FIELD__GPIOD_INTCLR_PxICLR
//    <name> PxICLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40021C1C) Px ICLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_INTCLR >> 0) & 0x0), ((GPIOD_INTCLR = (GPIOD_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_INTCLR  ----------------------------------
// SVD Line: 9627

//  <rtree> SFDITEM_REG__GPIOD_INTCLR
//    <name> INTCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021C1C) Interrupt Clear Register </i>
//    <loc> ( (unsigned int)((GPIOD_INTCLR >> 0) & 0xFFFFFFFF), ((GPIOD_INTCLR = (GPIOD_INTCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_INTCLR_PxICLR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOD_INTTYPCR  -----------------------------
// SVD Line: 9727

unsigned int GPIOD_INTTYPCR __AT (0x40021C20);



// ---------------------------  Field Item: GPIOD_INTTYPCR_PxITYPE  -------------------------------
// SVD Line: 9735

//  <item> SFDITEM_FIELD__GPIOD_INTTYPCR_PxITYPE
//    <name> PxITYPE </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C20) Px Interrupt type </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_INTTYPCR >> 0) & 0xFFFF), ((GPIOD_INTTYPCR = (GPIOD_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOD_INTTYPCR  ---------------------------------
// SVD Line: 9727

//  <rtree> SFDITEM_REG__GPIOD_INTTYPCR
//    <name> INTTYPCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C20) Interrupt Style Register </i>
//    <loc> ( (unsigned int)((GPIOD_INTTYPCR >> 0) & 0xFFFFFFFF), ((GPIOD_INTTYPCR = (GPIOD_INTTYPCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_INTTYPCR_PxITYPE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOD_INTPOLCR  -----------------------------
// SVD Line: 9826

unsigned int GPIOD_INTPOLCR __AT (0x40021C24);



// ----------------------------  Field Item: GPIOD_INTPOLCR_PxIVAL  -------------------------------
// SVD Line: 9834

//  <item> SFDITEM_FIELD__GPIOD_INTPOLCR_PxIVAL
//    <name> PxIVAL </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C24) Px Interrupt Value </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_INTPOLCR >> 0) & 0xFFFF), ((GPIOD_INTPOLCR = (GPIOD_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIOD_INTPOLCR  ---------------------------------
// SVD Line: 9826

//  <rtree> SFDITEM_REG__GPIOD_INTPOLCR
//    <name> INTPOLCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C24) Interrupt Sytle Value Register </i>
//    <loc> ( (unsigned int)((GPIOD_INTPOLCR >> 0) & 0xFFFFFFFF), ((GPIOD_INTPOLCR = (GPIOD_INTPOLCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_INTPOLCR_PxIVAL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_INTANY  ------------------------------
// SVD Line: 9925

unsigned int GPIOD_INTANY __AT (0x40021C28);



// -----------------------------  Field Item: GPIOD_INTANY_PxIANY  --------------------------------
// SVD Line: 9933

//  <item> SFDITEM_FIELD__GPIOD_INTANY_PxIANY
//    <name> PxIANY </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C28) Px IANY </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_INTANY >> 0) & 0xFFFF), ((GPIOD_INTANY = (GPIOD_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_INTANY  ----------------------------------
// SVD Line: 9925

//  <rtree> SFDITEM_REG__GPIOD_INTANY
//    <name> INTANY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C28) Edge Trigger Interrupt Register </i>
//    <loc> ( (unsigned int)((GPIOD_INTANY >> 0) & 0xFFFFFFFF), ((GPIOD_INTANY = (GPIOD_INTANY & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_INTANY_PxIANY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_ODSET  -------------------------------
// SVD Line: 10024

unsigned int GPIOD_ODSET __AT (0x40021C2C);



// -----------------------------  Field Item: GPIOD_ODSET_PxODSET  --------------------------------
// SVD Line: 10033

//  <item> SFDITEM_FIELD__GPIOD_ODSET_PxODSET
//    <name> PxODSET </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40021C2C) Px Output Setting bit </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_ODSET >> 0) & 0x0), ((GPIOD_ODSET = (GPIOD_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_ODSET  ----------------------------------
// SVD Line: 10024

//  <rtree> SFDITEM_REG__GPIOD_ODSET
//    <name> ODSET </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021C2C) Output Setting Register </i>
//    <loc> ( (unsigned int)((GPIOD_ODSET >> 0) & 0xFFFFFFFF), ((GPIOD_ODSET = (GPIOD_ODSET & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_ODSET_PxODSET </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_ODCLR  -------------------------------
// SVD Line: 10124

unsigned int GPIOD_ODCLR __AT (0x40021C30);



// -----------------------------  Field Item: GPIOD_ODCLR_PxODCLR  --------------------------------
// SVD Line: 10133

//  <item> SFDITEM_FIELD__GPIOD_ODCLR_PxODCLR
//    <name> PxODCLR </name>
//    <w> 
//    <i> [Bits 15..0] WO (@ 0x40021C30) Px ODCLR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_ODCLR >> 0) & 0x0), ((GPIOD_ODCLR = (GPIOD_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_ODCLR  ----------------------------------
// SVD Line: 10124

//  <rtree> SFDITEM_REG__GPIOD_ODCLR
//    <name> ODCLR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40021C30) Output Clear Register </i>
//    <loc> ( (unsigned int)((GPIOD_ODCLR >> 0) & 0xFFFFFFFF), ((GPIOD_ODCLR = (GPIOD_ODCLR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_ODCLR_PxODCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_INDBEN  ------------------------------
// SVD Line: 10224

unsigned int GPIOD_INDBEN __AT (0x40021C34);



// -----------------------------  Field Item: GPIOD_INDBEN_PxDIDB  --------------------------------
// SVD Line: 10232

//  <item> SFDITEM_FIELD__GPIOD_INDBEN_PxDIDB
//    <name> PxDIDB </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C34) Px DIDB </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_INDBEN >> 0) & 0xFFFF), ((GPIOD_INDBEN = (GPIOD_INDBEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOD_INDBEN_SYNC_EN  --------------------------------
// SVD Line: 10321

//  <item> SFDITEM_FIELD__GPIOD_INDBEN_SYNC_EN
//    <name> SYNC_EN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40021C34) enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_INDBEN ) </loc>
//      <o.31..31> SYNC_EN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_INDBEN  ----------------------------------
// SVD Line: 10224

//  <rtree> SFDITEM_REG__GPIOD_INDBEN
//    <name> INDBEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C34) Input Debounce and synchronous Enable Register </i>
//    <loc> ( (unsigned int)((GPIOD_INDBEN >> 0) & 0xFFFFFFFF), ((GPIOD_INDBEN = (GPIOD_INDBEN & ~(0x8000FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x8000FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_INDBEN_PxDIDB </item>
//    <item> SFDITEM_FIELD__GPIOD_INDBEN_SYNC_EN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIOD_DBCLKCR  ------------------------------
// SVD Line: 10330

unsigned int GPIOD_DBCLKCR __AT (0x40021C38);



// ---------------------------  Field Item: GPIOD_DBCLKCR_DBCLK_DIV  ------------------------------
// SVD Line: 10338

//  <item> SFDITEM_FIELD__GPIOD_DBCLKCR_DBCLK_DIV
//    <name> DBCLK_DIV </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021C38) \nDebounce CLK\n0 : 1 = Sample clock HCLK divide 1\n1 : 2 = Sample clock HCLK divide 2\n2 : 4 = Sample clock HCLK divide 4\n3 : 8 = Sample clock HCLK divide 8\n4 : 16 = Sample clock HCLK divide 16\n5 : 32 = Sample clock HCLK divide 32\n6 : 64 = Sample clock HCLK divide 64\n7 : 128 = Sample clock HCLK divide 128\n8 : 256 = Sample clock HCLK divide 256\n9 : 512 = Sample clock HCLK divide 512\n10 : 1024 = Sample clock HCLK divide 1024\n11 : 2048 = Sample clock HCLK divide 2048\n12 : 4096 = Sample clock HCLK divide 4096\n13 : 8192 = Sample clock HCLK divide 8192\n14 : 16384 = Sample clock HCLK divide 16384\n15 : 32768 = Sample clock HCLK divide 32768 </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIOD_DBCLKCR ) </loc>
//      <o.3..0> DBCLK_DIV
//        <0=> 0: 1 = Sample clock HCLK divide 1
//        <1=> 1: 2 = Sample clock HCLK divide 2
//        <2=> 2: 4 = Sample clock HCLK divide 4
//        <3=> 3: 8 = Sample clock HCLK divide 8
//        <4=> 4: 16 = Sample clock HCLK divide 16
//        <5=> 5: 32 = Sample clock HCLK divide 32
//        <6=> 6: 64 = Sample clock HCLK divide 64
//        <7=> 7: 128 = Sample clock HCLK divide 128
//        <8=> 8: 256 = Sample clock HCLK divide 256
//        <9=> 9: 512 = Sample clock HCLK divide 512
//        <10=> 10: 1024 = Sample clock HCLK divide 1024
//        <11=> 11: 2048 = Sample clock HCLK divide 2048
//        <12=> 12: 4096 = Sample clock HCLK divide 4096
//        <13=> 13: 8192 = Sample clock HCLK divide 8192
//        <14=> 14: 16384 = Sample clock HCLK divide 16384
//        <15=> 15: 32768 = Sample clock HCLK divide 32768
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: GPIOD_DBCLKCR_DBCLKEN  -------------------------------
// SVD Line: 10427

//  <item> SFDITEM_FIELD__GPIOD_DBCLKCR_DBCLKEN
//    <name> DBCLKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40021C38) DB clock enable </i>
//    <check> 
//      <loc> ( (unsigned int) GPIOD_DBCLKCR ) </loc>
//      <o.4..4> DBCLKEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_DBCLKCR  ---------------------------------
// SVD Line: 10330

//  <rtree> SFDITEM_REG__GPIOD_DBCLKCR
//    <name> DBCLKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C38) Input Debounce clock Config register </i>
//    <loc> ( (unsigned int)((GPIOD_DBCLKCR >> 0) & 0xFFFFFFFF), ((GPIOD_DBCLKCR = (GPIOD_DBCLKCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_DBCLKCR_DBCLK_DIV </item>
//    <item> SFDITEM_FIELD__GPIOD_DBCLKCR_DBCLKEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_PUPDR  -------------------------------
// SVD Line: 10436

unsigned int GPIOD_PUPDR __AT (0x40021C3C);



// ----------------------------  Field Item: GPIOD_PUPDR_PxPUPD15  --------------------------------
// SVD Line: 10444

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD15
//    <name> PxPUPD15 </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 30) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOD_PUPDR_PxPUPD14  --------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD14
//    <name> PxPUPD14 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 28) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOD_PUPDR_PxPUPD13  --------------------------------
// SVD Line: 10458

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD13
//    <name> PxPUPD13 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 26) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOD_PUPDR_PxPUPD12  --------------------------------
// SVD Line: 10465

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD12
//    <name> PxPUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 24) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOD_PUPDR_PxPUPD11  --------------------------------
// SVD Line: 10472

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD11
//    <name> PxPUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 22) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIOD_PUPDR_PxPUPD10  --------------------------------
// SVD Line: 10479

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD10
//    <name> PxPUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 20) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD9  --------------------------------
// SVD Line: 10486

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD9
//    <name> PxPUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 18) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD8  --------------------------------
// SVD Line: 10493

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD8
//    <name> PxPUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 16) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD7  --------------------------------
// SVD Line: 10500

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD7
//    <name> PxPUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 14) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD6  --------------------------------
// SVD Line: 10507

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD6
//    <name> PxPUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 12) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD5  --------------------------------
// SVD Line: 10514

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD5
//    <name> PxPUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 10) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD4  --------------------------------
// SVD Line: 10521

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD4
//    <name> PxPUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 8) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD3  --------------------------------
// SVD Line: 10528

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD3
//    <name> PxPUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 6) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD2  --------------------------------
// SVD Line: 10535

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD2
//    <name> PxPUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 4) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD1  --------------------------------
// SVD Line: 10542

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD1
//    <name> PxPUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40021C3C) Px PullUP PullDown </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_PUPDR >> 2) & 0x3), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_PUPDR_PxPUPD0  --------------------------------
// SVD Line: 10549

//  <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD0
//    <name> PxPUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40021C3C) \nPx PullUP PullDown\n0 : NO = No pull-up, pull-down\n1 : PU = Pull-up\n2 : PD = pull-down\n3 : RESVD = Reserved </i>
//    <combo> 
//      <loc> ( (unsigned int) GPIOD_PUPDR ) </loc>
//      <o.1..0> PxPUPD0
//        <0=> 0: NO = No pull-up, pull-down
//        <1=> 1: PU = Pull-up
//        <2=> 2: PD = pull-down
//        <3=> 3: RESVD = Reserved
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_PUPDR  ----------------------------------
// SVD Line: 10436

//  <rtree> SFDITEM_REG__GPIOD_PUPDR
//    <name> PUPDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C3C) PullUp and PullDown Register </i>
//    <loc> ( (unsigned int)((GPIOD_PUPDR >> 0) & 0xFFFFFFFF), ((GPIOD_PUPDR = (GPIOD_PUPDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD15 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD14 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD13 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD12 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD11 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD10 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD9 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD8 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD7 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD6 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD5 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD4 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD3 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD2 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD1 </item>
//    <item> SFDITEM_FIELD__GPIOD_PUPDR_PxPUPD0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_SLEWCR  ------------------------------
// SVD Line: 10580

unsigned int GPIOD_SLEWCR __AT (0x40021C40);



// ------------------------------  Field Item: GPIOD_SLEWCR_PxSR  ---------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__GPIOD_SLEWCR_PxSR
//    <name> PxSR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C40) Px SR </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_SLEWCR >> 0) & 0xFFFF), ((GPIOD_SLEWCR = (GPIOD_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIOD_SLEWCR  ----------------------------------
// SVD Line: 10580

//  <rtree> SFDITEM_REG__GPIOD_SLEWCR
//    <name> SLEWCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C40) Voltage Convertion Speed Control </i>
//    <loc> ( (unsigned int)((GPIOD_SLEWCR >> 0) & 0xFFFFFFFF), ((GPIOD_SLEWCR = (GPIOD_SLEWCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_SLEWCR_PxSR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIOD_DRVCR  -------------------------------
// SVD Line: 10679

unsigned int GPIOD_DRVCR __AT (0x40021C44);



// ------------------------------  Field Item: GPIOD_DRVCR_PxDRV  ---------------------------------
// SVD Line: 10687

//  <item> SFDITEM_FIELD__GPIOD_DRVCR_PxDRV
//    <name> PxDRV </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40021C44) Px DRV </i>
//    <edit> 
//      <loc> ( (unsigned short)((GPIOD_DRVCR >> 0) & 0xFFFF), ((GPIOD_DRVCR = (GPIOD_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_DRVCR  ----------------------------------
// SVD Line: 10679

//  <rtree> SFDITEM_REG__GPIOD_DRVCR
//    <name> DRVCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C44) Driver Strength Config </i>
//    <loc> ( (unsigned int)((GPIOD_DRVCR >> 0) & 0xFFFFFFFF), ((GPIOD_DRVCR = (GPIOD_DRVCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_DRVCR_PxDRV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_AFRL  -------------------------------
// SVD Line: 10778

unsigned int GPIOD_AFRL __AT (0x40021C48);



// ------------------------------  Field Item: GPIOD_AFRL_PxAFR7  ---------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR7
//    <name> PxAFR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021C48) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 28) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_PxAFR6  ---------------------------------
// SVD Line: 10793

//  <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR6
//    <name> PxAFR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021C48) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 24) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_PxAFR5  ---------------------------------
// SVD Line: 10800

//  <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR5
//    <name> PxAFR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021C48) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 20) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_PxAFR4  ---------------------------------
// SVD Line: 10807

//  <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR4
//    <name> PxAFR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021C48) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 16) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_PxAFR3  ---------------------------------
// SVD Line: 10814

//  <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR3
//    <name> PxAFR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021C48) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 12) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_PxAFR2  ---------------------------------
// SVD Line: 10821

//  <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR2
//    <name> PxAFR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021C48) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 8) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_PxAFR1  ---------------------------------
// SVD Line: 10828

//  <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR1
//    <name> PxAFR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021C48) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 4) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRL_PxAFR0  ---------------------------------
// SVD Line: 10835

//  <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR0
//    <name> PxAFR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021C48) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRL >> 0) & 0xF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_AFRL  -----------------------------------
// SVD Line: 10778

//  <rtree> SFDITEM_REG__GPIOD_AFRL
//    <name> AFRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C48) Alternate Function Register (0 ~7) </i>
//    <loc> ( (unsigned int)((GPIOD_AFRL >> 0) & 0xFFFFFFFF), ((GPIOD_AFRL = (GPIOD_AFRL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR7 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR6 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR5 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR4 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR3 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR2 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR1 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRL_PxAFR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIOD_AFRH  -------------------------------
// SVD Line: 10844

unsigned int GPIOD_AFRH __AT (0x40021C4C);



// -----------------------------  Field Item: GPIOD_AFRH_PxAFR15  ---------------------------------
// SVD Line: 10852

//  <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR15
//    <name> PxAFR15 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40021C4C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 28) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_AFRH_PxAFR14  ---------------------------------
// SVD Line: 10859

//  <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR14
//    <name> PxAFR14 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40021C4C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 24) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_AFRH_PxAFR13  ---------------------------------
// SVD Line: 10866

//  <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR13
//    <name> PxAFR13 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40021C4C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 20) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_AFRH_PxAFR12  ---------------------------------
// SVD Line: 10873

//  <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR12
//    <name> PxAFR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40021C4C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 16) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_AFRH_PxAFR11  ---------------------------------
// SVD Line: 10880

//  <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR11
//    <name> PxAFR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40021C4C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 12) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: GPIOD_AFRH_PxAFR10  ---------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR10
//    <name> PxAFR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40021C4C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 8) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_PxAFR9  ---------------------------------
// SVD Line: 10894

//  <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR9
//    <name> PxAFR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40021C4C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 4) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: GPIOD_AFRH_PxAFR8  ---------------------------------
// SVD Line: 10901

//  <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR8
//    <name> PxAFR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40021C4C) Px AFR </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIOD_AFRH >> 0) & 0xF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIOD_AFRH  -----------------------------------
// SVD Line: 10844

//  <rtree> SFDITEM_REG__GPIOD_AFRH
//    <name> AFRH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40021C4C) Alternate Function Register (8 ~ 15) </i>
//    <loc> ( (unsigned int)((GPIOD_AFRH >> 0) & 0xFFFFFFFF), ((GPIOD_AFRH = (GPIOD_AFRH & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR15 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR14 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR13 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR12 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR11 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR10 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR9 </item>
//    <item> SFDITEM_FIELD__GPIOD_AFRH_PxAFR8 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIOD  -------------------------------------
// SVD Line: 10939

//  <view> GPIOD
//    <name> GPIOD </name>
//    <item> SFDITEM_REG__GPIOD_DIRCR </item>
//    <item> SFDITEM_REG__GPIOD_OTYPER </item>
//    <item> SFDITEM_REG__GPIOD_ODR </item>
//    <item> SFDITEM_REG__GPIOD_IDR </item>
//    <item> SFDITEM_REG__GPIOD_INTEN </item>
//    <item> SFDITEM_REG__GPIOD_RAWINTSR </item>
//    <item> SFDITEM_REG__GPIOD_MSKINTSR </item>
//    <item> SFDITEM_REG__GPIOD_INTCLR </item>
//    <item> SFDITEM_REG__GPIOD_INTTYPCR </item>
//    <item> SFDITEM_REG__GPIOD_INTPOLCR </item>
//    <item> SFDITEM_REG__GPIOD_INTANY </item>
//    <item> SFDITEM_REG__GPIOD_ODSET </item>
//    <item> SFDITEM_REG__GPIOD_ODCLR </item>
//    <item> SFDITEM_REG__GPIOD_INDBEN </item>
//    <item> SFDITEM_REG__GPIOD_DBCLKCR </item>
//    <item> SFDITEM_REG__GPIOD_PUPDR </item>
//    <item> SFDITEM_REG__GPIOD_SLEWCR </item>
//    <item> SFDITEM_REG__GPIOD_DRVCR </item>
//    <item> SFDITEM_REG__GPIOD_AFRL </item>
//    <item> SFDITEM_REG__GPIOD_AFRH </item>
//  </view>
//  


// -------------------------  Register Item Address: OBYTES_USERCFG0  -----------------------------
// SVD Line: 10959

unsigned int OBYTES_USERCFG0 __AT (0x08000000);



// ---------------------------  Field Item: OBYTES_USERCFG0_ISP_CON  ------------------------------
// SVD Line: 10967

//  <item> SFDITEM_FIELD__OBYTES_USERCFG0_ISP_CON
//    <name> ISP_CON </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x08000000) ISP enable or not </i>
//    <check> 
//      <loc> ( (unsigned int) OBYTES_USERCFG0 ) </loc>
//      <o.0..0> ISP_CON
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: OBYTES_USERCFG0  --------------------------------
// SVD Line: 10959

//  <rtree> SFDITEM_REG__OBYTES_USERCFG0
//    <name> USERCFG0 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x08000000) user configuration </i>
//    <loc> ( (unsigned int)((OBYTES_USERCFG0 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OBYTES_USERCFG0_ISP_CON </item>
//  </rtree>
//  


// -------------------------  Register Item Address: OBYTES_USERCFG1  -----------------------------
// SVD Line: 10976

unsigned int OBYTES_USERCFG1 __AT (0x08000004);



// ----------------------------  Field Item: OBYTES_USERCFG1_SWDP  --------------------------------
// SVD Line: 10984

//  <item> SFDITEM_FIELD__OBYTES_USERCFG1_SWDP
//    <name> SWDP </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x08000004) SWD protection enable or not </i>
//    <check> 
//      <loc> ( (unsigned int) OBYTES_USERCFG1 ) </loc>
//      <o.0..0> SWDP
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: OBYTES_USERCFG1  --------------------------------
// SVD Line: 10976

//  <rtree> SFDITEM_REG__OBYTES_USERCFG1
//    <name> USERCFG1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x08000004) user configuration </i>
//    <loc> ( (unsigned int)((OBYTES_USERCFG1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OBYTES_USERCFG1_SWDP </item>
//  </rtree>
//  


// -------------------------  Register Item Address: OBYTES_USERCFG2  -----------------------------
// SVD Line: 10993

unsigned int OBYTES_USERCFG2 __AT (0x08000008);



// ---------------------------  Field Item: OBYTES_USERCFG2_IWDGCNT  ------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__OBYTES_USERCFG2_IWDGCNT
//    <name> IWDGCNT </name>
//    <r> 
//    <i> [Bits 19..0] RO (@ 0x08000008) IWDG counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((OBYTES_USERCFG2 >> 0) & 0xFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: OBYTES_USERCFG2_IWDGMODE  ------------------------------
// SVD Line: 11008

//  <item> SFDITEM_FIELD__OBYTES_USERCFG2_IWDGMODE
//    <name> IWDGMODE </name>
//    <r> 
//    <i> [Bit 28] RO (@ 0x08000008) IWDG mode, 0: reset, 1: interrupt </i>
//    <check> 
//      <loc> ( (unsigned int) OBYTES_USERCFG2 ) </loc>
//      <o.28..28> IWDGMODE
//    </check>
//  </item>
//  


// -------------------------  Field Item: OBYTES_USERCFG2_IWDGINTMASK  ----------------------------
// SVD Line: 11015

//  <item> SFDITEM_FIELD__OBYTES_USERCFG2_IWDGINTMASK
//    <name> IWDGINTMASK </name>
//    <r> 
//    <i> [Bit 29] RO (@ 0x08000008) IWDG interrupt mask enable or not </i>
//    <check> 
//      <loc> ( (unsigned int) OBYTES_USERCFG2 ) </loc>
//      <o.29..29> IWDGINTMASK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: OBYTES_USERCFG2_IWDGON  -------------------------------
// SVD Line: 11022

//  <item> SFDITEM_FIELD__OBYTES_USERCFG2_IWDGON
//    <name> IWDGON </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x08000008) IWDG auto-enable or not </i>
//    <check> 
//      <loc> ( (unsigned int) OBYTES_USERCFG2 ) </loc>
//      <o.31..31> IWDGON
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: OBYTES_USERCFG2  --------------------------------
// SVD Line: 10993

//  <rtree> SFDITEM_REG__OBYTES_USERCFG2
//    <name> USERCFG2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x08000008) user configuration </i>
//    <loc> ( (unsigned int)((OBYTES_USERCFG2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__OBYTES_USERCFG2_IWDGCNT </item>
//    <item> SFDITEM_FIELD__OBYTES_USERCFG2_IWDGMODE </item>
//    <item> SFDITEM_FIELD__OBYTES_USERCFG2_IWDGINTMASK </item>
//    <item> SFDITEM_FIELD__OBYTES_USERCFG2_IWDGON </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: OBYTES  ------------------------------------
// SVD Line: 10948

//  <view> OBYTES
//    <name> OBYTES </name>
//    <item> SFDITEM_REG__OBYTES_USERCFG0 </item>
//    <item> SFDITEM_REG__OBYTES_USERCFG1 </item>
//    <item> SFDITEM_REG__OBYTES_USERCFG2 </item>
//  </view>
//  


// -------------------------  Register Item Address: SYSCFG_WORD0380  -----------------------------
// SVD Line: 11044

unsigned int SYSCFG_WORD0380 __AT (0x18000000);



// --------------------------  Field Item: SYSCFG_WORD0380_FULLSIZE  ------------------------------
// SVD Line: 11052

//  <item> SFDITEM_FIELD__SYSCFG_WORD0380_FULLSIZE
//    <name> FULLSIZE </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x18000000) \n0:32KB, 1: 64KB\n0 : 32KB = eFlash 32KBytes\n1 : 64KB = eFlash 64KBytes </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCFG_WORD0380 ) </loc>
//      <o.0..0> FULLSIZE
//        <0=> 0: 32KB = eFlash 32KBytes
//        <1=> 1: 64KB = eFlash 64KBytes
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD0380  --------------------------------
// SVD Line: 11044

//  <rtree> SFDITEM_REG__SYSCFG_WORD0380
//    <name> WORD0380 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x18000000) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD0380 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD0380_FULLSIZE </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03A0  -----------------------------
// SVD Line: 11073

unsigned int SYSCFG_WORD03A0 __AT (0x18000080);



// --------------------------  Field Item: SYSCFG_WORD03A0_CP3_MARK  ------------------------------
// SVD Line: 11081

//  <item> SFDITEM_FIELD__SYSCFG_WORD03A0_CP3_MARK
//    <name> CP3_MARK </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x18000080) CP3 mark, it should be 0x55AA6699 or 0x55AA0000 </i>
//    <edit> 
//      <loc> ( (unsigned int)((SYSCFG_WORD03A0 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03A0  --------------------------------
// SVD Line: 11073

//  <rtree> SFDITEM_REG__SYSCFG_WORD03A0
//    <name> WORD03A0 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x18000080) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03A0 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03A0_CP3_MARK </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03A1  -----------------------------
// SVD Line: 11090

unsigned int SYSCFG_WORD03A1 __AT (0x18000084);



// ---------------------------  Field Item: SYSCFG_WORD03A1_FT_MARK  ------------------------------
// SVD Line: 11098

//  <item> SFDITEM_FIELD__SYSCFG_WORD03A1_FT_MARK
//    <name> FT_MARK </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x18000084) FT mark, it should be 0x5A5A6969 </i>
//    <edit> 
//      <loc> ( (unsigned int)((SYSCFG_WORD03A1 >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03A1  --------------------------------
// SVD Line: 11090

//  <rtree> SFDITEM_REG__SYSCFG_WORD03A1
//    <name> WORD03A1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x18000084) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03A1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03A1_FT_MARK </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03A6  -----------------------------
// SVD Line: 11107

unsigned int SYSCFG_WORD03A6 __AT (0x18000098);



// --------------------------  Field Item: SYSCFG_WORD03A6_VCAP_3_3  ------------------------------
// SVD Line: 11115

//  <item> SFDITEM_FIELD__SYSCFG_WORD03A6_VCAP_3_3
//    <name> VCAP_3_3 </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x18000098) Vcap of VDD 3.3V </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03A6 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: SYSCFG_WORD03A6_VCAP_5_55  -----------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__SYSCFG_WORD03A6_VCAP_5_55
//    <name> VCAP_5_55 </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x18000098) Vcap of VDD 5.55V </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03A6 >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03A6  --------------------------------
// SVD Line: 11107

//  <rtree> SFDITEM_REG__SYSCFG_WORD03A6
//    <name> WORD03A6 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x18000098) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03A6 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03A6_VCAP_3_3 </item>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03A6_VCAP_5_55 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03A8  -----------------------------
// SVD Line: 11131

unsigned int SYSCFG_WORD03A8 __AT (0x180000A0);



// -----------------------  Field Item: SYSCFG_WORD03A8_HIRCTRIM24M_PKG  --------------------------
// SVD Line: 11139

//  <item> SFDITEM_FIELD__SYSCFG_WORD03A8_HIRCTRIM24M_PKG
//    <name> HIRCTRIM24M_PKG </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000A0) HIRC 24MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03A8 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: SYSCFG_WORD03A8_HIRCTRIM22M_PKG  --------------------------
// SVD Line: 11146

//  <item> SFDITEM_FIELD__SYSCFG_WORD03A8_HIRCTRIM22M_PKG
//    <name> HIRCTRIM22M_PKG </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x180000A0) HIRC 22.12MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03A8 >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03A8  --------------------------------
// SVD Line: 11131

//  <rtree> SFDITEM_REG__SYSCFG_WORD03A8
//    <name> WORD03A8 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000A0) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03A8 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03A8_HIRCTRIM24M_PKG </item>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03A8_HIRCTRIM22M_PKG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03A9  -----------------------------
// SVD Line: 11155

unsigned int SYSCFG_WORD03A9 __AT (0x180000A4);



// -------------------------  Field Item: SYSCFG_WORD03A9_HIRC16M_PKG  ----------------------------
// SVD Line: 11163

//  <item> SFDITEM_FIELD__SYSCFG_WORD03A9_HIRC16M_PKG
//    <name> HIRC16M_PKG </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000A4) HIRC 16MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03A9 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: SYSCFG_WORD03A9_HIRCTRIM8M_PKG  ---------------------------
// SVD Line: 11170

//  <item> SFDITEM_FIELD__SYSCFG_WORD03A9_HIRCTRIM8M_PKG
//    <name> HIRCTRIM8M_PKG </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x180000A4) HIRC 8MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03A9 >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03A9  --------------------------------
// SVD Line: 11155

//  <rtree> SFDITEM_REG__SYSCFG_WORD03A9
//    <name> WORD03A9 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000A4) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03A9 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03A9_HIRC16M_PKG </item>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03A9_HIRCTRIM8M_PKG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03AA  -----------------------------
// SVD Line: 11179

unsigned int SYSCFG_WORD03AA __AT (0x180000A8);



// -----------------------  Field Item: SYSCFG_WORD03AA_HIRCTRIM4M_PKG  ---------------------------
// SVD Line: 11187

//  <item> SFDITEM_FIELD__SYSCFG_WORD03AA_HIRCTRIM4M_PKG
//    <name> HIRCTRIM4M_PKG </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000A8) HIRC 4MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03AA >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03AA  --------------------------------
// SVD Line: 11179

//  <rtree> SFDITEM_REG__SYSCFG_WORD03AA
//    <name> WORD03AA </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000A8) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03AA >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03AA_HIRCTRIM4M_PKG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03AC  -----------------------------
// SVD Line: 11196

unsigned int SYSCFG_WORD03AC __AT (0x180000B0);



// -----------------------  Field Item: SYSCFG_WORD03AC_SIRCTRIM32K_PKG  --------------------------
// SVD Line: 11204

//  <item> SFDITEM_FIELD__SYSCFG_WORD03AC_SIRCTRIM32K_PKG
//    <name> SIRCTRIM32K_PKG </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000B0) SIRC 32KHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03AC >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03AC  --------------------------------
// SVD Line: 11196

//  <rtree> SFDITEM_REG__SYSCFG_WORD03AC
//    <name> WORD03AC </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000B0) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03AC >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03AC_SIRCTRIM32K_PKG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03AD  -----------------------------
// SVD Line: 11213

unsigned int SYSCFG_WORD03AD __AT (0x180000B4);



// -----------------------  Field Item: SYSCFG_WORD03AD_SIRCTRIM38K_PKG  --------------------------
// SVD Line: 11221

//  <item> SFDITEM_FIELD__SYSCFG_WORD03AD_SIRCTRIM38K_PKG
//    <name> SIRCTRIM38K_PKG </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000B4) SIRC 38KHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03AD >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03AD  --------------------------------
// SVD Line: 11213

//  <rtree> SFDITEM_REG__SYSCFG_WORD03AD
//    <name> WORD03AD </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000B4) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03AD >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03AD_SIRCTRIM38K_PKG </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03B0  -----------------------------
// SVD Line: 11230

unsigned int SYSCFG_WORD03B0 __AT (0x180000C0);



// -----------------------  Field Item: SYSCFG_WORD03B0_HIRCTRIM24M_KGD  --------------------------
// SVD Line: 11238

//  <item> SFDITEM_FIELD__SYSCFG_WORD03B0_HIRCTRIM24M_KGD
//    <name> HIRCTRIM24M_KGD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000C0) HIRC 24MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03B0 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: SYSCFG_WORD03B0_HIRCTRIM22M_KGD  --------------------------
// SVD Line: 11245

//  <item> SFDITEM_FIELD__SYSCFG_WORD03B0_HIRCTRIM22M_KGD
//    <name> HIRCTRIM22M_KGD </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x180000C0) HIRC 22.12MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03B0 >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03B0  --------------------------------
// SVD Line: 11230

//  <rtree> SFDITEM_REG__SYSCFG_WORD03B0
//    <name> WORD03B0 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000C0) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03B0 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03B0_HIRCTRIM24M_KGD </item>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03B0_HIRCTRIM22M_KGD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03B1  -----------------------------
// SVD Line: 11254

unsigned int SYSCFG_WORD03B1 __AT (0x180000C4);



// -----------------------  Field Item: SYSCFG_WORD03B1_HIRCTRIM16M_KGD  --------------------------
// SVD Line: 11262

//  <item> SFDITEM_FIELD__SYSCFG_WORD03B1_HIRCTRIM16M_KGD
//    <name> HIRCTRIM16M_KGD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000C4) HIRC 16MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03B1 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: SYSCFG_WORD03B1_HIRCTRIM8M_KGD  ---------------------------
// SVD Line: 11269

//  <item> SFDITEM_FIELD__SYSCFG_WORD03B1_HIRCTRIM8M_KGD
//    <name> HIRCTRIM8M_KGD </name>
//    <r> 
//    <i> [Bits 31..16] RO (@ 0x180000C4) HIRC 8MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03B1 >> 16) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03B1  --------------------------------
// SVD Line: 11254

//  <rtree> SFDITEM_REG__SYSCFG_WORD03B1
//    <name> WORD03B1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000C4) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03B1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03B1_HIRCTRIM16M_KGD </item>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03B1_HIRCTRIM8M_KGD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03B2  -----------------------------
// SVD Line: 11278

unsigned int SYSCFG_WORD03B2 __AT (0x180000C8);



// -----------------------  Field Item: SYSCFG_WORD03B2_HIRCTRIM4M_KGD  ---------------------------
// SVD Line: 11286

//  <item> SFDITEM_FIELD__SYSCFG_WORD03B2_HIRCTRIM4M_KGD
//    <name> HIRCTRIM4M_KGD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000C8) HIRC 4MHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03B2 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03B2  --------------------------------
// SVD Line: 11278

//  <rtree> SFDITEM_REG__SYSCFG_WORD03B2
//    <name> WORD03B2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000C8) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03B2 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03B2_HIRCTRIM4M_KGD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03B4  -----------------------------
// SVD Line: 11295

unsigned int SYSCFG_WORD03B4 __AT (0x180000D0);



// -----------------------  Field Item: SYSCFG_WORD03B4_SIRCTRIM32K_KGD  --------------------------
// SVD Line: 11303

//  <item> SFDITEM_FIELD__SYSCFG_WORD03B4_SIRCTRIM32K_KGD
//    <name> SIRCTRIM32K_KGD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000D0) SIRC 32KHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03B4 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03B4  --------------------------------
// SVD Line: 11295

//  <rtree> SFDITEM_REG__SYSCFG_WORD03B4
//    <name> WORD03B4 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000D0) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03B4 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03B4_SIRCTRIM32K_KGD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03B5  -----------------------------
// SVD Line: 11312

unsigned int SYSCFG_WORD03B5 __AT (0x180000D4);



// -----------------------  Field Item: SYSCFG_WORD03B5_SIRCTRIM38K_KGD  --------------------------
// SVD Line: 11320

//  <item> SFDITEM_FIELD__SYSCFG_WORD03B5_SIRCTRIM38K_KGD
//    <name> SIRCTRIM38K_KGD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x180000D4) SIRC 38KHz trimming value </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCFG_WORD03B5 >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03B5  --------------------------------
// SVD Line: 11312

//  <rtree> SFDITEM_REG__SYSCFG_WORD03B5
//    <name> WORD03B5 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000D4) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03B5 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03B5_SIRCTRIM38K_KGD </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03BC  -----------------------------
// SVD Line: 11329

unsigned int SYSCFG_WORD03BC __AT (0x180000F0);



// ----------------------------  Field Item: SYSCFG_WORD03BC_UID0  --------------------------------
// SVD Line: 11337

//  <item> SFDITEM_FIELD__SYSCFG_WORD03BC_UID0
//    <name> UID0 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000F0) UID 0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((SYSCFG_WORD03BC >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03BC  --------------------------------
// SVD Line: 11329

//  <rtree> SFDITEM_REG__SYSCFG_WORD03BC
//    <name> WORD03BC </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000F0) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03BC >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03BC_UID0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03BD  -----------------------------
// SVD Line: 11346

unsigned int SYSCFG_WORD03BD __AT (0x180000F4);



// ----------------------------  Field Item: SYSCFG_WORD03BD_UID1  --------------------------------
// SVD Line: 11354

//  <item> SFDITEM_FIELD__SYSCFG_WORD03BD_UID1
//    <name> UID1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000F4) UID 1 </i>
//    <edit> 
//      <loc> ( (unsigned int)((SYSCFG_WORD03BD >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03BD  --------------------------------
// SVD Line: 11346

//  <rtree> SFDITEM_REG__SYSCFG_WORD03BD
//    <name> WORD03BD </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000F4) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03BD >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03BD_UID1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03BE  -----------------------------
// SVD Line: 11363

unsigned int SYSCFG_WORD03BE __AT (0x180000F8);



// ----------------------------  Field Item: SYSCFG_WORD03BE_UID2  --------------------------------
// SVD Line: 11371

//  <item> SFDITEM_FIELD__SYSCFG_WORD03BE_UID2
//    <name> UID2 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000F8) UID 2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((SYSCFG_WORD03BE >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03BE  --------------------------------
// SVD Line: 11363

//  <rtree> SFDITEM_REG__SYSCFG_WORD03BE
//    <name> WORD03BE </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000F8) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03BE >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03BE_UID2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCFG_WORD03BF  -----------------------------
// SVD Line: 11380

unsigned int SYSCFG_WORD03BF __AT (0x180000FC);



// ----------------------------  Field Item: SYSCFG_WORD03BF_UID3  --------------------------------
// SVD Line: 11388

//  <item> SFDITEM_FIELD__SYSCFG_WORD03BF_UID3
//    <name> UID3 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000FC) UID 3 </i>
//    <edit> 
//      <loc> ( (unsigned int)((SYSCFG_WORD03BF >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SYSCFG_WORD03BF  --------------------------------
// SVD Line: 11380

//  <rtree> SFDITEM_REG__SYSCFG_WORD03BF
//    <name> WORD03BF </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x180000FC) system configuration </i>
//    <loc> ( (unsigned int)((SYSCFG_WORD03BF >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SYSCFG_WORD03BF_UID3 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SYSCFG  ------------------------------------
// SVD Line: 11033

//  <view> SYSCFG
//    <name> SYSCFG </name>
//    <item> SFDITEM_REG__SYSCFG_WORD0380 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03A0 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03A1 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03A6 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03A8 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03A9 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03AA </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03AC </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03AD </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03B0 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03B1 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03B2 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03B4 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03B5 </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03BC </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03BD </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03BE </item>
//    <item> SFDITEM_REG__SYSCFG_WORD03BF </item>
//  </view>
//  


// ---------------------------  Register Item Address: SYSCON_CFGR0  ------------------------------
// SVD Line: 11409

unsigned int SYSCON_CFGR0 __AT (0x40001C00);



// ----------------------------  Field Item: SYSCON_CFGR0_LOCKUPEN  -------------------------------
// SVD Line: 11417

//  <item> SFDITEM_FIELD__SYSCON_CFGR0_LOCKUPEN
//    <name> LOCKUPEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001C00) LOCKUP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_CFGR0 ) </loc>
//      <o.0..0> LOCKUPEN
//    </check>
//  </item>
//  


// --------------------------  Field Item: SYSCON_CFGR0_DBGDLSP_DIS  ------------------------------
// SVD Line: 11424

//  <item> SFDITEM_FIELD__SYSCON_CFGR0_DBGDLSP_DIS
//    <name> DBGDLSP_DIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001C00) Allow Debug Enter DeepSleep Mode </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_CFGR0 ) </loc>
//      <o.1..1> DBGDLSP_DIS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCON_CFGR0_KEY  ----------------------------------
// SVD Line: 11431

//  <item> SFDITEM_FIELD__SYSCON_CFGR0_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001C00) KEY </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCON_CFGR0 >> 16) & 0x0), ((SYSCON_CFGR0 = (SYSCON_CFGR0 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SYSCON_CFGR0  ----------------------------------
// SVD Line: 11409

//  <rtree> SFDITEM_REG__SYSCON_CFGR0
//    <name> CFGR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C00) System Control setting regist 0 </i>
//    <loc> ( (unsigned int)((SYSCON_CFGR0 >> 0) & 0xFFFFFFFF), ((SYSCON_CFGR0 = (SYSCON_CFGR0 & ~(0xFFFF0003UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0003) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_CFGR0_LOCKUPEN </item>
//    <item> SFDITEM_FIELD__SYSCON_CFGR0_DBGDLSP_DIS </item>
//    <item> SFDITEM_FIELD__SYSCON_CFGR0_KEY </item>
//  </rtree>
//  


// -------------------------  Register Item Address: SYSCON_PORTINTCR  ----------------------------
// SVD Line: 11440

unsigned int SYSCON_PORTINTCR __AT (0x40001C04);



// -------------------------  Field Item: SYSCON_PORTINTCR_PADINTSEL  -----------------------------
// SVD Line: 11448

//  <item> SFDITEM_FIELD__SYSCON_PORTINTCR_PADINTSEL
//    <name> PADINTSEL </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001C04) Endpoint Interrupt Mode Select </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_PORTINTCR ) </loc>
//      <o.0..0> PADINTSEL
//    </check>
//  </item>
//  


// -------------------------  Field Item: SYSCON_PORTINTCR_PADDLSPCON  ----------------------------
// SVD Line: 11455

//  <item> SFDITEM_FIELD__SYSCON_PORTINTCR_PADDLSPCON
//    <name> PADDLSPCON </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001C04) PADDLSP </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_PORTINTCR ) </loc>
//      <o.1..1> PADDLSPCON
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SYSCON_PORTINTCR_KEY  --------------------------------
// SVD Line: 11462

//  <item> SFDITEM_FIELD__SYSCON_PORTINTCR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001C04) KEY </i>
//    <edit> 
//      <loc> ( (unsigned short)((SYSCON_PORTINTCR >> 16) & 0x0), ((SYSCON_PORTINTCR = (SYSCON_PORTINTCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: SYSCON_PORTINTCR  --------------------------------
// SVD Line: 11440

//  <rtree> SFDITEM_REG__SYSCON_PORTINTCR
//    <name> PORTINTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C04) Port interrupt mode setting </i>
//    <loc> ( (unsigned int)((SYSCON_PORTINTCR >> 0) & 0xFFFFFFFF), ((SYSCON_PORTINTCR = (SYSCON_PORTINTCR & ~(0xFFFF0003UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0003) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_PORTINTCR_PADINTSEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PORTINTCR_PADDLSPCON </item>
//    <item> SFDITEM_FIELD__SYSCON_PORTINTCR_KEY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_PORTCR  ------------------------------
// SVD Line: 11471

unsigned int SYSCON_PORTCR __AT (0x40001C08);



// --------------------------  Field Item: SYSCON_PORTCR_SPISSN_SEL  ------------------------------
// SVD Line: 11479

//  <item> SFDITEM_FIELD__SYSCON_PORTCR_SPISSN_SEL
//    <name> SPISSN_SEL </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001C08) SPI0 SSN source select </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PORTCR >> 0) & 0xF), ((SYSCON_PORTCR = (SYSCON_PORTCR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: SYSCON_PORTCR_TIM10_GATE_SEL  ----------------------------
// SVD Line: 11486

//  <item> SFDITEM_FIELD__SYSCON_PORTCR_TIM10_GATE_SEL
//    <name> TIM10_GATE_SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001C08) TIMER10 GATE </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PORTCR >> 4) & 0x3), ((SYSCON_PORTCR = (SYSCON_PORTCR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: SYSCON_PORTCR_TIM11_GATE_SEL  ----------------------------
// SVD Line: 11493

//  <item> SFDITEM_FIELD__SYSCON_PORTCR_TIM11_GATE_SEL
//    <name> TIM11_GATE_SEL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001C08) TIMER11 GATE </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PORTCR >> 6) & 0x3), ((SYSCON_PORTCR = (SYSCON_PORTCR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: SYSCON_PORTCR_LPTIM_GATE_SEL  ----------------------------
// SVD Line: 11500

//  <item> SFDITEM_FIELD__SYSCON_PORTCR_LPTIM_GATE_SEL
//    <name> LPTIM_GATE_SEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001C08) LPTIM GATE </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PORTCR >> 8) & 0x3), ((SYSCON_PORTCR = (SYSCON_PORTCR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: SYSCON_PORTCR_SPI1SSN_SEL  -----------------------------
// SVD Line: 11507

//  <item> SFDITEM_FIELD__SYSCON_PORTCR_SPI1SSN_SEL
//    <name> SPI1SSN_SEL </name>
//    <rw> 
//    <i> [Bits 13..10] RW (@ 0x40001C08) SPI1 Slave SSN source select </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PORTCR >> 10) & 0xF), ((SYSCON_PORTCR = (SYSCON_PORTCR & ~(0xFUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SYSCON_PORTCR  ---------------------------------
// SVD Line: 11471

//  <rtree> SFDITEM_REG__SYSCON_PORTCR
//    <name> PORTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C08) PORT control register </i>
//    <loc> ( (unsigned int)((SYSCON_PORTCR >> 0) & 0xFFFFFFFF), ((SYSCON_PORTCR = (SYSCON_PORTCR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_PORTCR_SPISSN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PORTCR_TIM10_GATE_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PORTCR_TIM11_GATE_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PORTCR_LPTIM_GATE_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PORTCR_SPI1SSN_SEL </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SYSCON_PCACR  ------------------------------
// SVD Line: 11516

unsigned int SYSCON_PCACR __AT (0x40001C0C);



// --------------------------  Field Item: SYSCON_PCACR_PCA_CAP0_SEL  -----------------------------
// SVD Line: 11524

//  <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP0_SEL
//    <name> PCA_CAP0_SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001C0C) PCA Channel </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PCACR >> 0) & 0x3), ((SYSCON_PCACR = (SYSCON_PCACR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: SYSCON_PCACR_PCA_CAP1_SEL  -----------------------------
// SVD Line: 11531

//  <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP1_SEL
//    <name> PCA_CAP1_SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001C0C) PCA Channel </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PCACR >> 2) & 0x3), ((SYSCON_PCACR = (SYSCON_PCACR & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: SYSCON_PCACR_PCA_CAP2_SEL  -----------------------------
// SVD Line: 11538

//  <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP2_SEL
//    <name> PCA_CAP2_SEL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001C0C) PCA Channel </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PCACR >> 4) & 0x3), ((SYSCON_PCACR = (SYSCON_PCACR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: SYSCON_PCACR_PCA_CAP3_SEL  -----------------------------
// SVD Line: 11545

//  <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP3_SEL
//    <name> PCA_CAP3_SEL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001C0C) PCA Channel </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PCACR >> 6) & 0x3), ((SYSCON_PCACR = (SYSCON_PCACR & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: SYSCON_PCACR_PCA_CAP4_SEL  -----------------------------
// SVD Line: 11552

//  <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP4_SEL
//    <name> PCA_CAP4_SEL </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001C0C) PCA Channel </i>
//    <edit> 
//      <loc> ( (unsigned char)((SYSCON_PCACR >> 8) & 0x3), ((SYSCON_PCACR = (SYSCON_PCACR & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SYSCON_PCACR  ----------------------------------
// SVD Line: 11516

//  <rtree> SFDITEM_REG__SYSCON_PCACR
//    <name> PCACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C0C) PCA Capture channel source select </i>
//    <loc> ( (unsigned int)((SYSCON_PCACR >> 0) & 0xFFFFFFFF), ((SYSCON_PCACR = (SYSCON_PCACR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP0_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP1_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP2_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP3_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_PCACR_PCA_CAP4_SEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_TIM1CR  ------------------------------
// SVD Line: 11561

unsigned int SYSCON_TIM1CR __AT (0x40001C10);



// ------------------------  Field Item: SYSCON_TIM1CR_TIM1XCH1IN_SEL  ----------------------------
// SVD Line: 11569

//  <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCH1IN_SEL
//    <name> TIM1XCH1IN_SEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001C10) \nTIM1x CH1 input Source\n0 : TIMX_CH1 = TIMx CH1\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1CR ) </loc>
//      <o.2..0> TIM1XCH1IN_SEL
//        <0=> 0: TIMX_CH1 = TIMx CH1
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1CR_TIM1XCH2IN_SEL  ----------------------------
// SVD Line: 11603

//  <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCH2IN_SEL
//    <name> TIM1XCH2IN_SEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001C10) \nTIM1x CH2 input Source\n0 : TIMX_CH2 = TIMx CH2\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1CR ) </loc>
//      <o.6..4> TIM1XCH2IN_SEL
//        <0=> 0: TIMX_CH2 = TIMx CH2
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1CR_TIM1XCH3IN_SEL  ----------------------------
// SVD Line: 11637

//  <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCH3IN_SEL
//    <name> TIM1XCH3IN_SEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001C10) \nTIM1x CH3 input Source\n0 : TIMX_CH3 = TIMx CH3\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1CR ) </loc>
//      <o.10..8> TIM1XCH3IN_SEL
//        <0=> 0: TIMX_CH3 = TIMx CH3
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1CR_TIM1XCH4IN_SEL  ----------------------------
// SVD Line: 11671

//  <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCH4IN_SEL
//    <name> TIM1XCH4IN_SEL </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001C10) \nTIM1x CH4 input Source\n0 : TIMX_CH4 = TIMx CH4\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1CR ) </loc>
//      <o.14..12> TIM1XCH4IN_SEL
//        <0=> 0: TIMX_CH4 = TIMx CH4
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------  Field Item: SYSCON_TIM1CR_TIM1XETR_SEL  -----------------------------
// SVD Line: 11705

//  <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XETR_SEL
//    <name> TIM1XETR_SEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001C10) \nTIM1x ETR source select\n0 : DEF = Low level\n1 : PA1 = PA1 pin\n2 : PA2 = PA2 pin\n3 : PA3 = PA3 pin\n4 : PB4 = PB4 pin\n5 : PB5 = PB5 pin\n6 : PA0 = PA0 pin\n7 : PD0 = PD0 pin\n8 : PC5 = PC5 pin\n9 : PC6 = PC6 pin\n10 : PC7 = PC7 pin\n11 : PD1 = PD1 pin\n12 : PA03 = PA3 pin\n13 : PA4 = PA4 pin\n14 : PA5 = PA5 pin\n15 : PA6 = PA6 pin </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1CR ) </loc>
//      <o.19..16> TIM1XETR_SEL
//        <0=> 0: DEF = Low level
//        <1=> 1: PA1 = PA1 pin
//        <2=> 2: PA2 = PA2 pin
//        <3=> 3: PA3 = PA3 pin
//        <4=> 4: PB4 = PB4 pin
//        <5=> 5: PB5 = PB5 pin
//        <6=> 6: PA0 = PA0 pin
//        <7=> 7: PD0 = PD0 pin
//        <8=> 8: PC5 = PC5 pin
//        <9=> 9: PC6 = PC6 pin
//        <10=> 10: PC7 = PC7 pin
//        <11=> 11: PD1 = PD1 pin
//        <12=> 12: PA03 = PA3 pin
//        <13=> 13: PA4 = PA4 pin
//        <14=> 14: PA5 = PA5 pin
//        <15=> 15: PA6 = PA6 pin
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1CR_TIM1XBRKOUTCFG  ----------------------------
// SVD Line: 11794

//  <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XBRKOUTCFG
//    <name> TIM1XBRKOUTCFG </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001C10) TIM1X BRKOUTCFG </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1CR ) </loc>
//      <o.20..20> TIM1XBRKOUTCFG
//    </check>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1CR_TIM1XDSLPBRKEN  ----------------------------
// SVD Line: 11801

//  <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XDSLPBRKEN
//    <name> TIM1XDSLPBRKEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001C10) TIM1X DSLPBRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1CR ) </loc>
//      <o.21..21> TIM1XDSLPBRKEN
//    </check>
//  </item>
//  


// -----------------------  Field Item: SYSCON_TIM1CR_TIM1XCLKFAILBRKEN  --------------------------
// SVD Line: 11808

//  <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCLKFAILBRKEN
//    <name> TIM1XCLKFAILBRKEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40001C10) TIM1x CLKFAILBRKE </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1CR ) </loc>
//      <o.22..22> TIM1XCLKFAILBRKEN
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SYSCON_TIM1CR  ---------------------------------
// SVD Line: 11561

//  <rtree> SFDITEM_REG__SYSCON_TIM1CR
//    <name> TIM1CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C10) TIM1 Channel Source Select </i>
//    <loc> ( (unsigned int)((SYSCON_TIM1CR >> 0) & 0xFFFFFFFF), ((SYSCON_TIM1CR = (SYSCON_TIM1CR & ~(0x7F7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCH1IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCH2IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCH3IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCH4IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XETR_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XBRKOUTCFG </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XDSLPBRKEN </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1CR_TIM1XCLKFAILBRKEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_TIM1ACR  -----------------------------
// SVD Line: 11817

unsigned int SYSCON_TIM1ACR __AT (0x40001C18);



// ------------------------  Field Item: SYSCON_TIM1ACR_TIM1XCH1IN_SEL  ---------------------------
// SVD Line: 11825

//  <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCH1IN_SEL
//    <name> TIM1XCH1IN_SEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001C18) \nTIMX CH1 input Source\n0 : TIMX_CH1 = TIMx CH1\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1ACR ) </loc>
//      <o.2..0> TIM1XCH1IN_SEL
//        <0=> 0: TIMX_CH1 = TIMx CH1
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1ACR_TIM1XCH2IN_SEL  ---------------------------
// SVD Line: 11859

//  <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCH2IN_SEL
//    <name> TIM1XCH2IN_SEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001C18) \nTIMX CH2 input Source\n0 : TIMX_CH2 = TIMx CH2\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1ACR ) </loc>
//      <o.6..4> TIM1XCH2IN_SEL
//        <0=> 0: TIMX_CH2 = TIMx CH2
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1ACR_TIM1XCH3IN_SEL  ---------------------------
// SVD Line: 11893

//  <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCH3IN_SEL
//    <name> TIM1XCH3IN_SEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001C18) \nTIMX CH3 input Source\n0 : TIMX_CH3 = TIMx CH3\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1ACR ) </loc>
//      <o.10..8> TIM1XCH3IN_SEL
//        <0=> 0: TIMX_CH3 = TIMx CH3
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1ACR_TIM1XCH4IN_SEL  ---------------------------
// SVD Line: 11927

//  <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCH4IN_SEL
//    <name> TIM1XCH4IN_SEL </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001C18) \nTIMX CH4 input Source\n0 : TIMX_CH4 = TIMx CH4\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1ACR ) </loc>
//      <o.14..12> TIM1XCH4IN_SEL
//        <0=> 0: TIMX_CH4 = TIMx CH4
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------  Field Item: SYSCON_TIM1ACR_TIM1XETR_SEL  ----------------------------
// SVD Line: 11961

//  <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XETR_SEL
//    <name> TIM1XETR_SEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001C18) \nTIMX ETR source select\n0 : DEF = Low level\n1 : PA1 = PA1 pin\n2 : PA2 = PA2 pin\n3 : PA3 = PA3 pin\n4 : PB4 = PB4 pin\n5 : PB5 = PB5 pin\n6 : PA0 = PA0 pin\n7 : PD0 = PD0 pin\n8 : PC5 = PC5 pin\n9 : PC6 = PC6 pin\n10 : PC7 = PC7 pin\n11 : PD1 = PD1 pin\n12 : PA03 = PA3 pin\n13 : PA4 = PA4 pin\n14 : PA5 = PA5 pin\n15 : PA6 = PA6 pin </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1ACR ) </loc>
//      <o.19..16> TIM1XETR_SEL
//        <0=> 0: DEF = Low level
//        <1=> 1: PA1 = PA1 pin
//        <2=> 2: PA2 = PA2 pin
//        <3=> 3: PA3 = PA3 pin
//        <4=> 4: PB4 = PB4 pin
//        <5=> 5: PB5 = PB5 pin
//        <6=> 6: PA0 = PA0 pin
//        <7=> 7: PD0 = PD0 pin
//        <8=> 8: PC5 = PC5 pin
//        <9=> 9: PC6 = PC6 pin
//        <10=> 10: PC7 = PC7 pin
//        <11=> 11: PD1 = PD1 pin
//        <12=> 12: PA03 = PA3 pin
//        <13=> 13: PA4 = PA4 pin
//        <14=> 14: PA5 = PA5 pin
//        <15=> 15: PA6 = PA6 pin
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1ACR_TIM1XBRKOUTCFG  ---------------------------
// SVD Line: 12050

//  <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XBRKOUTCFG
//    <name> TIM1XBRKOUTCFG </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001C18) TIM1X BRKOUTCFG </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1ACR ) </loc>
//      <o.20..20> TIM1XBRKOUTCFG
//    </check>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1ACR_TIM1XDSLPBRKEN  ---------------------------
// SVD Line: 12057

//  <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XDSLPBRKEN
//    <name> TIM1XDSLPBRKEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001C18) TIM1X DSLPBRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1ACR ) </loc>
//      <o.21..21> TIM1XDSLPBRKEN
//    </check>
//  </item>
//  


// ----------------------  Field Item: SYSCON_TIM1ACR_TIM1XCLKFAILBRKEN  --------------------------
// SVD Line: 12064

//  <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCLKFAILBRKEN
//    <name> TIM1XCLKFAILBRKEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40001C18) TIM1x CLKFAILBRKE </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1ACR ) </loc>
//      <o.22..22> TIM1XCLKFAILBRKEN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: SYSCON_TIM1ACR  ---------------------------------
// SVD Line: 11817

//  <rtree> SFDITEM_REG__SYSCON_TIM1ACR
//    <name> TIM1ACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C18) TIM1A Channel Source Select </i>
//    <loc> ( (unsigned int)((SYSCON_TIM1ACR >> 0) & 0xFFFFFFFF), ((SYSCON_TIM1ACR = (SYSCON_TIM1ACR & ~(0x7F7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCH1IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCH2IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCH3IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCH4IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XETR_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XBRKOUTCFG </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XDSLPBRKEN </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1ACR_TIM1XCLKFAILBRKEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_TIM1BCR  -----------------------------
// SVD Line: 12073

unsigned int SYSCON_TIM1BCR __AT (0x40001C1C);



// ------------------------  Field Item: SYSCON_TIM1BCR_TIM1XCH1IN_SEL  ---------------------------
// SVD Line: 12081

//  <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCH1IN_SEL
//    <name> TIM1XCH1IN_SEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001C1C) \nTIMX CH1 input Source\n0 : TIMX_CH1 = TIMx CH1\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1BCR ) </loc>
//      <o.2..0> TIM1XCH1IN_SEL
//        <0=> 0: TIMX_CH1 = TIMx CH1
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1BCR_TIM1XCH2IN_SEL  ---------------------------
// SVD Line: 12115

//  <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCH2IN_SEL
//    <name> TIM1XCH2IN_SEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001C1C) \nTIMX CH2 input Source\n0 : TIMX_CH2 = TIMx CH2\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1BCR ) </loc>
//      <o.6..4> TIM1XCH2IN_SEL
//        <0=> 0: TIMX_CH2 = TIMx CH2
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1BCR_TIM1XCH3IN_SEL  ---------------------------
// SVD Line: 12149

//  <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCH3IN_SEL
//    <name> TIM1XCH3IN_SEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001C1C) \nTIMX CH3 input Source\n0 : TIMX_CH3 = TIMx CH3\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1BCR ) </loc>
//      <o.10..8> TIM1XCH3IN_SEL
//        <0=> 0: TIMX_CH3 = TIMx CH3
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1BCR_TIM1XCH4IN_SEL  ---------------------------
// SVD Line: 12183

//  <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCH4IN_SEL
//    <name> TIM1XCH4IN_SEL </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001C1C) \nTIMX CH4 input Source\n0 : TIMX_CH4 = TIMx CH4\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1BCR ) </loc>
//      <o.14..12> TIM1XCH4IN_SEL
//        <0=> 0: TIMX_CH4 = TIMx CH4
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------  Field Item: SYSCON_TIM1BCR_TIM1XETR_SEL  ----------------------------
// SVD Line: 12217

//  <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XETR_SEL
//    <name> TIM1XETR_SEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001C1C) \nTIMX ETR source select\n0 : DEF = Low level\n1 : PA1 = PA1 pin\n2 : PA2 = PA2 pin\n3 : PA3 = PA3 pin\n4 : PB4 = PB4 pin\n5 : PB5 = PB5 pin\n6 : PA0 = PA0 pin\n7 : PD0 = PD0 pin\n8 : PC5 = PC5 pin\n9 : PC6 = PC6 pin\n10 : PC7 = PC7 pin\n11 : PD1 = PD1 pin\n12 : PA03 = PA3 pin\n13 : PA4 = PA4 pin\n14 : PA5 = PA5 pin\n15 : PA6 = PA6 pin </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM1BCR ) </loc>
//      <o.19..16> TIM1XETR_SEL
//        <0=> 0: DEF = Low level
//        <1=> 1: PA1 = PA1 pin
//        <2=> 2: PA2 = PA2 pin
//        <3=> 3: PA3 = PA3 pin
//        <4=> 4: PB4 = PB4 pin
//        <5=> 5: PB5 = PB5 pin
//        <6=> 6: PA0 = PA0 pin
//        <7=> 7: PD0 = PD0 pin
//        <8=> 8: PC5 = PC5 pin
//        <9=> 9: PC6 = PC6 pin
//        <10=> 10: PC7 = PC7 pin
//        <11=> 11: PD1 = PD1 pin
//        <12=> 12: PA03 = PA3 pin
//        <13=> 13: PA4 = PA4 pin
//        <14=> 14: PA5 = PA5 pin
//        <15=> 15: PA6 = PA6 pin
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1BCR_TIM1XBRKOUTCFG  ---------------------------
// SVD Line: 12306

//  <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XBRKOUTCFG
//    <name> TIM1XBRKOUTCFG </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001C1C) TIM1X BRKOUTCFG </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1BCR ) </loc>
//      <o.20..20> TIM1XBRKOUTCFG
//    </check>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM1BCR_TIM1XDSLPBRKEN  ---------------------------
// SVD Line: 12313

//  <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XDSLPBRKEN
//    <name> TIM1XDSLPBRKEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001C1C) TIM1X DSLPBRKEN </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1BCR ) </loc>
//      <o.21..21> TIM1XDSLPBRKEN
//    </check>
//  </item>
//  


// ----------------------  Field Item: SYSCON_TIM1BCR_TIM1XCLKFAILBRKEN  --------------------------
// SVD Line: 12320

//  <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCLKFAILBRKEN
//    <name> TIM1XCLKFAILBRKEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40001C1C) TIM1x CLKFAILBRKE </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_TIM1BCR ) </loc>
//      <o.22..22> TIM1XCLKFAILBRKEN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: SYSCON_TIM1BCR  ---------------------------------
// SVD Line: 12073

//  <rtree> SFDITEM_REG__SYSCON_TIM1BCR
//    <name> TIM1BCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C1C) TIM1B Channel Source Select </i>
//    <loc> ( (unsigned int)((SYSCON_TIM1BCR >> 0) & 0xFFFFFFFF), ((SYSCON_TIM1BCR = (SYSCON_TIM1BCR & ~(0x7F7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCH1IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCH2IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCH3IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCH4IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XETR_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XBRKOUTCFG </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XDSLPBRKEN </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM1BCR_TIM1XCLKFAILBRKEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_TIM2CR  ------------------------------
// SVD Line: 12329

unsigned int SYSCON_TIM2CR __AT (0x40001C14);



// ------------------------  Field Item: SYSCON_TIM2CR_TIM2XCH1IN_SEL  ----------------------------
// SVD Line: 12337

//  <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XCH1IN_SEL
//    <name> TIM2XCH1IN_SEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001C14) \nTIMX CH1 input Source\n0 : TIMX_CH1 = TIMx CH1\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CR ) </loc>
//      <o.2..0> TIM2XCH1IN_SEL
//        <0=> 0: TIMX_CH1 = TIMx CH1
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2CR_TIM2XCH2IN_SEL  ----------------------------
// SVD Line: 12371

//  <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XCH2IN_SEL
//    <name> TIM2XCH2IN_SEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001C14) \nTIMX CH2 input Source\n0 : TIMX_CH2 = TIMx CH2\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CR ) </loc>
//      <o.6..4> TIM2XCH2IN_SEL
//        <0=> 0: TIMX_CH2 = TIMx CH2
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2CR_TIM2XCH3IN_SEL  ----------------------------
// SVD Line: 12405

//  <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XCH3IN_SEL
//    <name> TIM2XCH3IN_SEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001C14) \nTIMX CH3 input Source\n0 : TIMX_CH3 = TIMx CH3\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CR ) </loc>
//      <o.10..8> TIM2XCH3IN_SEL
//        <0=> 0: TIMX_CH3 = TIMx CH3
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2CR_TIM2XCH4IN_SEL  ----------------------------
// SVD Line: 12439

//  <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XCH4IN_SEL
//    <name> TIM2XCH4IN_SEL </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001C14) \nTIMX CH4 input Source\n0 : TIMX_CH4 = TIMx CH4\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CR ) </loc>
//      <o.14..12> TIM2XCH4IN_SEL
//        <0=> 0: TIMX_CH4 = TIMx CH4
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------  Field Item: SYSCON_TIM2CR_TIM2XETR_SEL  -----------------------------
// SVD Line: 12473

//  <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XETR_SEL
//    <name> TIM2XETR_SEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001C14) \nTIM2X ETR Source Select\n0 : DEF = Low level\n1 : PA1 = PA1 pin\n2 : PA2 = PA2 pin\n3 : PA3 = PA3 pin\n4 : PB4 = PB4 pin\n5 : PB5 = PB5 pin\n6 : PA0 = PA0 pin\n7 : PD0 = PD0 pin\n8 : PC5 = PC5 pin\n9 : PC6 = PC6 pin\n10 : PC7 = PC7 pin\n11 : PD1 = PD1 pin\n12 : PA03 = PA3 pin\n13 : PA4 = PA4 pin\n14 : PA5 = PA5 pin\n15 : PA6 = PA6 pin </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CR ) </loc>
//      <o.19..16> TIM2XETR_SEL
//        <0=> 0: DEF = Low level
//        <1=> 1: PA1 = PA1 pin
//        <2=> 2: PA2 = PA2 pin
//        <3=> 3: PA3 = PA3 pin
//        <4=> 4: PB4 = PB4 pin
//        <5=> 5: PB5 = PB5 pin
//        <6=> 6: PA0 = PA0 pin
//        <7=> 7: PD0 = PD0 pin
//        <8=> 8: PC5 = PC5 pin
//        <9=> 9: PC6 = PC6 pin
//        <10=> 10: PC7 = PC7 pin
//        <11=> 11: PD1 = PD1 pin
//        <12=> 12: PA03 = PA3 pin
//        <13=> 13: PA4 = PA4 pin
//        <14=> 14: PA5 = PA5 pin
//        <15=> 15: PA6 = PA6 pin
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SYSCON_TIM2CR  ---------------------------------
// SVD Line: 12329

//  <rtree> SFDITEM_REG__SYSCON_TIM2CR
//    <name> TIM2CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C14) TIM2 Channel Source Select </i>
//    <loc> ( (unsigned int)((SYSCON_TIM2CR >> 0) & 0xFFFFFFFF), ((SYSCON_TIM2CR = (SYSCON_TIM2CR & ~(0xF7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XCH1IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XCH2IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XCH3IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XCH4IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CR_TIM2XETR_SEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_TIM2ACR  -----------------------------
// SVD Line: 12564

unsigned int SYSCON_TIM2ACR __AT (0x40001C20);



// ------------------------  Field Item: SYSCON_TIM2ACR_TIM2XCH1IN_SEL  ---------------------------
// SVD Line: 12572

//  <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XCH1IN_SEL
//    <name> TIM2XCH1IN_SEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001C20) \nTIMX CH1 input Source\n0 : TIMX_CH1 = TIMx CH1\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2ACR ) </loc>
//      <o.2..0> TIM2XCH1IN_SEL
//        <0=> 0: TIMX_CH1 = TIMx CH1
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2ACR_TIM2XCH2IN_SEL  ---------------------------
// SVD Line: 12606

//  <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XCH2IN_SEL
//    <name> TIM2XCH2IN_SEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001C20) \nTIMX CH2 input Source\n0 : TIMX_CH2 = TIMx CH2\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2ACR ) </loc>
//      <o.6..4> TIM2XCH2IN_SEL
//        <0=> 0: TIMX_CH2 = TIMx CH2
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2ACR_TIM2XCH3IN_SEL  ---------------------------
// SVD Line: 12640

//  <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XCH3IN_SEL
//    <name> TIM2XCH3IN_SEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001C20) \nTIMX CH3 input Source\n0 : TIMX_CH3 = TIMx CH3\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2ACR ) </loc>
//      <o.10..8> TIM2XCH3IN_SEL
//        <0=> 0: TIMX_CH3 = TIMx CH3
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2ACR_TIM2XCH4IN_SEL  ---------------------------
// SVD Line: 12674

//  <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XCH4IN_SEL
//    <name> TIM2XCH4IN_SEL </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001C20) \nTIMX CH4 input Source\n0 : TIMX_CH4 = TIMx CH4\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2ACR ) </loc>
//      <o.14..12> TIM2XCH4IN_SEL
//        <0=> 0: TIMX_CH4 = TIMx CH4
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------  Field Item: SYSCON_TIM2ACR_TIM2XETR_SEL  ----------------------------
// SVD Line: 12708

//  <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XETR_SEL
//    <name> TIM2XETR_SEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001C20) \nTIM2X ETR Source Select\n0 : DEF = Low level\n1 : PA1 = PA1 pin\n2 : PA2 = PA2 pin\n3 : PA3 = PA3 pin\n4 : PB4 = PB4 pin\n5 : PB5 = PB5 pin\n6 : PA0 = PA0 pin\n7 : PD0 = PD0 pin\n8 : PC5 = PC5 pin\n9 : PC6 = PC6 pin\n10 : PC7 = PC7 pin\n11 : PD1 = PD1 pin\n12 : PA03 = PA3 pin\n13 : PA4 = PA4 pin\n14 : PA5 = PA5 pin\n15 : PA6 = PA6 pin </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2ACR ) </loc>
//      <o.19..16> TIM2XETR_SEL
//        <0=> 0: DEF = Low level
//        <1=> 1: PA1 = PA1 pin
//        <2=> 2: PA2 = PA2 pin
//        <3=> 3: PA3 = PA3 pin
//        <4=> 4: PB4 = PB4 pin
//        <5=> 5: PB5 = PB5 pin
//        <6=> 6: PA0 = PA0 pin
//        <7=> 7: PD0 = PD0 pin
//        <8=> 8: PC5 = PC5 pin
//        <9=> 9: PC6 = PC6 pin
//        <10=> 10: PC7 = PC7 pin
//        <11=> 11: PD1 = PD1 pin
//        <12=> 12: PA03 = PA3 pin
//        <13=> 13: PA4 = PA4 pin
//        <14=> 14: PA5 = PA5 pin
//        <15=> 15: PA6 = PA6 pin
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: SYSCON_TIM2ACR  ---------------------------------
// SVD Line: 12564

//  <rtree> SFDITEM_REG__SYSCON_TIM2ACR
//    <name> TIM2ACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C20) TIM2A Channel Source Select </i>
//    <loc> ( (unsigned int)((SYSCON_TIM2ACR >> 0) & 0xFFFFFFFF), ((SYSCON_TIM2ACR = (SYSCON_TIM2ACR & ~(0xF7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XCH1IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XCH2IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XCH3IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XCH4IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2ACR_TIM2XETR_SEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_TIM2BCR  -----------------------------
// SVD Line: 12799

unsigned int SYSCON_TIM2BCR __AT (0x40001C24);



// ------------------------  Field Item: SYSCON_TIM2BCR_TIM2XCH1IN_SEL  ---------------------------
// SVD Line: 12807

//  <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XCH1IN_SEL
//    <name> TIM2XCH1IN_SEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001C24) \nTIMX CH1 input Source\n0 : TIMX_CH1 = TIMx CH1\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2BCR ) </loc>
//      <o.2..0> TIM2XCH1IN_SEL
//        <0=> 0: TIMX_CH1 = TIMx CH1
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2BCR_TIM2XCH2IN_SEL  ---------------------------
// SVD Line: 12841

//  <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XCH2IN_SEL
//    <name> TIM2XCH2IN_SEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001C24) \nTIMX CH2 input Source\n0 : TIMX_CH2 = TIMx CH2\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2BCR ) </loc>
//      <o.6..4> TIM2XCH2IN_SEL
//        <0=> 0: TIMX_CH2 = TIMx CH2
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2BCR_TIM2XCH3IN_SEL  ---------------------------
// SVD Line: 12875

//  <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XCH3IN_SEL
//    <name> TIM2XCH3IN_SEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001C24) \nTIMX CH3 input Source\n0 : TIMX_CH3 = TIMx CH3\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2BCR ) </loc>
//      <o.10..8> TIM2XCH3IN_SEL
//        <0=> 0: TIMX_CH3 = TIMx CH3
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2BCR_TIM2XCH4IN_SEL  ---------------------------
// SVD Line: 12909

//  <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XCH4IN_SEL
//    <name> TIM2XCH4IN_SEL </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001C24) \nTIMX CH4 input Source\n0 : TIMX_CH4 = TIMx CH4\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2BCR ) </loc>
//      <o.14..12> TIM2XCH4IN_SEL
//        <0=> 0: TIMX_CH4 = TIMx CH4
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------  Field Item: SYSCON_TIM2BCR_TIM2XETR_SEL  ----------------------------
// SVD Line: 12943

//  <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XETR_SEL
//    <name> TIM2XETR_SEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001C24) \nTIM2X ETR Source Select\n0 : DEF = Low level\n1 : PA1 = PA1 pin\n2 : PA2 = PA2 pin\n3 : PA3 = PA3 pin\n4 : PB4 = PB4 pin\n5 : PB5 = PB5 pin\n6 : PA0 = PA0 pin\n7 : PD0 = PD0 pin\n8 : PC5 = PC5 pin\n9 : PC6 = PC6 pin\n10 : PC7 = PC7 pin\n11 : PD1 = PD1 pin\n12 : PA03 = PA3 pin\n13 : PA4 = PA4 pin\n14 : PA5 = PA5 pin\n15 : PA6 = PA6 pin </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2BCR ) </loc>
//      <o.19..16> TIM2XETR_SEL
//        <0=> 0: DEF = Low level
//        <1=> 1: PA1 = PA1 pin
//        <2=> 2: PA2 = PA2 pin
//        <3=> 3: PA3 = PA3 pin
//        <4=> 4: PB4 = PB4 pin
//        <5=> 5: PB5 = PB5 pin
//        <6=> 6: PA0 = PA0 pin
//        <7=> 7: PD0 = PD0 pin
//        <8=> 8: PC5 = PC5 pin
//        <9=> 9: PC6 = PC6 pin
//        <10=> 10: PC7 = PC7 pin
//        <11=> 11: PD1 = PD1 pin
//        <12=> 12: PA03 = PA3 pin
//        <13=> 13: PA4 = PA4 pin
//        <14=> 14: PA5 = PA5 pin
//        <15=> 15: PA6 = PA6 pin
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: SYSCON_TIM2BCR  ---------------------------------
// SVD Line: 12799

//  <rtree> SFDITEM_REG__SYSCON_TIM2BCR
//    <name> TIM2BCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C24) TIM2B Channel Source Select </i>
//    <loc> ( (unsigned int)((SYSCON_TIM2BCR >> 0) & 0xFFFFFFFF), ((SYSCON_TIM2BCR = (SYSCON_TIM2BCR & ~(0xF7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XCH1IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XCH2IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XCH3IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XCH4IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2BCR_TIM2XETR_SEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_TIM2CCR  -----------------------------
// SVD Line: 13034

unsigned int SYSCON_TIM2CCR __AT (0x40001C28);



// ------------------------  Field Item: SYSCON_TIM2CCR_TIM2XCH1IN_SEL  ---------------------------
// SVD Line: 13042

//  <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XCH1IN_SEL
//    <name> TIM2XCH1IN_SEL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001C28) \nTIMX CH1 input Source\n0 : TIMX_CH1 = TIMx CH1\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CCR ) </loc>
//      <o.2..0> TIM2XCH1IN_SEL
//        <0=> 0: TIMX_CH1 = TIMx CH1
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2CCR_TIM2XCH2IN_SEL  ---------------------------
// SVD Line: 13076

//  <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XCH2IN_SEL
//    <name> TIM2XCH2IN_SEL </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001C28) \nTIMX CH2 input Source\n0 : TIMX_CH2 = TIMx CH2\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CCR ) </loc>
//      <o.6..4> TIM2XCH2IN_SEL
//        <0=> 0: TIMX_CH2 = TIMx CH2
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2CCR_TIM2XCH3IN_SEL  ---------------------------
// SVD Line: 13110

//  <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XCH3IN_SEL
//    <name> TIM2XCH3IN_SEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001C28) \nTIMX CH3 input Source\n0 : TIMX_CH3 = TIMx CH3\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CCR ) </loc>
//      <o.10..8> TIM2XCH3IN_SEL
//        <0=> 0: TIMX_CH3 = TIMx CH3
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------  Field Item: SYSCON_TIM2CCR_TIM2XCH4IN_SEL  ---------------------------
// SVD Line: 13144

//  <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XCH4IN_SEL
//    <name> TIM2XCH4IN_SEL </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40001C28) \nTIMX CH4 input Source\n0 : TIMX_CH4 = TIMx CH4\n1 : UART0_RXD = UART0 RXD\n2 : UART1_RXD = UART1 RXD\n3 : LPUART_RXD = LPUART RXD\n4 : SIRC = SIRC\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CCR ) </loc>
//      <o.14..12> TIM2XCH4IN_SEL
//        <0=> 0: TIMX_CH4 = TIMx CH4
//        <1=> 1: UART0_RXD = UART0 RXD
//        <2=> 2: UART1_RXD = UART1 RXD
//        <3=> 3: LPUART_RXD = LPUART RXD
//        <4=> 4: SIRC = SIRC
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------  Field Item: SYSCON_TIM2CCR_TIM2XETR_SEL  ----------------------------
// SVD Line: 13178

//  <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XETR_SEL
//    <name> TIM2XETR_SEL </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001C28) \nTIM2X ETR Source Select\n0 : DEF = Low level\n1 : PA1 = PA1 pin\n2 : PA2 = PA2 pin\n3 : PA3 = PA3 pin\n4 : PB4 = PB4 pin\n5 : PB5 = PB5 pin\n6 : PA0 = PA0 pin\n7 : PD0 = PD0 pin\n8 : PC5 = PC5 pin\n9 : PC6 = PC6 pin\n10 : PC7 = PC7 pin\n11 : PD1 = PD1 pin\n12 : PA03 = PA3 pin\n13 : PA4 = PA4 pin\n14 : PA5 = PA5 pin\n15 : PA6 = PA6 pin </i>
//    <combo> 
//      <loc> ( (unsigned int) SYSCON_TIM2CCR ) </loc>
//      <o.19..16> TIM2XETR_SEL
//        <0=> 0: DEF = Low level
//        <1=> 1: PA1 = PA1 pin
//        <2=> 2: PA2 = PA2 pin
//        <3=> 3: PA3 = PA3 pin
//        <4=> 4: PB4 = PB4 pin
//        <5=> 5: PB5 = PB5 pin
//        <6=> 6: PA0 = PA0 pin
//        <7=> 7: PD0 = PD0 pin
//        <8=> 8: PC5 = PC5 pin
//        <9=> 9: PC6 = PC6 pin
//        <10=> 10: PC7 = PC7 pin
//        <11=> 11: PD1 = PD1 pin
//        <12=> 12: PA03 = PA3 pin
//        <13=> 13: PA4 = PA4 pin
//        <14=> 14: PA5 = PA5 pin
//        <15=> 15: PA6 = PA6 pin
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: SYSCON_TIM2CCR  ---------------------------------
// SVD Line: 13034

//  <rtree> SFDITEM_REG__SYSCON_TIM2CCR
//    <name> TIM2CCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C28) TIM2C Channel Source Select </i>
//    <loc> ( (unsigned int)((SYSCON_TIM2CCR >> 0) & 0xFFFFFFFF), ((SYSCON_TIM2CCR = (SYSCON_TIM2CCR & ~(0xF7777UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7777) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XCH1IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XCH2IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XCH3IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XCH4IN_SEL </item>
//    <item> SFDITEM_FIELD__SYSCON_TIM2CCR_TIM2XETR_SEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SYSCON_UNLOCK  ------------------------------
// SVD Line: 13269

unsigned int SYSCON_UNLOCK __AT (0x40001C50);



// ----------------------------  Field Item: SYSCON_UNLOCK_UNLOCK  --------------------------------
// SVD Line: 13277

//  <item> SFDITEM_FIELD__SYSCON_UNLOCK_UNLOCK
//    <name> UNLOCK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001C50) Un-Lock </i>
//    <check> 
//      <loc> ( (unsigned int) SYSCON_UNLOCK ) </loc>
//      <o.0..0> UNLOCK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SYSCON_UNLOCK_KEY  ---------------------------------
// SVD Line: 13284

//  <item> SFDITEM_FIELD__SYSCON_UNLOCK_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..1] WO (@ 0x40001C50) Auth Key, KEY=0x2AD5334C </i>
//    <edit> 
//      <loc> ( (unsigned int)((SYSCON_UNLOCK >> 1) & 0x0), ((SYSCON_UNLOCK = (SYSCON_UNLOCK & ~(0x7FFFFFFFUL << 1 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SYSCON_UNLOCK  ---------------------------------
// SVD Line: 13269

//  <rtree> SFDITEM_REG__SYSCON_UNLOCK
//    <name> UNLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001C50) Syscon Register Write Enable </i>
//    <loc> ( (unsigned int)((SYSCON_UNLOCK >> 0) & 0xFFFFFFFF), ((SYSCON_UNLOCK = (SYSCON_UNLOCK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SYSCON_UNLOCK_UNLOCK </item>
//    <item> SFDITEM_FIELD__SYSCON_UNLOCK_KEY </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SYSCON  ------------------------------------
// SVD Line: 11399

//  <view> SYSCON
//    <name> SYSCON </name>
//    <item> SFDITEM_REG__SYSCON_CFGR0 </item>
//    <item> SFDITEM_REG__SYSCON_PORTINTCR </item>
//    <item> SFDITEM_REG__SYSCON_PORTCR </item>
//    <item> SFDITEM_REG__SYSCON_PCACR </item>
//    <item> SFDITEM_REG__SYSCON_TIM1CR </item>
//    <item> SFDITEM_REG__SYSCON_TIM1ACR </item>
//    <item> SFDITEM_REG__SYSCON_TIM1BCR </item>
//    <item> SFDITEM_REG__SYSCON_TIM2CR </item>
//    <item> SFDITEM_REG__SYSCON_TIM2ACR </item>
//    <item> SFDITEM_REG__SYSCON_TIM2BCR </item>
//    <item> SFDITEM_REG__SYSCON_TIM2CCR </item>
//    <item> SFDITEM_REG__SYSCON_UNLOCK </item>
//  </view>
//  


// ---------------------------  Register Item Address: RCC_HCLKDIV  -------------------------------
// SVD Line: 13305

unsigned int RCC_HCLKDIV __AT (0x40020000);



// ----------------------------  Field Item: RCC_HCLKDIV_AHBCKDIV  --------------------------------
// SVD Line: 13313

//  <item> SFDITEM_FIELD__RCC_HCLKDIV_AHBCKDIV
//    <name> AHBCKDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020000) System HCLK Prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_HCLKDIV >> 0) & 0xFF), ((RCC_HCLKDIV = (RCC_HCLKDIV & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_HCLKDIV  ----------------------------------
// SVD Line: 13305

//  <rtree> SFDITEM_REG__RCC_HCLKDIV
//    <name> HCLKDIV </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020000) AHB CLK Prescale </i>
//    <loc> ( (unsigned int)((RCC_HCLKDIV >> 0) & 0xFFFFFFFF), ((RCC_HCLKDIV = (RCC_HCLKDIV & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_HCLKDIV_AHBCKDIV </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_PCLKDIV  -------------------------------
// SVD Line: 13344

unsigned int RCC_PCLKDIV __AT (0x40020004);



// ----------------------------  Field Item: RCC_PCLKDIV_APBCKDIV  --------------------------------
// SVD Line: 13352

//  <item> SFDITEM_FIELD__RCC_PCLKDIV_APBCKDIV
//    <name> APBCKDIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020004) System PCLK Prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_PCLKDIV >> 0) & 0xFF), ((RCC_PCLKDIV = (RCC_PCLKDIV & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_PCLKDIV  ----------------------------------
// SVD Line: 13344

//  <rtree> SFDITEM_REG__RCC_PCLKDIV
//    <name> PCLKDIV </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020004) APB CLK Prescale </i>
//    <loc> ( (unsigned int)((RCC_PCLKDIV >> 0) & 0xFFFFFFFF), ((RCC_PCLKDIV = (RCC_PCLKDIV & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_PCLKDIV_APBCKDIV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_HCLKEN  -------------------------------
// SVD Line: 13383

unsigned int RCC_HCLKEN __AT (0x40020008);



// ----------------------------  Field Item: RCC_HCLKEN_GPIOACKEN  --------------------------------
// SVD Line: 13391

//  <item> SFDITEM_FIELD__RCC_HCLKEN_GPIOACKEN
//    <name> GPIOACKEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020008) GPIOA CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_HCLKEN ) </loc>
//      <o.0..0> GPIOACKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_HCLKEN_GPIOBCKEN  --------------------------------
// SVD Line: 13398

//  <item> SFDITEM_FIELD__RCC_HCLKEN_GPIOBCKEN
//    <name> GPIOBCKEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020008) GPIOB CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_HCLKEN ) </loc>
//      <o.1..1> GPIOBCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_HCLKEN_GPIOCCKEN  --------------------------------
// SVD Line: 13405

//  <item> SFDITEM_FIELD__RCC_HCLKEN_GPIOCCKEN
//    <name> GPIOCCKEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020008) GPIOC CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_HCLKEN ) </loc>
//      <o.2..2> GPIOCCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_HCLKEN_GPIODCKEN  --------------------------------
// SVD Line: 13412

//  <item> SFDITEM_FIELD__RCC_HCLKEN_GPIODCKEN
//    <name> GPIODCKEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020008) GPIOD CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_HCLKEN ) </loc>
//      <o.3..3> GPIODCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_HCLKEN_CRCCKEN  ---------------------------------
// SVD Line: 13419

//  <item> SFDITEM_FIELD__RCC_HCLKEN_CRCCKEN
//    <name> CRCCKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020008) CRC CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_HCLKEN ) </loc>
//      <o.4..4> CRCCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_HCLKEN_FLASHCKEN  --------------------------------
// SVD Line: 13426

//  <item> SFDITEM_FIELD__RCC_HCLKEN_FLASHCKEN
//    <name> FLASHCKEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020008) Flash CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_HCLKEN ) </loc>
//      <o.8..8> FLASHCKEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_HCLKEN  -----------------------------------
// SVD Line: 13383

//  <rtree> SFDITEM_REG__RCC_HCLKEN
//    <name> HCLKEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020008) AHB Peripheral Model Clk Enable </i>
//    <loc> ( (unsigned int)((RCC_HCLKEN >> 0) & 0xFFFFFFFF), ((RCC_HCLKEN = (RCC_HCLKEN & ~(0x11FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x11F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_HCLKEN_GPIOACKEN </item>
//    <item> SFDITEM_FIELD__RCC_HCLKEN_GPIOBCKEN </item>
//    <item> SFDITEM_FIELD__RCC_HCLKEN_GPIOCCKEN </item>
//    <item> SFDITEM_FIELD__RCC_HCLKEN_GPIODCKEN </item>
//    <item> SFDITEM_FIELD__RCC_HCLKEN_CRCCKEN </item>
//    <item> SFDITEM_FIELD__RCC_HCLKEN_FLASHCKEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_PCLKEN  -------------------------------
// SVD Line: 13435

unsigned int RCC_PCLKEN __AT (0x4002000C);



// ----------------------------  Field Item: RCC_PCLKEN_UART0CKEN  --------------------------------
// SVD Line: 13443

//  <item> SFDITEM_FIELD__RCC_PCLKEN_UART0CKEN
//    <name> UART0CKEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002000C) UART0 CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.0..0> UART0CKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_UART1CKEN  --------------------------------
// SVD Line: 13450

//  <item> SFDITEM_FIELD__RCC_PCLKEN_UART1CKEN
//    <name> UART1CKEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002000C) UART1 CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.1..1> UART1CKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_I2C0CKEN  --------------------------------
// SVD Line: 13457

//  <item> SFDITEM_FIELD__RCC_PCLKEN_I2C0CKEN
//    <name> I2C0CKEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002000C) I2C0 CK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.2..2> I2C0CKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_LPUARTCKEN  -------------------------------
// SVD Line: 13464

//  <item> SFDITEM_FIELD__RCC_PCLKEN_LPUARTCKEN
//    <name> LPUARTCKEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002000C) LPUART CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.3..3> LPUARTCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_SPI0CKEN  --------------------------------
// SVD Line: 13471

//  <item> SFDITEM_FIELD__RCC_PCLKEN_SPI0CKEN
//    <name> SPI0CKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002000C) SPI0 CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.4..4> SPI0CKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_LPTIMCKEN  --------------------------------
// SVD Line: 13478

//  <item> SFDITEM_FIELD__RCC_PCLKEN_LPTIMCKEN
//    <name> LPTIMCKEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002000C) LPTIMCKEN </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.5..5> LPTIMCKEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_PCLKEN_BASETIMCKEN  -------------------------------
// SVD Line: 13485

//  <item> SFDITEM_FIELD__RCC_PCLKEN_BASETIMCKEN
//    <name> BASETIMCKEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002000C) BASE timer clk enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.6..6> BASETIMCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_SYSCONCKEN  -------------------------------
// SVD Line: 13492

//  <item> SFDITEM_FIELD__RCC_PCLKEN_SYSCONCKEN
//    <name> SYSCONCKEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002000C) System Control CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.7..7> SYSCONCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_PCACKEN  ---------------------------------
// SVD Line: 13499

//  <item> SFDITEM_FIELD__RCC_PCLKEN_PCACKEN
//    <name> PCACKEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002000C) PCA Clk Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.8..8> PCACKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_OWIRECKEN  --------------------------------
// SVD Line: 13506

//  <item> SFDITEM_FIELD__RCC_PCLKEN_OWIRECKEN
//    <name> OWIRECKEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4002000C) 1-WIRE Clk Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.9..9> OWIRECKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_TIM1CKEN  --------------------------------
// SVD Line: 13513

//  <item> SFDITEM_FIELD__RCC_PCLKEN_TIM1CKEN
//    <name> TIM1CKEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4002000C) TIM1 Clk Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.10..10> TIM1CKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_TIM2CKEN  --------------------------------
// SVD Line: 13520

//  <item> SFDITEM_FIELD__RCC_PCLKEN_TIM2CKEN
//    <name> TIM2CKEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4002000C) TIM2 Clk Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.11..11> TIM2CKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_WWDGCKEN  --------------------------------
// SVD Line: 13527

//  <item> SFDITEM_FIELD__RCC_PCLKEN_WWDGCKEN
//    <name> WWDGCKEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4002000C) WWDG Clk Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.12..12> WWDGCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_ADCCKEN  ---------------------------------
// SVD Line: 13534

//  <item> SFDITEM_FIELD__RCC_PCLKEN_ADCCKEN
//    <name> ADCCKEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4002000C) ADC Clk Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.13..13> ADCCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_AWKCKEN  ---------------------------------
// SVD Line: 13541

//  <item> SFDITEM_FIELD__RCC_PCLKEN_AWKCKEN
//    <name> AWKCKEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4002000C) ADC Clk Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.14..14> AWKCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_RTCCKEN  ---------------------------------
// SVD Line: 13548

//  <item> SFDITEM_FIELD__RCC_PCLKEN_RTCCKEN
//    <name> RTCCKEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4002000C) RTC Clk Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.15..15> RTCCKEN
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_PCLKEN_CLKCTRIMCKEN  ------------------------------
// SVD Line: 13555

//  <item> SFDITEM_FIELD__RCC_PCLKEN_CLKCTRIMCKEN
//    <name> CLKCTRIMCKEN </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4002000C) CLKTRIM CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.16..16> CLKCTRIMCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_IWDGCKEN  --------------------------------
// SVD Line: 13562

//  <item> SFDITEM_FIELD__RCC_PCLKEN_IWDGCKEN
//    <name> IWDGCKEN </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4002000C) IWDG CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.17..17> IWDGCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_LVDVCCKEN  --------------------------------
// SVD Line: 13569

//  <item> SFDITEM_FIELD__RCC_PCLKEN_LVDVCCKEN
//    <name> LVDVCCKEN </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4002000C) LVD VC CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.18..18> LVDVCCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_BEEPCKEN  --------------------------------
// SVD Line: 13576

//  <item> SFDITEM_FIELD__RCC_PCLKEN_BEEPCKEN
//    <name> BEEPCKEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4002000C) BEEP CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.19..19> BEEPCKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_DBGCKEN  ---------------------------------
// SVD Line: 13583

//  <item> SFDITEM_FIELD__RCC_PCLKEN_DBGCKEN
//    <name> DBGCKEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4002000C) DBG CLK Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.20..20> DBGCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_UART2CKEN  --------------------------------
// SVD Line: 13590

//  <item> SFDITEM_FIELD__RCC_PCLKEN_UART2CKEN
//    <name> UART2CKEN </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4002000C) UART2 PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.21..21> UART2CKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_UART3CKEN  --------------------------------
// SVD Line: 13597

//  <item> SFDITEM_FIELD__RCC_PCLKEN_UART3CKEN
//    <name> UART3CKEN </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4002000C) UART3 PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.22..22> UART3CKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_SPI1CKEN  --------------------------------
// SVD Line: 13604

//  <item> SFDITEM_FIELD__RCC_PCLKEN_SPI1CKEN
//    <name> SPI1CKEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4002000C) SPI1 PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.23..23> SPI1CKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_I2C1CKEN  --------------------------------
// SVD Line: 13611

//  <item> SFDITEM_FIELD__RCC_PCLKEN_I2C1CKEN
//    <name> I2C1CKEN </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002000C) I2C1 PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.24..24> I2C1CKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_TIM1ACKEN  --------------------------------
// SVD Line: 13618

//  <item> SFDITEM_FIELD__RCC_PCLKEN_TIM1ACKEN
//    <name> TIM1ACKEN </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4002000C) TIM1A PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.25..25> TIM1ACKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_TIM1BCKEN  --------------------------------
// SVD Line: 13625

//  <item> SFDITEM_FIELD__RCC_PCLKEN_TIM1BCKEN
//    <name> TIM1BCKEN </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x4002000C) TIM1B PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.26..26> TIM1BCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_TIM2ACKEN  --------------------------------
// SVD Line: 13632

//  <item> SFDITEM_FIELD__RCC_PCLKEN_TIM2ACKEN
//    <name> TIM2ACKEN </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x4002000C) TIM2A PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.27..27> TIM2ACKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_TIM2BCKEN  --------------------------------
// SVD Line: 13639

//  <item> SFDITEM_FIELD__RCC_PCLKEN_TIM2BCKEN
//    <name> TIM2BCKEN </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4002000C) TIM2B PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.28..28> TIM2BCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_TIM2CCKEN  --------------------------------
// SVD Line: 13646

//  <item> SFDITEM_FIELD__RCC_PCLKEN_TIM2CCKEN
//    <name> TIM2CCKEN </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4002000C) TIM2C PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.29..29> TIM2CCKEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PCLKEN_OPA12CKEN  --------------------------------
// SVD Line: 13653

//  <item> SFDITEM_FIELD__RCC_PCLKEN_OPA12CKEN
//    <name> OPA12CKEN </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4002000C) OPA1/OP2 PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.30..30> OPA12CKEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PCLKEN_RNCCKEN  ---------------------------------
// SVD Line: 13660

//  <item> SFDITEM_FIELD__RCC_PCLKEN_RNCCKEN
//    <name> RNCCKEN </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4002000C) RNC PCLK </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PCLKEN ) </loc>
//      <o.31..31> RNCCKEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_PCLKEN  -----------------------------------
// SVD Line: 13435

//  <rtree> SFDITEM_REG__RCC_PCLKEN
//    <name> PCLKEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002000C) APB Peripheral Model CLK Enable </i>
//    <loc> ( (unsigned int)((RCC_PCLKEN >> 0) & 0xFFFFFFFF), ((RCC_PCLKEN = (RCC_PCLKEN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_UART0CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_UART1CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_I2C0CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_LPUARTCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_SPI0CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_LPTIMCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_BASETIMCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_SYSCONCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_PCACKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_OWIRECKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_TIM1CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_TIM2CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_WWDGCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_ADCCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_AWKCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_RTCCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_CLKCTRIMCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_IWDGCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_LVDVCCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_BEEPCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_DBGCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_UART2CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_UART3CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_SPI1CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_I2C1CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_TIM1ACKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_TIM1BCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_TIM2ACKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_TIM2BCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_TIM2CCKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_OPA12CKEN </item>
//    <item> SFDITEM_FIELD__RCC_PCLKEN_RNCCKEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_MCOCR  --------------------------------
// SVD Line: 13669

unsigned int RCC_MCOCR __AT (0x40020010);



// ------------------------------  Field Item: RCC_MCOCR_MCODIV  ----------------------------------
// SVD Line: 13677

//  <item> SFDITEM_FIELD__RCC_MCOCR_MCODIV
//    <name> MCODIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020010) HCLK Prescale </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_MCOCR >> 0) & 0xFF), ((RCC_MCOCR = (RCC_MCOCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_MCOCR_MCOSEL  ----------------------------------
// SVD Line: 13684

//  <item> SFDITEM_FIELD__RCC_MCOCR_MCOSEL
//    <name> MCOSEL </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40020010) \nClock Output Source Select\n0 : HIRC = HIRC clock\n1 : HXT = External High Speed Clock\n2 : SIRC = SIRC clock\n3 : LXT = External Low Speed Clock\n4 : SYSCLK = System clock\n5 : HCLK = High performance Bus Clock\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : PCLK = Peripheral clock\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) RCC_MCOCR ) </loc>
//      <o.11..8> MCOSEL
//        <0=> 0: HIRC = HIRC clock
//        <1=> 1: HXT = External High Speed Clock
//        <2=> 2: SIRC = SIRC clock
//        <3=> 3: LXT = External Low Speed Clock
//        <4=> 4: SYSCLK = System clock
//        <5=> 5: HCLK = High performance Bus Clock
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: PCLK = Peripheral clock
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: RCC_MCOCR_MCOEN  ----------------------------------
// SVD Line: 13728

//  <item> SFDITEM_FIELD__RCC_MCOCR_MCOEN
//    <name> MCOEN </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020010) MCO Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_MCOCR ) </loc>
//      <o.12..12> MCOEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_MCOCR  -----------------------------------
// SVD Line: 13669

//  <rtree> SFDITEM_REG__RCC_MCOCR
//    <name> MCOCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020010) Clock Output Control Register </i>
//    <loc> ( (unsigned int)((RCC_MCOCR >> 0) & 0xFFFFFFFF), ((RCC_MCOCR = (RCC_MCOCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_MCOCR_MCODIV </item>
//    <item> SFDITEM_FIELD__RCC_MCOCR_MCOSEL </item>
//    <item> SFDITEM_FIELD__RCC_MCOCR_MCOEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_RSTCR  --------------------------------
// SVD Line: 13737

unsigned int RCC_RSTCR __AT (0x40020018);



// ------------------------------  Field Item: RCC_RSTCR_MCURST  ----------------------------------
// SVD Line: 13745

//  <item> SFDITEM_FIELD__RCC_RSTCR_MCURST
//    <name> MCURST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020018) MCU RESET </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTCR ) </loc>
//      <o.0..0> MCURST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTCR_CPURST  ----------------------------------
// SVD Line: 13752

//  <item> SFDITEM_FIELD__RCC_RSTCR_CPURST
//    <name> CPURST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020018) CUP Reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTCR ) </loc>
//      <o.1..1> CPURST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTCR_RSTKEY  ----------------------------------
// SVD Line: 13759

//  <item> SFDITEM_FIELD__RCC_RSTCR_RSTKEY
//    <name> RSTKEY </name>
//    <w> 
//    <i> [Bits 31..2] WO (@ 0x40020018) Auth Key, RSTKEY=0x156A99A6 </i>
//    <edit> 
//      <loc> ( (unsigned int)((RCC_RSTCR >> 2) & 0x0), ((RCC_RSTCR = (RCC_RSTCR & ~(0x3FFFFFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_RSTCR  -----------------------------------
// SVD Line: 13737

//  <rtree> SFDITEM_REG__RCC_RSTCR
//    <name> RSTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020018) System Reset Control </i>
//    <loc> ( (unsigned int)((RCC_RSTCR >> 0) & 0xFFFFFFFF), ((RCC_RSTCR = (RCC_RSTCR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_RSTCR_MCURST </item>
//    <item> SFDITEM_FIELD__RCC_RSTCR_CPURST </item>
//    <item> SFDITEM_FIELD__RCC_RSTCR_RSTKEY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_RSTSR  --------------------------------
// SVD Line: 13768

unsigned int RCC_RSTSR __AT (0x4002001C);



// ------------------------------  Field Item: RCC_RSTSR_MCURST  ----------------------------------
// SVD Line: 13776

//  <item> SFDITEM_FIELD__RCC_RSTSR_MCURST
//    <name> MCURST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4002001C) MCU Reset Flag </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.0..0> MCURST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTSR_CPURST  ----------------------------------
// SVD Line: 13783

//  <item> SFDITEM_FIELD__RCC_RSTSR_CPURST
//    <name> CPURST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4002001C) CPU reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.1..1> CPURST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTSR_WWDGRST  ---------------------------------
// SVD Line: 13790

//  <item> SFDITEM_FIELD__RCC_RSTSR_WWDGRST
//    <name> WWDGRST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4002001C) WWDG RST FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.2..2> WWDGRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTSR_IWDGRST  ---------------------------------
// SVD Line: 13797

//  <item> SFDITEM_FIELD__RCC_RSTSR_IWDGRST
//    <name> IWDGRST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4002001C) IWDG RST FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.3..3> IWDGRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTSR_LVDRST  ----------------------------------
// SVD Line: 13804

//  <item> SFDITEM_FIELD__RCC_RSTSR_LVDRST
//    <name> LVDRST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4002001C) LVD RST FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.4..4> LVDRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTSR_PORRST  ----------------------------------
// SVD Line: 13811

//  <item> SFDITEM_FIELD__RCC_RSTSR_PORRST
//    <name> PORRST </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4002001C) POR RST FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.5..5> PORRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_RSTSR_LOCKUPRST  --------------------------------
// SVD Line: 13818

//  <item> SFDITEM_FIELD__RCC_RSTSR_LOCKUPRST
//    <name> LOCKUPRST </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4002001C) Cotrex-M0+ CPU Lockup RST FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.6..6> LOCKUPRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTSR_PADRST  ----------------------------------
// SVD Line: 13825

//  <item> SFDITEM_FIELD__RCC_RSTSR_PADRST
//    <name> PADRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4002001C) PAD_RESET RST FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.7..7> PADRST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_RSTSR_SFTRST  ----------------------------------
// SVD Line: 13832

//  <item> SFDITEM_FIELD__RCC_RSTSR_SFTRST
//    <name> SFTRST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4002001C) Cotrex-M0+ CPU Software RST FLAG </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RSTSR ) </loc>
//      <o.8..8> SFTRST
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RCC_RSTSR  -----------------------------------
// SVD Line: 13768

//  <rtree> SFDITEM_REG__RCC_RSTSR
//    <name> RSTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002001C) Reset Status </i>
//    <loc> ( (unsigned int)((RCC_RSTSR >> 0) & 0xFFFFFFFF), ((RCC_RSTSR = (RCC_RSTSR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_RSTSR_MCURST </item>
//    <item> SFDITEM_FIELD__RCC_RSTSR_CPURST </item>
//    <item> SFDITEM_FIELD__RCC_RSTSR_WWDGRST </item>
//    <item> SFDITEM_FIELD__RCC_RSTSR_IWDGRST </item>
//    <item> SFDITEM_FIELD__RCC_RSTSR_LVDRST </item>
//    <item> SFDITEM_FIELD__RCC_RSTSR_PORRST </item>
//    <item> SFDITEM_FIELD__RCC_RSTSR_LOCKUPRST </item>
//    <item> SFDITEM_FIELD__RCC_RSTSR_PADRST </item>
//    <item> SFDITEM_FIELD__RCC_RSTSR_SFTRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_SYSCLKCR  ------------------------------
// SVD Line: 13841

unsigned int RCC_SYSCLKCR __AT (0x40020020);



// -----------------------------  Field Item: RCC_SYSCLKCR_HIRCEN  --------------------------------
// SVD Line: 13849

//  <item> SFDITEM_FIELD__RCC_SYSCLKCR_HIRCEN
//    <name> HIRCEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020020) HIRC Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SYSCLKCR ) </loc>
//      <o.0..0> HIRCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_SYSCLKCR_HXTEN  ---------------------------------
// SVD Line: 13856

//  <item> SFDITEM_FIELD__RCC_SYSCLKCR_HXTEN
//    <name> HXTEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020020) HXT Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SYSCLKCR ) </loc>
//      <o.1..1> HXTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_SYSCLKCR_SIRCEN  --------------------------------
// SVD Line: 13863

//  <item> SFDITEM_FIELD__RCC_SYSCLKCR_SIRCEN
//    <name> SIRCEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020020) SIRC Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SYSCLKCR ) </loc>
//      <o.2..2> SIRCEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_SYSCLKCR_HXTBYP  --------------------------------
// SVD Line: 13870

//  <item> SFDITEM_FIELD__RCC_SYSCLKCR_HXTBYP
//    <name> HXTBYP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020020) HXT Bypass </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SYSCLKCR ) </loc>
//      <o.5..5> HXTBYP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_SYSCLKCR_HXTPORT  --------------------------------
// SVD Line: 13877

//  <item> SFDITEM_FIELD__RCC_SYSCLKCR_HXTPORT
//    <name> HXTPORT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020020) HXT Port Function Config </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SYSCLKCR ) </loc>
//      <o.6..6> HXTPORT
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_SYSCLKCR_CLKFAILEN  -------------------------------
// SVD Line: 13884

//  <item> SFDITEM_FIELD__RCC_SYSCLKCR_CLKFAILEN
//    <name> CLKFAILEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020020) CLK FAIL Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SYSCLKCR ) </loc>
//      <o.8..8> CLKFAILEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_SYSCLKCR_WKBYHIRC  -------------------------------
// SVD Line: 13891

//  <item> SFDITEM_FIELD__RCC_SYSCLKCR_WKBYHIRC
//    <name> WKBYHIRC </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020020) Wake-up by HIRc </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SYSCLKCR ) </loc>
//      <o.15..15> WKBYHIRC
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_SYSCLKCR_KEY  ----------------------------------
// SVD Line: 13898

//  <item> SFDITEM_FIELD__RCC_SYSCLKCR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40020020) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SYSCLKCR >> 16) & 0x0), ((RCC_SYSCLKCR = (RCC_SYSCLKCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RCC_SYSCLKCR  ----------------------------------
// SVD Line: 13841

//  <rtree> SFDITEM_REG__RCC_SYSCLKCR
//    <name> SYSCLKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020020) CLK Setting </i>
//    <loc> ( (unsigned int)((RCC_SYSCLKCR >> 0) & 0xFFFFFFFF), ((RCC_SYSCLKCR = (RCC_SYSCLKCR & ~(0xFFFF8167UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF8167) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_SYSCLKCR_HIRCEN </item>
//    <item> SFDITEM_FIELD__RCC_SYSCLKCR_HXTEN </item>
//    <item> SFDITEM_FIELD__RCC_SYSCLKCR_SIRCEN </item>
//    <item> SFDITEM_FIELD__RCC_SYSCLKCR_HXTBYP </item>
//    <item> SFDITEM_FIELD__RCC_SYSCLKCR_HXTPORT </item>
//    <item> SFDITEM_FIELD__RCC_SYSCLKCR_CLKFAILEN </item>
//    <item> SFDITEM_FIELD__RCC_SYSCLKCR_WKBYHIRC </item>
//    <item> SFDITEM_FIELD__RCC_SYSCLKCR_KEY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_SYSCLKSEL  ------------------------------
// SVD Line: 13907

unsigned int RCC_SYSCLKSEL __AT (0x40020024);



// -----------------------------  Field Item: RCC_SYSCLKSEL_CLKSW  --------------------------------
// SVD Line: 13915

//  <item> SFDITEM_FIELD__RCC_SYSCLKSEL_CLKSW
//    <name> CLKSW </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020024) \nSystem Clock Source Select\n0 : Reserved - do not use\n1 : HIRC = HIRC clock\n2 : HXT = External High Speed Clock\n3 : Reserved - do not use\n4 : SIRC = SIRC clock\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : LXT = External Low Speed Clock\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) RCC_SYSCLKSEL ) </loc>
//      <o.3..0> CLKSW
//        <0=> 0: 
//        <1=> 1: HIRC = HIRC clock
//        <2=> 2: HXT = External High Speed Clock
//        <3=> 3: 
//        <4=> 4: SIRC = SIRC clock
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: LXT = External Low Speed Clock
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: RCC_SYSCLKSEL_KEY  ---------------------------------
// SVD Line: 13944

//  <item> SFDITEM_FIELD__RCC_SYSCLKSEL_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40020024) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SYSCLKSEL >> 16) & 0x0), ((RCC_SYSCLKSEL = (RCC_SYSCLKSEL & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: RCC_SYSCLKSEL  ---------------------------------
// SVD Line: 13907

//  <rtree> SFDITEM_REG__RCC_SYSCLKSEL
//    <name> SYSCLKSEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020024) System Clock Select </i>
//    <loc> ( (unsigned int)((RCC_SYSCLKSEL >> 0) & 0xFFFFFFFF), ((RCC_SYSCLKSEL = (RCC_SYSCLKSEL & ~(0xFFFF000FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF000F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_SYSCLKSEL_CLKSW </item>
//    <item> SFDITEM_FIELD__RCC_SYSCLKSEL_KEY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_HIRCCR  -------------------------------
// SVD Line: 13953

unsigned int RCC_HIRCCR __AT (0x40020028);



// -----------------------------  Field Item: RCC_HIRCCR_HIRCTRIM  --------------------------------
// SVD Line: 13961

//  <item> SFDITEM_FIELD__RCC_HIRCCR_HIRCTRIM
//    <name> HIRCTRIM </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40020028) HIRC Trim value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_HIRCCR >> 0) & 0xFFF), ((RCC_HIRCCR = (RCC_HIRCCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RCC_HIRCCR_HIRCRDY  ---------------------------------
// SVD Line: 14005

//  <item> SFDITEM_FIELD__RCC_HIRCCR_HIRCRDY
//    <name> HIRCRDY </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020028) HIRC RDY </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_HIRCCR ) </loc>
//      <o.12..12> HIRCRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_HIRCCR_KEY  -----------------------------------
// SVD Line: 14012

//  <item> SFDITEM_FIELD__RCC_HIRCCR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40020028) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_HIRCCR >> 16) & 0x0), ((RCC_HIRCCR = (RCC_HIRCCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_HIRCCR  -----------------------------------
// SVD Line: 13953

//  <rtree> SFDITEM_REG__RCC_HIRCCR
//    <name> HIRCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020028) HIRC Control </i>
//    <loc> ( (unsigned int)((RCC_HIRCCR >> 0) & 0xFFFFFFFF), ((RCC_HIRCCR = (RCC_HIRCCR & ~(0xFFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_HIRCCR_HIRCTRIM </item>
//    <item> SFDITEM_FIELD__RCC_HIRCCR_HIRCRDY </item>
//    <item> SFDITEM_FIELD__RCC_HIRCCR_KEY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_HXTCR  --------------------------------
// SVD Line: 14021

unsigned int RCC_HXTCR __AT (0x4002002C);



// ------------------------------  Field Item: RCC_HXTCR_HXTDRV  ----------------------------------
// SVD Line: 14029

//  <item> SFDITEM_FIELD__RCC_HXTCR_HXTDRV
//    <name> HXTDRV </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4002002C) HXT driving select </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_HXTCR >> 0) & 0x7), ((RCC_HXTCR = (RCC_HXTCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: RCC_HXTCR_HXTSTARTUP  --------------------------------
// SVD Line: 14036

//  <item> SFDITEM_FIELD__RCC_HXTCR_HXTSTARTUP
//    <name> HXTSTARTUP </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4002002C) Stable cycle select </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_HXTCR >> 4) & 0x3), ((RCC_HXTCR = (RCC_HXTCR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_HXTCR_HXTRDY  ----------------------------------
// SVD Line: 14043

//  <item> SFDITEM_FIELD__RCC_HXTCR_HXTRDY
//    <name> HXTRDY </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x4002002C) HXT Ready </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_HXTCR ) </loc>
//      <o.6..6> HXTRDY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_HXTCR_KEY  -----------------------------------
// SVD Line: 14050

//  <item> SFDITEM_FIELD__RCC_HXTCR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4002002C) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_HXTCR >> 16) & 0x0), ((RCC_HXTCR = (RCC_HXTCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_HXTCR  -----------------------------------
// SVD Line: 14021

//  <rtree> SFDITEM_REG__RCC_HXTCR
//    <name> HXTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002002C) HXT Control </i>
//    <loc> ( (unsigned int)((RCC_HXTCR >> 0) & 0xFFFFFFFF), ((RCC_HXTCR = (RCC_HXTCR & ~(0xFFFF0037UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0037) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_HXTCR_HXTDRV </item>
//    <item> SFDITEM_FIELD__RCC_HXTCR_HXTSTARTUP </item>
//    <item> SFDITEM_FIELD__RCC_HXTCR_HXTRDY </item>
//    <item> SFDITEM_FIELD__RCC_HXTCR_KEY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_SIRCCR  -------------------------------
// SVD Line: 14059

unsigned int RCC_SIRCCR __AT (0x40020030);



// -----------------------------  Field Item: RCC_SIRCCR_SIRCTRIM  --------------------------------
// SVD Line: 14067

//  <item> SFDITEM_FIELD__RCC_SIRCCR_SIRCTRIM
//    <name> SIRCTRIM </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40020030) SIRC Trim value </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SIRCCR >> 0) & 0x1FF), ((RCC_SIRCCR = (RCC_SIRCCR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: RCC_SIRCCR_SIRCSTARTUP  -------------------------------
// SVD Line: 14074

//  <item> SFDITEM_FIELD__RCC_SIRCCR_SIRCSTARTUP
//    <name> SIRCSTARTUP </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40020030) \nStable cycle select\n0 : 4CYCLE = 4 cycle\n1 : 16CYCLE = 16 cycle\n2 : 64CYCLE = 64 cycle\n3 : 256CYCLE = 256 cycle </i>
//    <combo> 
//      <loc> ( (unsigned int) RCC_SIRCCR ) </loc>
//      <o.11..10> SIRCSTARTUP
//        <0=> 0: 4CYCLE = 4 cycle
//        <1=> 1: 16CYCLE = 16 cycle
//        <2=> 2: 64CYCLE = 64 cycle
//        <3=> 3: 256CYCLE = 256 cycle
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: RCC_SIRCCR_SIRCRDY  ---------------------------------
// SVD Line: 14103

//  <item> SFDITEM_FIELD__RCC_SIRCCR_SIRCRDY
//    <name> SIRCRDY </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40020030) SIRC ready </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SIRCCR ) </loc>
//      <o.12..12> SIRCRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_SIRCCR_KEY  -----------------------------------
// SVD Line: 14110

//  <item> SFDITEM_FIELD__RCC_SIRCCR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40020030) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SIRCCR >> 16) & 0x0), ((RCC_SIRCCR = (RCC_SIRCCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_SIRCCR  -----------------------------------
// SVD Line: 14059

//  <rtree> SFDITEM_REG__RCC_SIRCCR
//    <name> SIRCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020030) SIRC Control </i>
//    <loc> ( (unsigned int)((RCC_SIRCCR >> 0) & 0xFFFFFFFF), ((RCC_SIRCCR = (RCC_SIRCCR & ~(0xFFFF0DFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0DFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_SIRCCR_SIRCTRIM </item>
//    <item> SFDITEM_FIELD__RCC_SIRCCR_SIRCSTARTUP </item>
//    <item> SFDITEM_FIELD__RCC_SIRCCR_SIRCRDY </item>
//    <item> SFDITEM_FIELD__RCC_SIRCCR_KEY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_LXTCR  --------------------------------
// SVD Line: 14119

unsigned int RCC_LXTCR __AT (0x40020034);



// ------------------------------  Field Item: RCC_LXTCR_LXTDRV  ----------------------------------
// SVD Line: 14127

//  <item> SFDITEM_FIELD__RCC_LXTCR_LXTDRV
//    <name> LXTDRV </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40020034) LXT driving select </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_LXTCR >> 0) & 0xF), ((RCC_LXTCR = (RCC_LXTCR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: RCC_LXTCR_LXTSTARTUP  --------------------------------
// SVD Line: 14134

//  <item> SFDITEM_FIELD__RCC_LXTCR_LXTSTARTUP
//    <name> LXTSTARTUP </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40020034) Stable cycle select </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_LXTCR >> 4) & 0x3), ((RCC_LXTCR = (RCC_LXTCR & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_LXTCR_LXTRDY  ----------------------------------
// SVD Line: 14141

//  <item> SFDITEM_FIELD__RCC_LXTCR_LXTRDY
//    <name> LXTRDY </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40020034) RDY </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_LXTCR ) </loc>
//      <o.6..6> LXTRDY
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_LXTCR_LXTEN  ----------------------------------
// SVD Line: 14148

//  <item> SFDITEM_FIELD__RCC_LXTCR_LXTEN
//    <name> LXTEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020034) LXT enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_LXTCR ) </loc>
//      <o.8..8> LXTEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_LXTCR_LXTBYP  ----------------------------------
// SVD Line: 14155

//  <item> SFDITEM_FIELD__RCC_LXTCR_LXTBYP
//    <name> LXTBYP </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020034) LXT Bypass </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_LXTCR ) </loc>
//      <o.9..9> LXTBYP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_LXTCR_LXTAON  ----------------------------------
// SVD Line: 14162

//  <item> SFDITEM_FIELD__RCC_LXTCR_LXTAON
//    <name> LXTAON </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020034) LXTA ON </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_LXTCR ) </loc>
//      <o.10..10> LXTAON
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_LXTCR_LXTPORT  ---------------------------------
// SVD Line: 14169

//  <item> SFDITEM_FIELD__RCC_LXTCR_LXTPORT
//    <name> LXTPORT </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020034) X32K_IN/X32K_OUT Alternate function </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_LXTCR ) </loc>
//      <o.11..11> LXTPORT
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RCC_LXTCR_KEY  -----------------------------------
// SVD Line: 14176

//  <item> SFDITEM_FIELD__RCC_LXTCR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40020034) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_LXTCR >> 16) & 0x0), ((RCC_LXTCR = (RCC_LXTCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RCC_LXTCR  -----------------------------------
// SVD Line: 14119

//  <rtree> SFDITEM_REG__RCC_LXTCR
//    <name> LXTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020034) LXT Control </i>
//    <loc> ( (unsigned int)((RCC_LXTCR >> 0) & 0xFFFFFFFF), ((RCC_LXTCR = (RCC_LXTCR & ~(0xFFFF0F3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0F3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_LXTCR_LXTDRV </item>
//    <item> SFDITEM_FIELD__RCC_LXTCR_LXTSTARTUP </item>
//    <item> SFDITEM_FIELD__RCC_LXTCR_LXTRDY </item>
//    <item> SFDITEM_FIELD__RCC_LXTCR_LXTEN </item>
//    <item> SFDITEM_FIELD__RCC_LXTCR_LXTBYP </item>
//    <item> SFDITEM_FIELD__RCC_LXTCR_LXTAON </item>
//    <item> SFDITEM_FIELD__RCC_LXTCR_LXTPORT </item>
//    <item> SFDITEM_FIELD__RCC_LXTCR_KEY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_IRQLATENCY  -----------------------------
// SVD Line: 14185

unsigned int RCC_IRQLATENCY __AT (0x40020038);



// --------------------------  Field Item: RCC_IRQLATENCY_IRQLATENCY  -----------------------------
// SVD Line: 14193

//  <item> SFDITEM_FIELD__RCC_IRQLATENCY_IRQLATENCY
//    <name> IRQLATENCY </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40020038) IRQ latency </i>
//    <edit> 
//      <loc> ( (unsigned char)((RCC_IRQLATENCY >> 0) & 0xFF), ((RCC_IRQLATENCY = (RCC_IRQLATENCY & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: RCC_IRQLATENCY  ---------------------------------
// SVD Line: 14185

//  <rtree> SFDITEM_REG__RCC_IRQLATENCY
//    <name> IRQLATENCY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020038) M0 IRQ latency </i>
//    <loc> ( (unsigned int)((RCC_IRQLATENCY >> 0) & 0xFFFFFFFF), ((RCC_IRQLATENCY = (RCC_IRQLATENCY & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_IRQLATENCY_IRQLATENCY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_STICKCR  -------------------------------
// SVD Line: 14202

unsigned int RCC_STICKCR __AT (0x4002003C);



// -----------------------------  Field Item: RCC_STICKCR_STCALIB  --------------------------------
// SVD Line: 14210

//  <item> SFDITEM_FIELD__RCC_STICKCR_STCALIB
//    <name> STCALIB </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x4002003C) SysTick 10ms calibration value </i>
//    <edit> 
//      <loc> ( (unsigned int)((RCC_STICKCR >> 0) & 0xFFFFFF), ((RCC_STICKCR = (RCC_STICKCR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: RCC_STICKCR_SKEW  ----------------------------------
// SVD Line: 14217

//  <item> SFDITEM_FIELD__RCC_STICKCR_SKEW
//    <name> SKEW </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4002003C) 10ms STCALIB skew </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_STICKCR ) </loc>
//      <o.24..24> SKEW
//    </check>
//  </item>
//  


// ------------------------------  Field Item: RCC_STICKCR_NOREF  ---------------------------------
// SVD Line: 14224

//  <item> SFDITEM_FIELD__RCC_STICKCR_NOREF
//    <name> NOREF </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4002003C) SysTick No Ref </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_STICKCR ) </loc>
//      <o.25..25> NOREF
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RCC_STICKCR  ----------------------------------
// SVD Line: 14202

//  <rtree> SFDITEM_REG__RCC_STICKCR
//    <name> STICKCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002003C) SysTick Timer Circle Adjust </i>
//    <loc> ( (unsigned int)((RCC_STICKCR >> 0) & 0xFFFFFFFF), ((RCC_STICKCR = (RCC_STICKCR & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_STICKCR_STCALIB </item>
//    <item> SFDITEM_FIELD__RCC_STICKCR_SKEW </item>
//    <item> SFDITEM_FIELD__RCC_STICKCR_NOREF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_SWDIOCR  -------------------------------
// SVD Line: 14233

unsigned int RCC_SWDIOCR __AT (0x40020040);



// -----------------------------  Field Item: RCC_SWDIOCR_SWDPORT  --------------------------------
// SVD Line: 14241

//  <item> SFDITEM_FIELD__RCC_SWDIOCR_SWDPORT
//    <name> SWDPORT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020040) SWD enable </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_SWDIOCR ) </loc>
//      <o.0..0> SWDPORT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_SWDIOCR_KEY  ----------------------------------
// SVD Line: 14248

//  <item> SFDITEM_FIELD__RCC_SWDIOCR_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40020040) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_SWDIOCR >> 16) & 0x0), ((RCC_SWDIOCR = (RCC_SWDIOCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_SWDIOCR  ----------------------------------
// SVD Line: 14233

//  <rtree> SFDITEM_REG__RCC_SWDIOCR
//    <name> SWDIOCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020040) SWDIO Endpoint Function Select </i>
//    <loc> ( (unsigned int)((RCC_SWDIOCR >> 0) & 0xFFFFFFFF), ((RCC_SWDIOCR = (RCC_SWDIOCR & ~(0xFFFF0001UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0001) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_SWDIOCR_SWDPORT </item>
//    <item> SFDITEM_FIELD__RCC_SWDIOCR_KEY </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RCC_PERIRST  -------------------------------
// SVD Line: 14257

unsigned int RCC_PERIRST __AT (0x40020044);



// ----------------------------  Field Item: RCC_PERIRST_UART0RST  --------------------------------
// SVD Line: 14265

//  <item> SFDITEM_FIELD__RCC_PERIRST_UART0RST
//    <name> UART0RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020044) UART0 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.0..0> UART0RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_UART1RST  --------------------------------
// SVD Line: 14272

//  <item> SFDITEM_FIELD__RCC_PERIRST_UART1RST
//    <name> UART1RST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40020044) UART1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.1..1> UART1RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_I2C0RST  --------------------------------
// SVD Line: 14279

//  <item> SFDITEM_FIELD__RCC_PERIRST_I2C0RST
//    <name> I2C0RST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40020044) I2C0 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.2..2> I2C0RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_LPUARTRST  -------------------------------
// SVD Line: 14286

//  <item> SFDITEM_FIELD__RCC_PERIRST_LPUARTRST
//    <name> LPUARTRST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40020044) LPUART reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.3..3> LPUARTRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_SPI0RST  --------------------------------
// SVD Line: 14293

//  <item> SFDITEM_FIELD__RCC_PERIRST_SPI0RST
//    <name> SPI0RST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40020044) SPI0 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.4..4> SPI0RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_LPTIMRST  --------------------------------
// SVD Line: 14300

//  <item> SFDITEM_FIELD__RCC_PERIRST_LPTIMRST
//    <name> LPTIMRST </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40020044) LPTIM reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.5..5> LPTIMRST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_PERIRST_BASETIMRST  -------------------------------
// SVD Line: 14307

//  <item> SFDITEM_FIELD__RCC_PERIRST_BASETIMRST
//    <name> BASETIMRST </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40020044) Base Timer10/11 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.6..6> BASETIMRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_SYSCONRST  -------------------------------
// SVD Line: 14314

//  <item> SFDITEM_FIELD__RCC_PERIRST_SYSCONRST
//    <name> SYSCONRST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40020044) SYSCON reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.7..7> SYSCONRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_PCARST  ---------------------------------
// SVD Line: 14321

//  <item> SFDITEM_FIELD__RCC_PERIRST_PCARST
//    <name> PCARST </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40020044) PCA reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.8..8> PCARST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_OWIRERST  --------------------------------
// SVD Line: 14328

//  <item> SFDITEM_FIELD__RCC_PERIRST_OWIRERST
//    <name> OWIRERST </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40020044) OWIRE reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.9..9> OWIRERST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_TIM1RST  --------------------------------
// SVD Line: 14335

//  <item> SFDITEM_FIELD__RCC_PERIRST_TIM1RST
//    <name> TIM1RST </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40020044) TIM1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.10..10> TIM1RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_TIM2RST  --------------------------------
// SVD Line: 14342

//  <item> SFDITEM_FIELD__RCC_PERIRST_TIM2RST
//    <name> TIM2RST </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40020044) TIM2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.11..11> TIM2RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_WWDGRST  --------------------------------
// SVD Line: 14349

//  <item> SFDITEM_FIELD__RCC_PERIRST_WWDGRST
//    <name> WWDGRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40020044) WWDG reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.12..12> WWDGRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_ADCRST  ---------------------------------
// SVD Line: 14356

//  <item> SFDITEM_FIELD__RCC_PERIRST_ADCRST
//    <name> ADCRST </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40020044) ADC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.13..13> ADCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_AWKRST  ---------------------------------
// SVD Line: 14363

//  <item> SFDITEM_FIELD__RCC_PERIRST_AWKRST
//    <name> AWKRST </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40020044) AWK reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.14..14> AWKRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_I2C1RST  --------------------------------
// SVD Line: 14370

//  <item> SFDITEM_FIELD__RCC_PERIRST_I2C1RST
//    <name> I2C1RST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40020044) I2C1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.15..15> I2C1RST
//    </check>
//  </item>
//  


// ---------------------------  Field Item: RCC_PERIRST_CLKTRIMRST  -------------------------------
// SVD Line: 14377

//  <item> SFDITEM_FIELD__RCC_PERIRST_CLKTRIMRST
//    <name> CLKTRIMRST </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40020044) CLKTRIM reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.16..16> CLKTRIMRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_SPI1RST  --------------------------------
// SVD Line: 14384

//  <item> SFDITEM_FIELD__RCC_PERIRST_SPI1RST
//    <name> SPI1RST </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40020044) SPI1 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.17..17> SPI1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_LVDVCRST  --------------------------------
// SVD Line: 14391

//  <item> SFDITEM_FIELD__RCC_PERIRST_LVDVCRST
//    <name> LVDVCRST </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40020044) LVDVC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.18..18> LVDVCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_BEEPRST  --------------------------------
// SVD Line: 14398

//  <item> SFDITEM_FIELD__RCC_PERIRST_BEEPRST
//    <name> BEEPRST </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40020044) BEEP reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.19..19> BEEPRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_DBGRST  ---------------------------------
// SVD Line: 14405

//  <item> SFDITEM_FIELD__RCC_PERIRST_DBGRST
//    <name> DBGRST </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40020044) DBG reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.20..20> DBGRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_UART2RST  --------------------------------
// SVD Line: 14412

//  <item> SFDITEM_FIELD__RCC_PERIRST_UART2RST
//    <name> UART2RST </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40020044) UART2 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.21..21> UART2RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_UART3RST  --------------------------------
// SVD Line: 14419

//  <item> SFDITEM_FIELD__RCC_PERIRST_UART3RST
//    <name> UART3RST </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40020044) UART3 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.22..22> UART3RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_OPA12RST  --------------------------------
// SVD Line: 14426

//  <item> SFDITEM_FIELD__RCC_PERIRST_OPA12RST
//    <name> OPA12RST </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40020044) OPA12 reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.23..23> OPA12RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_GPIOARST  --------------------------------
// SVD Line: 14433

//  <item> SFDITEM_FIELD__RCC_PERIRST_GPIOARST
//    <name> GPIOARST </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40020044) GPIOA reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.24..24> GPIOARST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_GPIOBRST  --------------------------------
// SVD Line: 14440

//  <item> SFDITEM_FIELD__RCC_PERIRST_GPIOBRST
//    <name> GPIOBRST </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40020044) GPIOB reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.25..25> GPIOBRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_GPIOCRST  --------------------------------
// SVD Line: 14447

//  <item> SFDITEM_FIELD__RCC_PERIRST_GPIOCRST
//    <name> GPIOCRST </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40020044) GPIOC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.26..26> GPIOCRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RCC_PERIRST_GPIODRST  --------------------------------
// SVD Line: 14454

//  <item> SFDITEM_FIELD__RCC_PERIRST_GPIODRST
//    <name> GPIODRST </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40020044) GPIOD reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.27..27> GPIODRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_CRCRST  ---------------------------------
// SVD Line: 14461

//  <item> SFDITEM_FIELD__RCC_PERIRST_CRCRST
//    <name> CRCRST </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40020044) CRC reset </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.28..28> CRCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RCC_PERIRST_TIMXRST  --------------------------------
// SVD Line: 14468

//  <item> SFDITEM_FIELD__RCC_PERIRST_TIMXRST
//    <name> TIMXRST </name>
//    <rw> 
//    <i> [Bits 31..29] RW (@ 0x40020044) \nTIMx reset\n0 : Reserved - do not use\n1 : TIM1ARST = Timer1A reset\n2 : TIM1BRST = Timer1B reset\n3 : TIM2ARST = Timer2A reset\n4 : TIM2BRST = Timer2B reset\n5 : TIM2CRST = Timer2C reset\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) RCC_PERIRST ) </loc>
//      <o.31..29> TIMXRST
//        <0=> 0: 
//        <1=> 1: TIM1ARST = Timer1A reset
//        <2=> 2: TIM1BRST = Timer1B reset
//        <3=> 3: TIM2ARST = Timer2A reset
//        <4=> 4: TIM2BRST = Timer2B reset
//        <5=> 5: TIM2CRST = Timer2C reset
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: RCC_PERIRST  ----------------------------------
// SVD Line: 14257

//  <rtree> SFDITEM_REG__RCC_PERIRST
//    <name> PERIRST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020044) Peripheral Model Control </i>
//    <loc> ( (unsigned int)((RCC_PERIRST >> 0) & 0xFFFFFFFF), ((RCC_PERIRST = (RCC_PERIRST & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_PERIRST_UART0RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_UART1RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_I2C0RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_LPUARTRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_SPI0RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_LPTIMRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_BASETIMRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_SYSCONRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_PCARST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_OWIRERST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_TIM1RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_TIM2RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_WWDGRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_ADCRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_AWKRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_I2C1RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_CLKTRIMRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_SPI1RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_LVDVCRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_BEEPRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_DBGRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_UART2RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_UART3RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_OPA12RST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_GPIOARST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_GPIOBRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_GPIOCRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_GPIODRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_CRCRST </item>
//    <item> SFDITEM_FIELD__RCC_PERIRST_TIMXRST </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_RTCRST  -------------------------------
// SVD Line: 14504

unsigned int RCC_RTCRST __AT (0x40020048);



// ------------------------------  Field Item: RCC_RTCRST_RTCRST  ---------------------------------
// SVD Line: 14512

//  <item> SFDITEM_FIELD__RCC_RTCRST_RTCRST
//    <name> RTCRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020048) RTC RST </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_RTCRST ) </loc>
//      <o.0..0> RTCRST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_RTCRST_KEY  -----------------------------------
// SVD Line: 14519

//  <item> SFDITEM_FIELD__RCC_RTCRST_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40020048) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_RTCRST >> 16) & 0x0), ((RCC_RTCRST = (RCC_RTCRST & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_RTCRST  -----------------------------------
// SVD Line: 14504

//  <rtree> SFDITEM_REG__RCC_RTCRST
//    <name> RTCRST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020048) RTC Control </i>
//    <loc> ( (unsigned int)((RCC_RTCRST >> 0) & 0xFFFFFFFF), ((RCC_RTCRST = (RCC_RTCRST & ~(0xFFFF0001UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0001) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_RTCRST_RTCRST </item>
//    <item> SFDITEM_FIELD__RCC_RTCRST_KEY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: RCC_MASK_INT_T  -----------------------------
// SVD Line: 14528

unsigned int RCC_MASK_INT_T __AT (0x4002004C);



// --------------------------  Field Item: RCC_MASK_INT_T_MASK_INT_T  -----------------------------
// SVD Line: 14536

//  <item> SFDITEM_FIELD__RCC_MASK_INT_T_MASK_INT_T
//    <name> MASK_INT_T </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4002004C) \nmask interrupt time when enter deep-sleep\n0 : 1_6_MS = 1.6 ms\n1 : 1_4_MS = 1.4 ms\n2 : 1_2_MS = 1.2 ms\n3 : 1_0_MS = 1.0 ms\n4 : 0_8_MS = 0.8 ms\n5 : 0_6_MS = 0.6 ms\n6 : 0_4_MS = 0.4 ms\n7 : 0_2_MS = 0.2 ms </i>
//    <combo> 
//      <loc> ( (unsigned int) RCC_MASK_INT_T ) </loc>
//      <o.2..0> MASK_INT_T
//        <0=> 0: 1_6_MS = 1.6 ms
//        <1=> 1: 1_4_MS = 1.4 ms
//        <2=> 2: 1_2_MS = 1.2 ms
//        <3=> 3: 1_0_MS = 1.0 ms
//        <4=> 4: 0_8_MS = 0.8 ms
//        <5=> 5: 0_6_MS = 0.6 ms
//        <6=> 6: 0_4_MS = 0.4 ms
//        <7=> 7: 0_2_MS = 0.2 ms
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: RCC_MASK_INT_T_KEY  ---------------------------------
// SVD Line: 14585

//  <item> SFDITEM_FIELD__RCC_MASK_INT_T_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4002004C) Auth Key, KEY=0x5A69 </i>
//    <edit> 
//      <loc> ( (unsigned short)((RCC_MASK_INT_T >> 16) & 0x0), ((RCC_MASK_INT_T = (RCC_MASK_INT_T & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: RCC_MASK_INT_T  ---------------------------------
// SVD Line: 14528

//  <rtree> SFDITEM_REG__RCC_MASK_INT_T
//    <name> MASK_INT_T </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4002004C) mask interrupt time </i>
//    <loc> ( (unsigned int)((RCC_MASK_INT_T >> 0) & 0xFFFFFFFF), ((RCC_MASK_INT_T = (RCC_MASK_INT_T & ~(0xFFFF0007UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0007) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_MASK_INT_T_MASK_INT_T </item>
//    <item> SFDITEM_FIELD__RCC_MASK_INT_T_KEY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RCC_UNLOCK  -------------------------------
// SVD Line: 14594

unsigned int RCC_UNLOCK __AT (0x40020060);



// ------------------------------  Field Item: RCC_UNLOCK_UNLOCK  ---------------------------------
// SVD Line: 14602

//  <item> SFDITEM_FIELD__RCC_UNLOCK_UNLOCK
//    <name> UNLOCK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40020060) Un-Lock </i>
//    <check> 
//      <loc> ( (unsigned int) RCC_UNLOCK ) </loc>
//      <o.0..0> UNLOCK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RCC_UNLOCK_KEY  -----------------------------------
// SVD Line: 14609

//  <item> SFDITEM_FIELD__RCC_UNLOCK_KEY
//    <name> KEY </name>
//    <w> 
//    <i> [Bits 31..1] WO (@ 0x40020060) Auth Key, KEY=0x2AD5334C </i>
//    <edit> 
//      <loc> ( (unsigned int)((RCC_UNLOCK >> 1) & 0x0), ((RCC_UNLOCK = (RCC_UNLOCK & ~(0x7FFFFFFFUL << 1 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RCC_UNLOCK  -----------------------------------
// SVD Line: 14594

//  <rtree> SFDITEM_REG__RCC_UNLOCK
//    <name> UNLOCK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40020060) Register Protect </i>
//    <loc> ( (unsigned int)((RCC_UNLOCK >> 0) & 0xFFFFFFFF), ((RCC_UNLOCK = (RCC_UNLOCK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RCC_UNLOCK_UNLOCK </item>
//    <item> SFDITEM_FIELD__RCC_UNLOCK_KEY </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RCC  --------------------------------------
// SVD Line: 13295

//  <view> RCC
//    <name> RCC </name>
//    <item> SFDITEM_REG__RCC_HCLKDIV </item>
//    <item> SFDITEM_REG__RCC_PCLKDIV </item>
//    <item> SFDITEM_REG__RCC_HCLKEN </item>
//    <item> SFDITEM_REG__RCC_PCLKEN </item>
//    <item> SFDITEM_REG__RCC_MCOCR </item>
//    <item> SFDITEM_REG__RCC_RSTCR </item>
//    <item> SFDITEM_REG__RCC_RSTSR </item>
//    <item> SFDITEM_REG__RCC_SYSCLKCR </item>
//    <item> SFDITEM_REG__RCC_SYSCLKSEL </item>
//    <item> SFDITEM_REG__RCC_HIRCCR </item>
//    <item> SFDITEM_REG__RCC_HXTCR </item>
//    <item> SFDITEM_REG__RCC_SIRCCR </item>
//    <item> SFDITEM_REG__RCC_LXTCR </item>
//    <item> SFDITEM_REG__RCC_IRQLATENCY </item>
//    <item> SFDITEM_REG__RCC_STICKCR </item>
//    <item> SFDITEM_REG__RCC_SWDIOCR </item>
//    <item> SFDITEM_REG__RCC_PERIRST </item>
//    <item> SFDITEM_REG__RCC_RTCRST </item>
//    <item> SFDITEM_REG__RCC_MASK_INT_T </item>
//    <item> SFDITEM_REG__RCC_UNLOCK </item>
//  </view>
//  


// ------------------------------   IRQ Num definition: ZB32L030  ---------------------------------
// SVD Line: 33



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// ------------------------  ARM Cortex-M0+ Specific Interrupt Numbers  ---------------------------

//  <qitem> Reset_IRQ
//    <name> Reset </name>
//    <i> Reset Vector, invoked on Power up and warm reset </i>
//    <loc> 1 </loc>
//  </qitem>
//  
//  <qitem> NonMaskableInt_IRQ
//    <name> NonMaskableInt </name>
//    <i> Non maskable Interrupt, cannot be stopped or preempted </i>
//    <loc> 2 </loc>
//  </qitem>
//  
//  <qitem> HardFault_IRQ
//    <name> HardFault </name>
//    <i> Hard Fault, all classes of Fault </i>
//    <loc> 3 </loc>
//  </qitem>
//  
//  <qitem> SVCall_IRQ
//    <name> SVCall </name>
//    <i> System Service Call via SVC instruction </i>
//    <loc> 11 </loc>
//  </qitem>
//  
//  <qitem> PendSV_IRQ
//    <name> PendSV </name>
//    <i> Pendable request for system service </i>
//    <loc> 14 </loc>
//  </qitem>
//  
//  <qitem> SysTick_IRQ
//    <name> SysTick </name>
//    <i> System Tick Timer </i>
//    <loc> 15 </loc>
//  </qitem>
//  


// ---------------------------  ZB32L030 Specific Interrupt Numbers  ------------------------------

//  <qitem> GPIOA_IRQ
//    <name> GPIOA </name>
//    <i> GPIOA </i>
//    <loc> 16 </loc>
//  </qitem>
//  
//  <qitem> GPIOB_IRQ
//    <name> GPIOB </name>
//    <i> GPIOB global interrupt </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> GPIOC_IRQ
//    <name> GPIOC </name>
//    <i> GPIOC global interrupt </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> GPIOD_IRQ
//    <name> GPIOD </name>
//    <i> GPIOD global interrupt </i>
//    <loc> 19 </loc>
//  </qitem>
//  
//  <qitem> FLASH_IRQ
//    <name> FLASH </name>
//    <i> Flash interrupt </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> UART0_IRQ
//    <name> UART0 </name>
//    <i> UART0 </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> UART1_IRQ
//    <name> UART1 </name>
//    <i> UART1 global interrupt </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> LPUART_IRQ
//    <name> LPUART </name>
//    <i> LPUART </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> UART2_3_IRQ
//    <name> UART2_3 </name>
//    <i> UART2 global interrupt </i>
//    <loc> 25 </loc>
//  </qitem>
//  
//  <qitem> SPI0_1_IRQ
//    <name> SPI0_1 </name>
//    <i> SPI0_1 </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> TIM2C_IRQ
//    <name> TIM2C </name>
//    <i> TIM2C global interrupt </i>
//    <loc> 27 </loc>
//  </qitem>
//  
//  <qitem> I2C0_1_IRQ
//    <name> I2C0_1 </name>
//    <i> I2C0_1 </i>
//    <loc> 28 </loc>
//  </qitem>
//  
//  <qitem> TIM1B_IRQ
//    <name> TIM1B </name>
//    <i> TIM1B global interrupt </i>
//    <loc> 29 </loc>
//  </qitem>
//  
//  <qitem> TIM10_IRQ
//    <name> TIM10 </name>
//    <i> TIM10 </i>
//    <loc> 30 </loc>
//  </qitem>
//  
//  <qitem> TIM11_IRQ
//    <name> TIM11 </name>
//    <i> TIM11 global interrupt </i>
//    <loc> 31 </loc>
//  </qitem>
//  
//  <qitem> LPTIM_IRQ
//    <name> LPTIM </name>
//    <i> LPTIM </i>
//    <loc> 32 </loc>
//  </qitem>
//  
//  <qitem> TIM1A_IRQ
//    <name> TIM1A </name>
//    <i> TIM1A global interrupt </i>
//    <loc> 33 </loc>
//  </qitem>
//  
//  <qitem> TIM1_IRQ
//    <name> TIM1 </name>
//    <i> TIM1 </i>
//    <loc> 34 </loc>
//  </qitem>
//  
//  <qitem> TIM2_IRQ
//    <name> TIM2 </name>
//    <i> TIM2 global interrupt </i>
//    <loc> 35 </loc>
//  </qitem>
//  
//  <qitem> TIM2A_IRQ
//    <name> TIM2A </name>
//    <i> TIM2A global interrupt </i>
//    <loc> 36 </loc>
//  </qitem>
//  
//  <qitem> PCA_IRQ
//    <name> PCA </name>
//    <i> PCA </i>
//    <loc> 37 </loc>
//  </qitem>
//  
//  <qitem> WWDG_IRQ
//    <name> WWDG </name>
//    <i> WWDG </i>
//    <loc> 38 </loc>
//  </qitem>
//  
//  <qitem> IWDG_IRQ
//    <name> IWDG </name>
//    <i> IWDG </i>
//    <loc> 39 </loc>
//  </qitem>
//  
//  <qitem> ADC_IRQ
//    <name> ADC </name>
//    <i> ADC </i>
//    <loc> 40 </loc>
//  </qitem>
//  
//  <qitem> LVD_IRQ
//    <name> LVD </name>
//    <i> LVD </i>
//    <loc> 41 </loc>
//  </qitem>
//  
//  <qitem> VC0_1_IRQ
//    <name> VC0_1 </name>
//    <i> VC0_1 </i>
//    <loc> 42 </loc>
//  </qitem>
//  
//  <qitem> TIM2B_IRQ
//    <name> TIM2B </name>
//    <i> TIM2B global interrupt </i>
//    <loc> 43 </loc>
//  </qitem>
//  
//  <qitem> AWK_IRQ
//    <name> AWK </name>
//    <i> AWK </i>
//    <loc> 44 </loc>
//  </qitem>
//  
//  <qitem> OWIRE_IRQ
//    <name> OWIRE </name>
//    <i> OWIRE </i>
//    <loc> 45 </loc>
//  </qitem>
//  
//  <qitem> RTC_IRQ
//    <name> RTC </name>
//    <i> RTC </i>
//    <loc> 46 </loc>
//  </qitem>
//  
//  <qitem> CLKTRIM_IRQ
//    <name> CLKTRIM </name>
//    <i> CLKTRIM </i>
//    <loc> 47 </loc>
//  </qitem>
//  
//  <irqtable> ZB32L030_IRQTable
//    <name> ZB32L030 Interrupt Table </name>
//    <nvicPrioBits> 2 </nvicPrioBits>
//    <qitem> Reset_IRQ </qitem>
//    <qitem> NonMaskableInt_IRQ </qitem>
//    <qitem> HardFault_IRQ </qitem>
//    <qitem> SVCall_IRQ </qitem>
//    <qitem> PendSV_IRQ </qitem>
//    <qitem> SysTick_IRQ </qitem>
//    <qitem> GPIOA_IRQ </qitem>
//    <qitem> GPIOB_IRQ </qitem>
//    <qitem> GPIOC_IRQ </qitem>
//    <qitem> GPIOD_IRQ </qitem>
//    <qitem> FLASH_IRQ </qitem>
//    <qitem> UART0_IRQ </qitem>
//    <qitem> UART1_IRQ </qitem>
//    <qitem> LPUART_IRQ </qitem>
//    <qitem> UART2_3_IRQ </qitem>
//    <qitem> SPI0_1_IRQ </qitem>
//    <qitem> TIM2C_IRQ </qitem>
//    <qitem> I2C0_1_IRQ </qitem>
//    <qitem> TIM1B_IRQ </qitem>
//    <qitem> TIM10_IRQ </qitem>
//    <qitem> TIM11_IRQ </qitem>
//    <qitem> LPTIM_IRQ </qitem>
//    <qitem> TIM1A_IRQ </qitem>
//    <qitem> TIM1_IRQ </qitem>
//    <qitem> TIM2_IRQ </qitem>
//    <qitem> TIM2A_IRQ </qitem>
//    <qitem> PCA_IRQ </qitem>
//    <qitem> WWDG_IRQ </qitem>
//    <qitem> IWDG_IRQ </qitem>
//    <qitem> ADC_IRQ </qitem>
//    <qitem> LVD_IRQ </qitem>
//    <qitem> VC0_1_IRQ </qitem>
//    <qitem> TIM2B_IRQ </qitem>
//    <qitem> AWK_IRQ </qitem>
//    <qitem> OWIRE_IRQ </qitem>
//    <qitem> RTC_IRQ </qitem>
//    <qitem> CLKTRIM_IRQ </qitem>
//  </irqtable>


// -------------------------------------   Menu: ZB32L030  ----------------------------------------
// SVD Line: 33



// -------------------------------  Peripheral Menu: 'ZB32L030'  ----------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> ADC
//    <m> ADC </m>
//  </b>
//  
//  <b> ADVTIM
//    <m> TIM </m>
//    <m> TIM1 </m>
//    <m> TIM1A </m>
//    <m> TIM1B </m>
//    <m> TIM2 </m>
//    <m> TIM2A </m>
//    <m> TIM2B </m>
//    <m> TIM2C </m>
//  </b>
//  
//  <b> AWK
//    <m> AWK </m>
//  </b>
//  
//  <b> BASETIM
//    <m> BASETIM </m>
//    <m> TIM10 </m>
//    <m> TIM11 </m>
//  </b>
//  
//  <b> BEEP
//    <m> BEEP </m>
//  </b>
//  
//  <b> CLKTRIM
//    <m> CLKTRIM </m>
//  </b>
//  
//  <b> CRC
//    <m> CRC </m>
//  </b>
//  
//  <b> DBG
//    <m> DBG </m>
//  </b>
//  
//  <b> DEV
//    <m> DEV_UID </m>
//  </b>
//  
//  <b> EFLASH
//    <m> EFLASH_MEM </m>
//  </b>
//  
//  <b> ESRAM
//    <m> ESRAM_MEM </m>
//  </b>
//  
//  <b> FLASH
//    <m> FLASH </m>
//  </b>
//  
//  <b> GPIO
//    <m> GPIO </m>
//    <m> GPIOA </m>
//    <m> GPIOB </m>
//    <m> GPIOC </m>
//    <m> GPIOD </m>
//  </b>
//  
//  <b> I
//    <m> I2C </m>
//    <m> I2C0 </m>
//    <m> I2C1 </m>
//  </b>
//  
//  <b> IWDG
//    <m> IWDG </m>
//  </b>
//  
//  <b> LPTIM
//    <m> LPTIM </m>
//  </b>
//  
//  <b> LPUART
//    <m> LPUART </m>
//  </b>
//  
//  <b> LVD
//    <m> LVD </m>
//  </b>
//  
//  <b> MMP
//    <m> MMP_ALIAS </m>
//  </b>
//  
//  <b> OPA
//    <m> OPA </m>
//  </b>
//  
//  <b> OWIRE
//    <m> OWIRE </m>
//  </b>
//  
//  <b> OptionBytes
//    <m> OBYTES </m>
//  </b>
//  
//  <b> PCA
//    <m> PCA </m>
//  </b>
//  
//  <b> RCC
//    <m> RCC </m>
//  </b>
//  
//  <b> RTC
//    <m> RTC </m>
//  </b>
//  
//  <b> SPI
//    <m> SPI </m>
//    <m> SPI0 </m>
//    <m> SPI1 </m>
//  </b>
//  
//  <b> SYSCFG
//    <m> SYSCFG </m>
//  </b>
//  
//  <b> SYSCON
//    <m> SYSCON </m>
//  </b>
//  
//  <b> UART
//    <m> UART </m>
//    <m> UART0 </m>
//    <m> UART1 </m>
//    <m> UART2 </m>
//    <m> UART3 </m>
//  </b>
//  
//  <b> VC
//    <m> VC </m>
//    <m> VC0 </m>
//    <m> VC1 </m>
//  </b>
//  
//  <b> WWDG
//    <m> WWDG </m>
//  </b>
//  
