# ECSE6680-VLSI-Spring2024
- FIR design is in [](./FIR_filter/)
- Final project is in [](./Final_project/)