# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
![image](https://github.com/Nandhika05/Experiment--02-Implementation-of-combinational-logic-/assets/154419402/59ce5074-8693-4928-ad10-eef1f338ead5)


Developed by: NANDHIKA P

RegisterNumber:  212223040125
*/

## RTL realization
![image](https://github.com/Nandhika05/Experiment--02-Implementation-of-combinational-logic-/assets/154419402/8382358d-463f-46d2-88eb-89085e7a4d37)

## TRUTH TABLE 
![image](https://github.com/Nandhika05/Experiment--02-Implementation-of-combinational-logic-/assets/154419402/b5ccce90-97ed-4ee7-9b5c-5fd089cbce45)

## Timing Diagram
![image](https://github.com/Nandhika05/Experiment--02-Implementation-of-combinational-logic-/assets/154419402/2799ae25-410a-43da-a3b2-835f344d6e71)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
