INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:04:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.515ns period=7.030ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.515ns period=7.030ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.030ns  (clk rise@7.030ns - clk rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.123ns (32.139%)  route 4.483ns (67.861%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.513 - 7.030 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2273, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X37Y163        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y163        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=44, routed)          0.451     1.175    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X36Y163        LUT5 (Prop_lut5_I2_O)        0.043     1.218 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.218    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X36Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.469 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.469    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X36Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.518 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.518    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X36Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.567 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.567    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X36Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.616 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.616    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X36Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.665 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.665    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X36Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.714 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.714    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X36Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.818 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[0]
                         net (fo=4, routed)           0.307     2.125    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_7
    SLICE_X37Y166        LUT3 (Prop_lut3_I1_O)        0.120     2.245 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_15/O
                         net (fo=63, routed)          0.576     2.821    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_10
    SLICE_X22Y168        LUT6 (Prop_lut6_I0_O)        0.043     2.864 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_36/O
                         net (fo=1, routed)           0.425     3.288    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_36_n_0
    SLICE_X37Y168        LUT6 (Prop_lut6_I5_O)        0.043     3.331 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_14/O
                         net (fo=10, routed)          0.597     3.928    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X37Y174        LUT4 (Prop_lut4_I2_O)        0.043     3.971 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3/O
                         net (fo=5, routed)           0.223     4.194    lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3_n_0
    SLICE_X37Y173        LUT5 (Prop_lut5_I4_O)        0.043     4.237 f  lsq1/handshake_lsq_lsq1_core/excRt_c4_reg[1]_srl4_i_2/O
                         net (fo=4, routed)           0.295     4.531    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]
    SLICE_X37Y173        LUT5 (Prop_lut5_I3_O)        0.043     4.574 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.218     4.792    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X36Y173        LUT3 (Prop_lut3_I0_O)        0.043     4.835 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.835    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X36Y173        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.022 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.022    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y174        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.149 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.283     5.432    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X36Y175        LUT2 (Prop_lut2_I0_O)        0.136     5.568 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.568    addf0/operator/ps_c1_reg[3][0]
    SLICE_X36Y175        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     5.800 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.372     6.172    addf0/operator/RightShifterComponent/O[1]
    SLICE_X37Y176        LUT4 (Prop_lut4_I0_O)        0.118     6.290 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.266     6.556    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X38Y176        LUT5 (Prop_lut5_I0_O)        0.043     6.599 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.206     6.805    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X39Y177        LUT3 (Prop_lut3_I1_O)        0.043     6.848 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.265     7.114    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X40Y176        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.030     7.030 r  
                                                      0.000     7.030 r  clk (IN)
                         net (fo=2273, unset)         0.483     7.513    addf0/operator/RightShifterComponent/clk
    SLICE_X40Y176        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/C
                         clock pessimism              0.000     7.513    
                         clock uncertainty           -0.035     7.477    
    SLICE_X40Y176        FDRE (Setup_fdre_C_R)       -0.271     7.206    addf0/operator/RightShifterComponent/level4_c1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  0.093    




