Loading device for application Rf_Device from file '3s200.nph' in environment
C:\Xilinx.
   "topbox" is an NCD, version 3.1, device xc3s200, package ft256, speed -4

Analysis completed Mon Oct 09 10:26:56 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 
.260 Volts)


Device speed data version:  "PRODUCTION 1.39 2006-08-18".


INFO:Par:253 - The Map -timing placement will be retained since it is likely to achieve better performance.

Device Utilization Summary:

   Number of BUFGMUXs                  3 out of 8      37%
   Number of DCMs                      1 out of 4      25%
   Number of External IOBs            74 out of 173    42%
      Number of LOCed IOBs            74 out of 74    100%

   Number of Slices                  634 out of 1920   33%
      Number of SLICEMs                0 out of 960     0%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

Starting Router

Phase 1: 4925 unrouted;       REAL time: 4 secs 

Phase 2: 4582 unrouted;       REAL time: 4 secs 

Phase 3: 2125 unrouted;       REAL time: 5 secs 

Phase 4: 2125 unrouted; (0)      REAL time: 5 secs 

Phase 5: 2125 unrouted; (0)      REAL time: 6 secs 

Phase 6: 2125 unrouted; (0)      REAL time: 6 secs 

Phase 7: 0 unrouted; (0)      REAL time: 9 secs 

Phase 8: 0 unrouted; (0)      REAL time: 10 secs 


Total REAL time to Router completion: 11 secs 
Total CPU time to Router completion: 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|                 clk |      BUFGMUX1| No   |  320 |  0.005     |  1.015      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of
                                            |            |            | Levels | Slack      |errors   
------------------------------------------------------------------------------------------------------
  TS_CPU_ctl_clockgen_CLKFX_BUF = PERIOD TI | 27.777ns   | 25.408ns   | 5      | 2.369ns    | 0       
  MEGRP "CPU_ctl_clockgen_CLKFX_BUF"        |            |            |        |            |         
    TS_clkin * 0.72 HIGH 50%                |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_clkin = PERIOD TIMEGRP "clkin" 50 MHz  | N/A        | N/A        | N/A    | N/A        | N/A     
  HIGH 50%                                  |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_CPU_ctl_clockgen_CLKFX180_BUF = PERIOD | N/A        | N/A        | N/A    | N/A        | N/A     
   TIMEGRP         "CPU_ctl_clockgen_CLKFX1 |            |            |        |            |         
  80_BUF" TS_clkin * 0.72 PHASE 13.889 ns H |            |            |        |            |         
  IGH         50%                           |            |            |        |            |         
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 12 secs 
Total CPU time to PAR completion: 12 secs 

Peak Memory Usage:  124 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file C:/blue8/topbox.ncd



PAR done!
