INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_proj/rom_test/rom_test.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_proj/rom_test/rom_test.srcs/sources_1/new/rom_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_proj/rom_test/rom_test.srcs/sim_1/new/tb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_proj/rom_test/rom_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
