
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn.v
# synth_design -part xc7z020clg484-3 -top ldpc_cn -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top ldpc_cn -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 224059 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 248111 ; free virtual = 315849
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn.v:2]
	Parameter FOLDFACTOR bound to: 1 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter RAM_LATENCY bound to: 2 - type: integer 
	Parameter CALC_LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_cn' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 247941 ; free virtual = 315680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 247939 ; free virtual = 315679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 80.656 ; free physical = 247939 ; free virtual = 315679
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 247907 ; free virtual = 315646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ldpc_cn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fixed_msg_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1757.066 ; gain = 283.430 ; free physical = 247001 ; free virtual = 314757
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246988 ; free virtual = 314743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246984 ; free virtual = 314740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop we_del2_reg[2] is being inverted and renamed to we_del2_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246965 ; free virtual = 314721
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246965 ; free virtual = 314721
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246965 ; free virtual = 314721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246965 ; free virtual = 314721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246965 ; free virtual = 314721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246965 ; free virtual = 314721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |    11|
|3     |LUT3  |    58|
|4     |LUT4  |    17|
|5     |LUT5  |    30|
|6     |LUT6  |    74|
|7     |MUXF7 |     1|
|8     |FDCE  |   285|
|9     |FDPE  |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   479|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246965 ; free virtual = 314721
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.070 ; gain = 283.434 ; free physical = 246968 ; free virtual = 314723
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.074 ; gain = 283.434 ; free physical = 246976 ; free virtual = 314731
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.238 ; gain = 0.000 ; free physical = 246528 ; free virtual = 314283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1849.238 ; gain = 375.699 ; free physical = 246579 ; free virtual = 314334
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.895 ; gain = 564.656 ; free physical = 247244 ; free virtual = 315001
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.895 ; gain = 0.000 ; free physical = 247244 ; free virtual = 315001
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.906 ; gain = 0.000 ; free physical = 247248 ; free virtual = 315005
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246281 ; free virtual = 314073

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 97d6323a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246281 ; free virtual = 314072

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 97d6323a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246112 ; free virtual = 313970
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 97d6323a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246111 ; free virtual = 313968
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 97d6323a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246110 ; free virtual = 313968
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 97d6323a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246110 ; free virtual = 313969
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 97d6323a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246104 ; free virtual = 313963
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 97d6323a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246104 ; free virtual = 313962
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246104 ; free virtual = 313962
Ending Logic Optimization Task | Checksum: 97d6323a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246104 ; free virtual = 313963

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 97d6323a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246106 ; free virtual = 313969

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 97d6323a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246106 ; free virtual = 313969

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246106 ; free virtual = 313969
Ending Netlist Obfuscation Task | Checksum: 97d6323a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246106 ; free virtual = 313969
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.969 ; gain = 0.000 ; free physical = 246105 ; free virtual = 313969
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 97d6323a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module ldpc_cn ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2521.949 ; gain = 0.000 ; free physical = 246079 ; free virtual = 313945
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2521.953 ; gain = 0.004 ; free physical = 246040 ; free virtual = 313910
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.185 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2521.953 ; gain = 0.004 ; free physical = 246034 ; free virtual = 313912
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2705.117 ; gain = 183.164 ; free physical = 246023 ; free virtual = 313912
Power optimization passes: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2705.117 ; gain = 183.168 ; free physical = 246022 ; free virtual = 313912

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 246023 ; free virtual = 313917


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design ldpc_cn ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 6 accepted clusters 6

Number of Slice Registers augmented: 0 newly gated: 49 Total: 286
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/54 RAMS dropped: 0/0 Clusters dropped: 0/6 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d6b98976

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245956 ; free virtual = 313849
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d6b98976
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2705.117 ; gain = 199.148 ; free physical = 246027 ; free virtual = 313921
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27911232 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f1ad0e30

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313952
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: f1ad0e30

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 246055 ; free virtual = 313952
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: f1ad0e30

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313952
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f1ad0e30

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313952
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f1ad0e30

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313953

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 246056 ; free virtual = 313953
Ending Netlist Obfuscation Task | Checksum: f1ad0e30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 246055 ; free virtual = 313952
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245423 ; free virtual = 313407
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 264d8b77

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245425 ; free virtual = 313409
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245425 ; free virtual = 313409

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f5bc23e0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245463 ; free virtual = 313447

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1970cc4b1

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245454 ; free virtual = 313437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1970cc4b1

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245453 ; free virtual = 313437
Phase 1 Placer Initialization | Checksum: 1970cc4b1

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245453 ; free virtual = 313437

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ba481e4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245433 ; free virtual = 313417

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245354 ; free virtual = 313338

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 117cfdb4f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245353 ; free virtual = 313337
Phase 2 Global Placement | Checksum: 14c9462ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245395 ; free virtual = 313379

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14c9462ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245394 ; free virtual = 313378

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1db28dd8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245401 ; free virtual = 313385

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9564082

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245401 ; free virtual = 313385

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 143c86a8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245401 ; free virtual = 313385

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bb0ad365

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245371 ; free virtual = 313355

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20fd34535

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245367 ; free virtual = 313351

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f2607ca4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245373 ; free virtual = 313357
Phase 3 Detail Placement | Checksum: 1f2607ca4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245373 ; free virtual = 313357

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ff0d46e1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ff0d46e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245333 ; free virtual = 313317
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.951. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17b1b5cb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313314
Phase 4.1 Post Commit Optimization | Checksum: 17b1b5cb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245328 ; free virtual = 313312

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17b1b5cb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245324 ; free virtual = 313307

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17b1b5cb1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245321 ; free virtual = 313305

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245321 ; free virtual = 313304
Phase 4.4 Final Placement Cleanup | Checksum: 188391ff4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245320 ; free virtual = 313304
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188391ff4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245319 ; free virtual = 313303
Ending Placer Task | Checksum: b99f1b33

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313313
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245329 ; free virtual = 313313
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245284 ; free virtual = 313268
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245279 ; free virtual = 313263
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313239
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 971f479a ConstDB: 0 ShapeSum: 227fd399 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "first_half" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "first_half". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "first_iteration" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "first_iteration". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_rd" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_rd". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "disable_cn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "disable_cn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cn_we" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cn_we". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_din_we" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_din_we". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iteration" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iteration". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_msg[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_msg[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_msg[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_msg[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_msg[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_msg[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_msg[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_msg[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_msg[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_msg[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sh_msg[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sh_msg[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_cn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_cn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_cn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_cn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_cn[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_cn[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_cn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_cn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_cn[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_cn[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_cn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_cn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_cn[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_cn[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_cn[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_cn[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dnmsg_dout[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dnmsg_dout[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "llr_access" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "llr_access". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 6304c1ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 242358 ; free virtual = 310381
Post Restoration Checksum: NetGraph: 3541c643 NumContArr: 2dc2fb77 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6304c1ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 242353 ; free virtual = 310378

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6304c1ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 242312 ; free virtual = 310338

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6304c1ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 242309 ; free virtual = 310334
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21e8a0b64

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 242336 ; free virtual = 310366
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.039  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c4d1678c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 242336 ; free virtual = 310370

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d169852e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 242734 ; free virtual = 310776

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.632  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 198d62fbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243518 ; free virtual = 311566
Phase 4 Rip-up And Reroute | Checksum: 198d62fbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243520 ; free virtual = 311568

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 198d62fbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243513 ; free virtual = 311561

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 198d62fbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243510 ; free virtual = 311559
Phase 5 Delay and Skew Optimization | Checksum: 198d62fbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243519 ; free virtual = 311567

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f36d50f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243517 ; free virtual = 311565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.632  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f36d50f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243517 ; free virtual = 311565
Phase 6 Post Hold Fix | Checksum: 1f36d50f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243516 ; free virtual = 311564

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0221601 %
  Global Horizontal Routing Utilization  = 0.0335531 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19a0603f0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243535 ; free virtual = 311584

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19a0603f0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243533 ; free virtual = 311582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14c78dfa6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243525 ; free virtual = 311575

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.632  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14c78dfa6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243516 ; free virtual = 311566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243552 ; free virtual = 311603

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243551 ; free virtual = 311602
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243544 ; free virtual = 311596
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243513 ; free virtual = 311572
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.117 ; gain = 0.000 ; free physical = 243501 ; free virtual = 311562
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2830.609 ; gain = 0.000 ; free physical = 242976 ; free virtual = 311104
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 20:58:36 2022...
