// Seed: 3784009261
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  assign id_1 = 1;
  logic id_5 = 1;
  type_0 id_6 (
      .id_0(id_0),
      .id_1(id_4),
      .id_2(1),
      .id_3(id_1)
  );
  assign id_5 = 1;
  reg id_7;
  assign id_3 = 1;
  always @(1'b0) id_1 <= id_7;
  type_18(
      1 * 1'd0 - id_0, 1
  );
  logic id_8;
  logic id_9 = id_0;
  logic id_10 = id_4;
  logic id_11;
  type_1 id_12 (
      .id_0(id_13),
      .id_1(1),
      .id_2(id_6),
      .id_3(id_8)
  );
endmodule
`default_nettype id_5
