
ubuntu-preinstalled/nsenter:     file format elf32-littlearm


Disassembly of section .init:

00000ebc <.init>:
 ebc:	push	{r3, lr}
 ec0:	bl	1d20 <__assert_fail@plt+0xafc>
 ec4:	pop	{r3, pc}

Disassembly of section .plt:

00000ec8 <raise@plt-0x14>:
     ec8:	push	{lr}		; (str lr, [sp, #-4]!)
     ecc:	ldr	lr, [pc, #4]	; ed8 <raise@plt-0x4>
     ed0:	add	lr, pc, lr
     ed4:	ldr	pc, [lr, #8]!
     ed8:	ldrdeq	r3, [r1], -r0

00000edc <raise@plt>:
     edc:	add	ip, pc, #0, 12
     ee0:	add	ip, ip, #77824	; 0x13000
     ee4:	ldr	pc, [ip, #4048]!	; 0xfd0

00000ee8 <is_selinux_enabled@plt>:
     ee8:	add	ip, pc, #0, 12
     eec:	add	ip, ip, #77824	; 0x13000
     ef0:	ldr	pc, [ip, #4040]!	; 0xfc8

00000ef4 <strcmp@plt>:
     ef4:	add	ip, pc, #0, 12
     ef8:	add	ip, ip, #77824	; 0x13000
     efc:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f00 <__cxa_finalize@plt>:
     f00:	add	ip, pc, #0, 12
     f04:	add	ip, ip, #77824	; 0x13000
     f08:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f0c <strtol@plt>:
     f0c:	add	ip, pc, #0, 12
     f10:	add	ip, ip, #77824	; 0x13000
     f14:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f18 <strcspn@plt>:
     f18:	add	ip, pc, #0, 12
     f1c:	add	ip, ip, #77824	; 0x13000
     f20:	ldr	pc, [ip, #4008]!	; 0xfa8

00000f24 <free@plt>:
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #77824	; 0x13000
     f2c:	ldr	pc, [ip, #4000]!	; 0xfa0

00000f30 <ferror@plt>:
     f30:	add	ip, pc, #0, 12
     f34:	add	ip, ip, #77824	; 0x13000
     f38:	ldr	pc, [ip, #3992]!	; 0xf98

00000f3c <strndup@plt>:
     f3c:			; <UNDEFINED> instruction: 0xe7fd4778
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #77824	; 0x13000
     f48:	ldr	pc, [ip, #3980]!	; 0xf8c

00000f4c <_exit@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #77824	; 0x13000
     f54:	ldr	pc, [ip, #3972]!	; 0xf84

00000f58 <memcpy@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #77824	; 0x13000
     f60:	ldr	pc, [ip, #3964]!	; 0xf7c

00000f64 <execvp@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #77824	; 0x13000
     f6c:	ldr	pc, [ip, #3956]!	; 0xf74

00000f70 <__strtoull_internal@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #77824	; 0x13000
     f78:	ldr	pc, [ip, #3948]!	; 0xf6c

00000f7c <dcgettext@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #77824	; 0x13000
     f84:	ldr	pc, [ip, #3940]!	; 0xf64

00000f88 <strdup@plt>:
     f88:			; <UNDEFINED> instruction: 0xe7fd4778
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #77824	; 0x13000
     f94:	ldr	pc, [ip, #3928]!	; 0xf58

00000f98 <__stack_chk_fail@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #77824	; 0x13000
     fa0:	ldr	pc, [ip, #3920]!	; 0xf50

00000fa4 <setns@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #77824	; 0x13000
     fac:	ldr	pc, [ip, #3912]!	; 0xf48

00000fb0 <textdomain@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #77824	; 0x13000
     fb8:	ldr	pc, [ip, #3904]!	; 0xf40

00000fbc <err@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #77824	; 0x13000
     fc4:	ldr	pc, [ip, #3896]!	; 0xf38

00000fc8 <setgroups@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #77824	; 0x13000
     fd0:	ldr	pc, [ip, #3888]!	; 0xf30

00000fd4 <waitpid@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #77824	; 0x13000
     fdc:	ldr	pc, [ip, #3880]!	; 0xf28

00000fe0 <strcpy@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #77824	; 0x13000
     fe8:	ldr	pc, [ip, #3872]!	; 0xf20

00000fec <chroot@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #77824	; 0x13000
     ff4:	ldr	pc, [ip, #3864]!	; 0xf18

00000ff8 <__fpending@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #77824	; 0x13000
    1000:	ldr	pc, [ip, #3856]!	; 0xf10

00001004 <open64@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #77824	; 0x13000
    100c:	ldr	pc, [ip, #3848]!	; 0xf08

00001010 <getenv@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #77824	; 0x13000
    1018:	ldr	pc, [ip, #3840]!	; 0xf00

0000101c <setgid@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #77824	; 0x13000
    1024:	ldr	pc, [ip, #3832]!	; 0xef8

00001028 <malloc@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #77824	; 0x13000
    1030:	ldr	pc, [ip, #3824]!	; 0xef0

00001034 <__libc_start_main@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #77824	; 0x13000
    103c:	ldr	pc, [ip, #3816]!	; 0xee8

00001040 <__gmon_start__@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #77824	; 0x13000
    1048:	ldr	pc, [ip, #3808]!	; 0xee0

0000104c <getopt_long@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #77824	; 0x13000
    1054:	ldr	pc, [ip, #3800]!	; 0xed8

00001058 <kill@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #77824	; 0x13000
    1060:	ldr	pc, [ip, #3792]!	; 0xed0

00001064 <__ctype_b_loc@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #77824	; 0x13000
    106c:	ldr	pc, [ip, #3784]!	; 0xec8

00001070 <getpid@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #77824	; 0x13000
    1078:	ldr	pc, [ip, #3776]!	; 0xec0

0000107c <exit@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #77824	; 0x13000
    1084:	ldr	pc, [ip, #3768]!	; 0xeb8

00001088 <strtoul@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #77824	; 0x13000
    1090:	ldr	pc, [ip, #3760]!	; 0xeb0

00001094 <strlen@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #77824	; 0x13000
    109c:	ldr	pc, [ip, #3752]!	; 0xea8

000010a0 <strchr@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #77824	; 0x13000
    10a8:	ldr	pc, [ip, #3744]!	; 0xea0

000010ac <warnx@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #77824	; 0x13000
    10b4:	ldr	pc, [ip, #3736]!	; 0xe98

000010b8 <__errno_location@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #77824	; 0x13000
    10c0:	ldr	pc, [ip, #3728]!	; 0xe90

000010c4 <__cxa_atexit@plt>:
    10c4:			; <UNDEFINED> instruction: 0xe7fd4778
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #77824	; 0x13000
    10d0:	ldr	pc, [ip, #3716]!	; 0xe84

000010d4 <__vasprintf_chk@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #77824	; 0x13000
    10dc:	ldr	pc, [ip, #3708]!	; 0xe7c

000010e0 <__xpg_basename@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #77824	; 0x13000
    10e8:	ldr	pc, [ip, #3700]!	; 0xe74

000010ec <fgetc@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #77824	; 0x13000
    10f4:	ldr	pc, [ip, #3692]!	; 0xe6c

000010f8 <__printf_chk@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #77824	; 0x13000
    1100:	ldr	pc, [ip, #3684]!	; 0xe64

00001104 <strtod@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #77824	; 0x13000
    110c:	ldr	pc, [ip, #3676]!	; 0xe5c

00001110 <__fprintf_chk@plt>:
    1110:	add	ip, pc, #0, 12
    1114:	add	ip, ip, #77824	; 0x13000
    1118:	ldr	pc, [ip, #3668]!	; 0xe54

0000111c <fclose@plt>:
    111c:	add	ip, pc, #0, 12
    1120:	add	ip, ip, #77824	; 0x13000
    1124:	ldr	pc, [ip, #3660]!	; 0xe4c

00001128 <setlocale@plt>:
    1128:	add	ip, pc, #0, 12
    112c:	add	ip, ip, #77824	; 0x13000
    1130:	ldr	pc, [ip, #3652]!	; 0xe44

00001134 <fork@plt>:
    1134:	add	ip, pc, #0, 12
    1138:	add	ip, ip, #77824	; 0x13000
    113c:	ldr	pc, [ip, #3644]!	; 0xe3c

00001140 <errx@plt>:
    1140:	add	ip, pc, #0, 12
    1144:	add	ip, ip, #77824	; 0x13000
    1148:	ldr	pc, [ip, #3636]!	; 0xe34

0000114c <execl@plt>:
    114c:	add	ip, pc, #0, 12
    1150:	add	ip, ip, #77824	; 0x13000
    1154:	ldr	pc, [ip, #3628]!	; 0xe2c

00001158 <warn@plt>:
    1158:	add	ip, pc, #0, 12
    115c:	add	ip, ip, #77824	; 0x13000
    1160:	ldr	pc, [ip, #3620]!	; 0xe24

00001164 <fputc@plt>:
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #77824	; 0x13000
    116c:	ldr	pc, [ip, #3612]!	; 0xe1c

00001170 <setuid@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #77824	; 0x13000
    1178:	ldr	pc, [ip, #3604]!	; 0xe14

0000117c <localeconv@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #77824	; 0x13000
    1184:	ldr	pc, [ip, #3596]!	; 0xe0c

00001188 <fchdir@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #77824	; 0x13000
    1190:	ldr	pc, [ip, #3588]!	; 0xe04

00001194 <__strtoll_internal@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #77824	; 0x13000
    119c:	ldr	pc, [ip, #3580]!	; 0xdfc

000011a0 <freecon@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #77824	; 0x13000
    11a8:	ldr	pc, [ip, #3572]!	; 0xdf4

000011ac <bindtextdomain@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #77824	; 0x13000
    11b4:	ldr	pc, [ip, #3564]!	; 0xdec

000011b8 <setexeccon@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #77824	; 0x13000
    11c0:	ldr	pc, [ip, #3556]!	; 0xde4

000011c4 <__xstat64@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #77824	; 0x13000
    11cc:	ldr	pc, [ip, #3548]!	; 0xddc

000011d0 <getpidcon@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #77824	; 0x13000
    11d8:	ldr	pc, [ip, #3540]!	; 0xdd4

000011dc <fputs@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #77824	; 0x13000
    11e4:	ldr	pc, [ip, #3532]!	; 0xdcc

000011e8 <strncmp@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #77824	; 0x13000
    11f0:	ldr	pc, [ip, #3524]!	; 0xdc4

000011f4 <abort@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #77824	; 0x13000
    11fc:	ldr	pc, [ip, #3516]!	; 0xdbc

00001200 <close@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #77824	; 0x13000
    1208:	ldr	pc, [ip, #3508]!	; 0xdb4

0000120c <__snprintf_chk@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #77824	; 0x13000
    1214:	ldr	pc, [ip, #3500]!	; 0xdac

00001218 <strspn@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #77824	; 0x13000
    1220:	ldr	pc, [ip, #3492]!	; 0xda4

00001224 <__assert_fail@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #77824	; 0x13000
    122c:	ldr	pc, [ip, #3484]!	; 0xd9c

Disassembly of section .text:

00001230 <.text>:
    1230:	ldmdbcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1234:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1238:	push	{r1, r3, r4, r5, r6, sl, lr}
    123c:			; <UNDEFINED> instruction: 0x460e4ff0
    1240:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1244:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1248:			; <UNDEFINED> instruction: 0xf8df4605
    124c:	ldrbtmi	r7, [r9], #-2376	; 0xfffff6b8
    1250:	ldmdavs	fp, {r1, r2, sp}
    1254:			; <UNDEFINED> instruction: 0xf04f930d
    1258:	ldrbtmi	r0, [pc], #-768	; 1260 <__assert_fail@plt+0x3c>
    125c:	svc	0x0064f7ff
    1260:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1264:	ldrtmi	r2, [r8], -r0, lsl #8
    1268:	ldmdbls	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    126c:			; <UNDEFINED> instruction: 0xf8df4479
    1270:			; <UNDEFINED> instruction: 0xf7ff8930
    1274:	shadd8mi	lr, r8, ip
    1278:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
    127c:	stmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1280:			; <UNDEFINED> instruction: 0x46a244f9
    1284:			; <UNDEFINED> instruction: 0xf04f4478
    1288:			; <UNDEFINED> instruction: 0xf00237ff
    128c:			; <UNDEFINED> instruction: 0xf8dffb99
    1290:	ldrbtmi	r3, [r8], #2328	; 0x918
    1294:	strmi	lr, [r7], #-2509	; 0xfffff633
    1298:	strls	r4, [r4], #-1147	; 0xfffffb85
    129c:	stmib	sp, {r2, r8, r9, ip, sp}^
    12a0:	movwls	r4, #46085	; 0xb405
    12a4:	strmi	lr, [r9], #-2509	; 0xfffff633
    12a8:			; <UNDEFINED> instruction: 0xf8df9403
    12ac:	strbmi	r2, [fp], -r0, lsl #18
    12b0:	bleq	3d3f4 <__assert_fail@plt+0x3c1d0>
    12b4:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    12b8:			; <UNDEFINED> instruction: 0xf8cd4628
    12bc:			; <UNDEFINED> instruction: 0xf7ffb000
    12c0:	mcrrne	14, 12, lr, r3, cr6
    12c4:	rsbhi	pc, sl, #0
    12c8:	ldmdacs	sp!, {r0, r1, r6, fp, ip, sp}
    12cc:	eorhi	pc, r4, #0, 4
    12d0:			; <UNDEFINED> instruction: 0xf010e8df
    12d4:	eoreq	r0, r2, #1879048193	; 0x70000001
    12d8:	subeq	r0, r1, r2, lsr #4
    12dc:	eoreq	r0, r2, #536870912	; 0x20000000
    12e0:	eoreq	r0, r2, #536870914	; 0x20000002
    12e4:	eoreq	r0, r2, #536870914	; 0x20000002
    12e8:	eoreq	r0, r2, #536870914	; 0x20000002
    12ec:	eoreq	r0, r2, #536870914	; 0x20000002
    12f0:	eoreq	r0, r2, #536870914	; 0x20000002
    12f4:	eoreq	r0, r2, #1073741883	; 0x4000003b
    12f8:	biceq	r0, fp, r1, ror #3
    12fc:	eoreq	r0, r2, #536870914	; 0x20000002
    1300:	biceq	r0, r9, r2, lsr #4
    1304:	eoreq	r0, r2, #536870914	; 0x20000002
    1308:	eoreq	r0, r2, #536870914	; 0x20000002
    130c:	eoreq	r0, r2, #536870914	; 0x20000002
    1310:	eoreq	r0, r2, #-2147483599	; 0x80000031
    1314:	eoreq	r0, r2, #536870914	; 0x20000002
    1318:	eoreq	r0, r2, #536870914	; 0x20000002
    131c:	adcseq	r0, sl, r2, lsr #4
    1320:	eoreq	r0, r2, #173	; 0xad
    1324:	eoreq	r0, r2, #536870914	; 0x20000002
    1328:	addseq	r0, r3, r0, lsr #1
    132c:	addeq	r0, r6, r2, lsr #4
    1330:	rsbseq	r0, r5, r2, lsr #4
    1334:	subseq	r0, pc, r2, lsr #4
    1338:	eoreq	r0, r2, #82	; 0x52
    133c:	eoreq	r0, r2, #67	; 0x43
    1340:	eoreq	r0, r2, #536870914	; 0x20000002
    1344:	eoreq	r0, r2, #536870914	; 0x20000002
    1348:	eoreq	r0, r2, #536870914	; 0x20000002
    134c:	eorseq	r0, lr, r2, lsr #4
    1350:	beq	7d494 <__assert_fail@plt+0x7c270>
    1354:	strcs	lr, [r0, -r9, lsr #15]
    1358:			; <UNDEFINED> instruction: 0xf8dfe7a7
    135c:			; <UNDEFINED> instruction: 0xf8583854
    1360:	ldmdavs	sl, {r0, r1, ip, sp}
    1364:			; <UNDEFINED> instruction: 0xf0002a00
    1368:			; <UNDEFINED> instruction: 0xf8df81fd
    136c:	stmdals	fp, {r3, r6, fp, ip}
    1370:			; <UNDEFINED> instruction: 0xf0004479
    1374:			; <UNDEFINED> instruction: 0xe798fd39
    1378:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    137c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1380:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    1384:	mvnhi	pc, r0
    1388:	addvs	pc, r0, pc, asr #32
    138c:	cdp2	0, 4, cr15, cr2, cr0, {0}
    1390:			; <UNDEFINED> instruction: 0xf8dfe78b
    1394:	andcs	r3, r5, #28, 16	; 0x1c0000
    1398:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    139c:			; <UNDEFINED> instruction: 0xf8582000
    13a0:	ldrbtmi	r3, [r9], #-3
    13a4:	ldrdlt	pc, [r0], -r3
    13a8:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    13ac:	ldrbmi	r4, [r8], -r1, lsl #12
    13b0:	ldc2	0, cr15, [r2], {1}
    13b4:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13b8:	andsvs	r4, r8, fp, ror r4
    13bc:			; <UNDEFINED> instruction: 0xf8dfe775
    13c0:			; <UNDEFINED> instruction: 0xf85837f0
    13c4:	ldmdavs	sl, {r0, r1, ip, sp}
    13c8:			; <UNDEFINED> instruction: 0xf0002a00
    13cc:			; <UNDEFINED> instruction: 0xf8df81c3
    13d0:			; <UNDEFINED> instruction: 0xf8df17f0
    13d4:	ldrbtmi	r0, [r9], #-2032	; 0xfffff810
    13d8:			; <UNDEFINED> instruction: 0xf0004478
    13dc:	strb	pc, [r4, -r5, lsl #26]!	; <UNPREDICTABLE>
    13e0:			; <UNDEFINED> instruction: 0x37ccf8df
    13e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    13e8:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    13ec:			; <UNDEFINED> instruction: 0x81adf000
    13f0:	andpl	pc, r0, pc, asr #32
    13f4:	cdp2	0, 0, cr15, cr14, cr0, {0}
    13f8:			; <UNDEFINED> instruction: 0xf8dfe757
    13fc:			; <UNDEFINED> instruction: 0xf85837b4
    1400:	ldmdavs	r9, {r0, r1, ip, sp}
    1404:			; <UNDEFINED> instruction: 0xf0002900
    1408:			; <UNDEFINED> instruction: 0xf04f81c4
    140c:			; <UNDEFINED> instruction: 0xf0004080
    1410:	strb	pc, [sl, -r1, lsl #28]	; <UNPREDICTABLE>
    1414:			; <UNDEFINED> instruction: 0x3798f8df
    1418:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    141c:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    1420:			; <UNDEFINED> instruction: 0x81b2f000
    1424:	andcc	pc, r0, pc, asr #8
    1428:	ldc2l	0, cr15, [r4]
    142c:			; <UNDEFINED> instruction: 0xf8dfe73d
    1430:			; <UNDEFINED> instruction: 0xf8583780
    1434:	ldmdavs	r9, {r0, r1, ip, sp}
    1438:			; <UNDEFINED> instruction: 0xf0002900
    143c:			; <UNDEFINED> instruction: 0xf04f81a0
    1440:			; <UNDEFINED> instruction: 0xf0006000
    1444:	ldr	pc, [r0, -r7, ror #27]!
    1448:			; <UNDEFINED> instruction: 0x377cf8df
    144c:			; <UNDEFINED> instruction: 0xf8df2205
    1450:	andcs	r1, r0, ip, ror r7
    1454:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1458:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    145c:	stc	7, cr15, [lr, #1020]	; 0x3fc
    1460:			; <UNDEFINED> instruction: 0xf7ff4621
    1464:			; <UNDEFINED> instruction: 0xf8dfeebc
    1468:	andcs	r1, r5, #104, 14	; 0x1a00000
    146c:	ldrbtmi	r2, [r9], #-0
    1470:	stc	7, cr15, [r4, #1020]	; 0x3fc
    1474:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
    1478:			; <UNDEFINED> instruction: 0xf8582101
    147c:	ldmdavs	fp, {r0, r1, ip, sp}
    1480:	strtmi	r4, [r0], -r2, lsl #12
    1484:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1488:	andcs	r4, sl, r1, lsr #12
    148c:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1490:			; <UNDEFINED> instruction: 0x1744f8df
    1494:	andcs	r2, r0, r5, lsl #4
    1498:			; <UNDEFINED> instruction: 0xf7ff4479
    149c:			; <UNDEFINED> instruction: 0x4621ed70
    14a0:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    14a4:			; <UNDEFINED> instruction: 0x1734f8df
    14a8:	andcs	r2, r0, r5, lsl #4
    14ac:			; <UNDEFINED> instruction: 0xf7ff4479
    14b0:	strtmi	lr, [r1], -r6, ror #26
    14b4:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
    14b8:			; <UNDEFINED> instruction: 0x1724f8df
    14bc:	andcs	r2, r0, r5, lsl #4
    14c0:			; <UNDEFINED> instruction: 0xf7ff4479
    14c4:			; <UNDEFINED> instruction: 0x4621ed5c
    14c8:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    14cc:			; <UNDEFINED> instruction: 0x1714f8df
    14d0:	andcs	r2, r0, r5, lsl #4
    14d4:			; <UNDEFINED> instruction: 0xf7ff4479
    14d8:			; <UNDEFINED> instruction: 0x4621ed52
    14dc:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    14e0:			; <UNDEFINED> instruction: 0x1704f8df
    14e4:	andcs	r2, r0, r5, lsl #4
    14e8:			; <UNDEFINED> instruction: 0xf7ff4479
    14ec:	strtmi	lr, [r1], -r8, asr #26
    14f0:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
    14f4:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    14f8:	andcs	r2, r0, r5, lsl #4
    14fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1500:			; <UNDEFINED> instruction: 0x4621ed3e
    1504:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1508:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    150c:	andcs	r2, r0, r5, lsl #4
    1510:			; <UNDEFINED> instruction: 0xf7ff4479
    1514:			; <UNDEFINED> instruction: 0x4621ed34
    1518:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    151c:			; <UNDEFINED> instruction: 0x16d4f8df
    1520:	andcs	r2, r0, r5, lsl #4
    1524:			; <UNDEFINED> instruction: 0xf7ff4479
    1528:	strtmi	lr, [r1], -sl, lsr #26
    152c:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    1530:			; <UNDEFINED> instruction: 0x16c4f8df
    1534:	andcs	r2, r0, r5, lsl #4
    1538:			; <UNDEFINED> instruction: 0xf7ff4479
    153c:	strtmi	lr, [r1], -r0, lsr #26
    1540:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1544:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    1548:	andcs	r2, r0, r5, lsl #4
    154c:			; <UNDEFINED> instruction: 0xf7ff4479
    1550:			; <UNDEFINED> instruction: 0x4621ed16
    1554:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1558:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    155c:	andcs	r2, r0, r5, lsl #4
    1560:			; <UNDEFINED> instruction: 0xf7ff4479
    1564:	strtmi	lr, [r1], -ip, lsl #26
    1568:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
    156c:			; <UNDEFINED> instruction: 0x1694f8df
    1570:	andcs	r2, r0, r5, lsl #4
    1574:			; <UNDEFINED> instruction: 0xf7ff4479
    1578:	strtmi	lr, [r1], -r2, lsl #26
    157c:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1580:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    1584:	andcs	r2, r0, r5, lsl #4
    1588:			; <UNDEFINED> instruction: 0xf7ff4479
    158c:			; <UNDEFINED> instruction: 0x4621ecf8
    1590:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1594:			; <UNDEFINED> instruction: 0x1674f8df
    1598:	andcs	r2, r0, r5, lsl #4
    159c:			; <UNDEFINED> instruction: 0xf7ff4479
    15a0:	strtmi	lr, [r1], -lr, ror #25
    15a4:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    15a8:			; <UNDEFINED> instruction: 0x1664f8df
    15ac:	andcs	r2, r0, r5, lsl #4
    15b0:			; <UNDEFINED> instruction: 0xf7ff4479
    15b4:	strtmi	lr, [r1], -r4, ror #25
    15b8:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    15bc:			; <UNDEFINED> instruction: 0x1654f8df
    15c0:	andcs	r2, r0, r5, lsl #4
    15c4:			; <UNDEFINED> instruction: 0xf7ff4479
    15c8:			; <UNDEFINED> instruction: 0x4621ecda
    15cc:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    15d0:			; <UNDEFINED> instruction: 0x1644f8df
    15d4:	andcs	r2, r0, r5, lsl #4
    15d8:			; <UNDEFINED> instruction: 0xf7ff4479
    15dc:			; <UNDEFINED> instruction: 0x4621ecd0
    15e0:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    15e4:			; <UNDEFINED> instruction: 0x1634f8df
    15e8:	andcs	r2, r0, r5, lsl #4
    15ec:			; <UNDEFINED> instruction: 0xf7ff4479
    15f0:	strtmi	lr, [r1], -r6, asr #25
    15f4:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    15f8:	andcs	r4, sl, r1, lsr #12
    15fc:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    1600:			; <UNDEFINED> instruction: 0x161cf8df
    1604:	andcs	r2, r0, r5, lsl #4
    1608:			; <UNDEFINED> instruction: 0xf7ff4479
    160c:			; <UNDEFINED> instruction: 0xf8dfecb8
    1610:	andcs	r1, r5, #20, 12	; 0x1400000
    1614:			; <UNDEFINED> instruction: 0x46034479
    1618:	movwls	r2, #12288	; 0x3000
    161c:	stc	7, cr15, [lr], #1020	; 0x3fc
    1620:			; <UNDEFINED> instruction: 0x1604f8df
    1624:			; <UNDEFINED> instruction: 0x2604f8df
    1628:	tstls	r0, r9, ror r4
    162c:			; <UNDEFINED> instruction: 0x1600f8df
    1630:	blls	d2820 <__assert_fail@plt+0xd15fc>
    1634:	andls	r4, r1, r9, ror r4
    1638:			; <UNDEFINED> instruction: 0xf7ff2001
    163c:			; <UNDEFINED> instruction: 0xf8dfed5e
    1640:	andcs	r1, r5, #244, 10	; 0x3d000000
    1644:	ldrbtmi	r2, [r9], #-0
    1648:	ldc	7, cr15, [r8], {255}	; 0xff
    164c:	strbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1650:			; <UNDEFINED> instruction: 0x4601447a
    1654:			; <UNDEFINED> instruction: 0xf7ff2001
    1658:	andcs	lr, r0, r0, asr sp
    165c:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1660:	movwls	r2, #17153	; 0x4301
    1664:	strcs	lr, [r1], #-1569	; 0xfffff9df
    1668:			; <UNDEFINED> instruction: 0xf8dfe61f
    166c:	andcs	r1, r5, #208, 10	; 0x34000000
    1670:	ldrbtmi	r2, [r9], #-0
    1674:	stc	7, cr15, [r2], {255}	; 0xff
    1678:	ldrbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    167c:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    1680:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1684:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1688:	andcs	r4, r1, r1, lsl #12
    168c:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1690:			; <UNDEFINED> instruction: 0xf7ff2000
    1694:			; <UNDEFINED> instruction: 0xf8dfecf4
    1698:			; <UNDEFINED> instruction: 0xf8583518
    169c:	ldmdavs	r9, {r0, r1, ip, sp}
    16a0:	rsble	r2, r7, r0, lsl #18
    16a4:	addpl	pc, r0, pc, asr #32
    16a8:	ldc2	0, cr15, [r4]
    16ac:			; <UNDEFINED> instruction: 0xf8dfe5fd
    16b0:	movwcs	ip, #5376	; 0x1500
    16b4:	strne	pc, [ip, #2271]	; 0x8df
    16b8:	movwls	r2, #20997	; 0x5205
    16bc:			; <UNDEFINED> instruction: 0xf8582000
    16c0:	ldrbtmi	r3, [r9], #-12
    16c4:	ldrdlt	pc, [r0], -r3
    16c8:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    16cc:	ldrbmi	r4, [r8], -r1, lsl #12
    16d0:	blx	fe0bd6dc <__assert_fail@plt+0xfe0bc4b8>
    16d4:	strb	r9, [r8, #8]!
    16d8:	ldrbgt	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    16dc:			; <UNDEFINED> instruction: 0xf8df2301
    16e0:	andcs	r1, r5, #104, 10	; 0x1a000000
    16e4:	andcs	r9, r0, r6, lsl #6
    16e8:	andcc	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    16ec:			; <UNDEFINED> instruction: 0xf8d34479
    16f0:			; <UNDEFINED> instruction: 0xf7ffb000
    16f4:	strmi	lr, [r1], -r4, asr #24
    16f8:			; <UNDEFINED> instruction: 0xf0014658
    16fc:	andls	pc, r7, sp, ror #20
    1700:			; <UNDEFINED> instruction: 0xf8dfe5d3
    1704:			; <UNDEFINED> instruction: 0xf85834ac
    1708:	ldmdavs	r9, {r0, r1, ip, sp}
    170c:			; <UNDEFINED> instruction: 0xf04fb369
    1710:			; <UNDEFINED> instruction: 0xf0007000
    1714:	strb	pc, [r8, #3199]	; 0xc7f	; <UNPREDICTABLE>
    1718:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    171c:			; <UNDEFINED> instruction: 0xf8df2205
    1720:	andcs	r1, r0, r0, lsr r5
    1724:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1728:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    172c:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    1730:	strtcc	pc, [r0], #2271	; 0x8df
    1734:			; <UNDEFINED> instruction: 0xf8582101
    1738:	ldmdavs	fp, {r0, r1, ip, sp}
    173c:	strtmi	r4, [r0], -r2, lsl #12
    1740:	stcl	7, cr15, [r6], #1020	; 0x3fc
    1744:			; <UNDEFINED> instruction: 0xf7ff2001
    1748:	blls	fc9b8 <__assert_fail@plt+0xfb794>
    174c:	movwpl	pc, #67	; 0x43	; <UNPREDICTABLE>
    1750:	str	r9, [sl, #771]!	; 0x303
    1754:	movwls	r2, #41729	; 0xa301
    1758:	blls	fadfc <__assert_fail@plt+0xf9bd8>
    175c:	orrvs	pc, r0, #67	; 0x43
    1760:	str	r9, [r2, #771]!	; 0x303
    1764:	movwls	r2, #37633	; 0x9301
    1768:	blls	fadec <__assert_fail@plt+0xf9bc8>
    176c:	movwvc	pc, #67	; 0x43	; <UNPREDICTABLE>
    1770:	ldr	r9, [sl, #771]	; 0x303
    1774:			; <UNDEFINED> instruction: 0xf0439b03
    1778:	movwls	r5, #13184	; 0x3380
    177c:	blls	fadd8 <__assert_fail@plt+0xf9bb4>
    1780:	movwvs	pc, #67	; 0x43	; <UNPREDICTABLE>
    1784:	ldr	r9, [r0, #771]	; 0x303
    1788:			; <UNDEFINED> instruction: 0xf4439b03
    178c:	movwls	r3, #13056	; 0x3300
    1790:	blls	fadc4 <__assert_fail@plt+0xf9ba0>
    1794:	orrmi	pc, r0, #67	; 0x43
    1798:	str	r9, [r6, #771]	; 0x303
    179c:			; <UNDEFINED> instruction: 0xf0402c00
    17a0:	blls	1219bc <__assert_fail@plt+0x120798>
    17a4:			; <UNDEFINED> instruction: 0xf8dfb35b
    17a8:	ldrbtmi	r3, [fp], #-1196	; 0xfffffb54
    17ac:	stmdacs	r0, {r3, r4, fp, sp, lr}
    17b0:			; <UNDEFINED> instruction: 0xf8dfd073
    17b4:			; <UNDEFINED> instruction: 0xf8df94a4
    17b8:	ldrbtmi	r4, [r9], #1188	; 0x4a4
    17bc:	ldrdlt	pc, [ip], -sp
    17c0:			; <UNDEFINED> instruction: 0xf109447c
    17c4:	and	r0, r3, ip, lsl #18
    17c8:	bleq	fc0fc <__assert_fail@plt+0xfaed8>
    17cc:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
    17d0:	stccc	8, cr15, [ip], {89}	; 0x59
    17d4:			; <UNDEFINED> instruction: 0xf859b18b
    17d8:	bcs	c7f0 <__assert_fail@plt+0xb5cc>
    17dc:	ldrsheq	sp, [r9], #166	; 0xa6
    17e0:			; <UNDEFINED> instruction: 0xf7ffd5f2
    17e4:			; <UNDEFINED> instruction: 0xf859ec46
    17e8:	stmdavs	r1!, {r3, sl, fp, sp}
    17ec:	blx	fe43d7f6 <__assert_fail@plt+0xfe43c5d2>
    17f0:	mvnle	r2, r0, lsl #16
    17f4:	stccc	8, cr15, [ip], {89}	; 0x59
    17f8:			; <UNDEFINED> instruction: 0xf8cde7e6
    17fc:			; <UNDEFINED> instruction: 0xf8dfb00c
    1800:			; <UNDEFINED> instruction: 0xf8dd4460
    1804:	ldrbtmi	r9, [ip], #-12
    1808:	ldmdblt	r8, {r5, fp, sp, lr}
    180c:			; <UNDEFINED> instruction: 0xf854e009
    1810:	teqlt	r0, ip, lsl #30
    1814:	svceq	0x0000ea19
    1818:	strdcs	sp, [r0, -r9]
    181c:	blx	ffebd826 <__assert_fail@plt+0xffebc602>
    1820:	blls	2bb7fc <__assert_fail@plt+0x2ba5d8>
    1824:	cmnle	r0, r0, lsl #22
    1828:	blcs	28454 <__assert_fail@plt+0x27230>
    182c:			; <UNDEFINED> instruction: 0xf8dfd154
    1830:	ldrbtmi	r3, [fp], #-1076	; 0xfffffbcc
    1834:	cmplt	sl, sl, lsl r8
    1838:	ldmvs	r9, {r0, r1, fp, ip, pc}
    183c:	svclt	0x00a82900
    1840:			; <UNDEFINED> instruction: 0xf8534310
    1844:	bcs	d47c <__assert_fail@plt+0xc258>
    1848:	strdls	sp, [r3], -r7
    184c:			; <UNDEFINED> instruction: 0xf08a9b03
    1850:	b	68405c <__assert_fail@plt+0x682e38>
    1854:			; <UNDEFINED> instruction: 0xf0407413
    1858:			; <UNDEFINED> instruction: 0xf8df80cb
    185c:			; <UNDEFINED> instruction: 0xf04fa40c
    1860:	ldrbtmi	r3, [sl], #2559	; 0x9ff
    1864:	ldrdne	pc, [ip], -sl
    1868:	suble	r2, r6, r0, lsl #18
    186c:			; <UNDEFINED> instruction: 0x0014f8da
    1870:	blle	20b878 <__assert_fail@plt+0x20a654>
    1874:	svcpl	0x0000f1b1
    1878:	ldfnep	f5, [sl], #-8
    187c:	strcs	fp, [r1, -r8, lsl #30]
    1880:	bl	fe43f884 <__assert_fail@plt+0xfe43e660>
    1884:			; <UNDEFINED> instruction: 0xf10ab110
    1888:	strb	r0, [fp, ip, lsl #20]!
    188c:			; <UNDEFINED> instruction: 0x0014f8da
    1890:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1894:	andsls	pc, r4, sl, asr #17
    1898:	ldmibmi	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    189c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18a0:	bl	1b3f8a4 <__assert_fail@plt+0x1b3e680>
    18a4:	andcs	r4, r1, r1, lsl #12
    18a8:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    18ac:	bl	73f8b0 <__assert_fail@plt+0x73e68c>
    18b0:			; <UNDEFINED> instruction: 0xf77f4558
    18b4:	stclmi	15, cr10, [lr], #472	; 0x1d8
    18b8:	eorslt	pc, r0, sp, asr #17
    18bc:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    18c0:			; <UNDEFINED> instruction: 0xf0402800
    18c4:	stmibmi	fp!, {r0, r1, r2, r3, r4, r7, pc}^
    18c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18cc:	bl	15bf8d0 <__assert_fail@plt+0x15be6ac>
    18d0:	andcs	r4, r1, r1, lsl #12
    18d4:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    18d8:	andcs	r4, r0, #15138816	; 0xe70000
    18dc:	ldrbtmi	r4, [r8], #-2535	; 0xfffff619
    18e0:	andcc	r4, r4, r9, ror r4
    18e4:	blx	fe03d8ec <__assert_fail@plt+0xfe03c6c8>
    18e8:	stmibmi	r5!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}^
    18ec:	stmiami	r5!, {r9, sp}^
    18f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    18f4:	blx	1e3d8fc <__assert_fail@plt+0x1e3c6d8>
    18f8:			; <UNDEFINED> instruction: 0xf8dfe796
    18fc:			; <UNDEFINED> instruction: 0xf04fa38c
    1900:	ldrbtmi	r3, [sl], #2559	; 0x9ff
    1904:	ldrdne	pc, [r0], -sl
    1908:			; <UNDEFINED> instruction: 0xf8dab309
    190c:	stmdacs	r0, {r3}
    1910:			; <UNDEFINED> instruction: 0x1c7bdb1a
    1914:			; <UNDEFINED> instruction: 0xf1b1d103
    1918:	svclt	0x00085f00
    191c:			; <UNDEFINED> instruction: 0xf7ff2701
    1920:	cmplt	r8, r2, asr #22
    1924:	andcs	r4, r5, #3555328	; 0x364000
    1928:	ldrbtmi	r2, [r9], #-0
    192c:	bl	9bf930 <__assert_fail@plt+0x9be70c>
    1930:	ldrdcs	pc, [r4], -sl
    1934:	andcs	r4, r1, r1, lsl #12
    1938:	bl	103f93c <__assert_fail@plt+0x103e718>
    193c:	ldrdeq	pc, [r8], -sl
    1940:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1944:	andls	pc, r8, sl, asr #17
    1948:	beq	33dd78 <__assert_fail@plt+0x33cb54>
    194c:			; <UNDEFINED> instruction: 0xf8dfe7da
    1950:	ldrbtmi	r9, [r9], #832	; 0x340
    1954:	ldrdcc	pc, [r0], -r9
    1958:	blle	68c560 <__assert_fail@plt+0x68b33c>
    195c:	ldrdcs	pc, [r4], -r9
    1960:	blle	178c168 <__assert_fail@plt+0x178af44>
    1964:			; <UNDEFINED> instruction: 0xf7ff4618
    1968:	stmdacs	r0, {r4, sl, fp, sp, lr, pc}
    196c:	stmiami	r9, {r1, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    1970:			; <UNDEFINED> instruction: 0xf7ff4478
    1974:	stmdacs	r0, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    1978:	sbchi	pc, r7, r0, asr #5
    197c:	tstls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    1980:			; <UNDEFINED> instruction: 0xf8d944f9
    1984:			; <UNDEFINED> instruction: 0xf7ff0000
    1988:			; <UNDEFINED> instruction: 0xf04fec3c
    198c:			; <UNDEFINED> instruction: 0xf8c933ff
    1990:	blmi	ff08d998 <__assert_fail@plt+0xff08c774>
    1994:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1998:	ble	144b9a0 <__assert_fail@plt+0x144a77c>
    199c:	rsbsle	r2, r6, r1, lsl #30
    19a0:	blcs	285bc <__assert_fail@plt+0x27398>
    19a4:	adchi	pc, r5, r0, asr #32
    19a8:	blcs	285c8 <__assert_fail@plt+0x273a4>
    19ac:	adcshi	pc, r1, r0, asr #32
    19b0:			; <UNDEFINED> instruction: 0xf8584bbb
    19b4:	stmdavs	r3!, {r0, r1, lr}
    19b8:	ble	145246c <__assert_fail@plt+0x1451248>
    19bc:	orreq	lr, r3, r6, lsl #22
    19c0:	eoreq	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    19c4:	b	ff3bf9c8 <__assert_fail@plt+0xff3be7a4>
    19c8:	bl	1dbf9cc <__assert_fail@plt+0x1dbe7a8>
    19cc:	andcs	r4, r5, #2965504	; 0x2d4000
    19d0:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
    19d4:	blcs	899dc <__assert_fail@plt+0x887b8>
    19d8:	ldrbcs	fp, [pc, #-3852]!	; ad4 <raise@plt-0x408>
    19dc:			; <UNDEFINED> instruction: 0xf7ff257e
    19e0:	stmdavs	r3!, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    19e4:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    19e8:	strtmi	r4, [r8], -r1, lsl #12
    19ec:	b	ff9bf9f0 <__assert_fail@plt+0xff9be7cc>
    19f0:	strls	r2, [r6], #-256	; 0xffffff00
    19f4:	strls	r4, [r5], #-1544	; 0xfffff9f8
    19f8:	b	ff9bf9fc <__assert_fail@plt+0xff9be7d8>
    19fc:	svclt	0x00181e04
    1a00:	str	r2, [sl, -r1, lsl #8]!
    1a04:			; <UNDEFINED> instruction: 0xf7ffa90c
    1a08:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1a0c:	stmdals	ip, {r2, r4, r5, r8, r9, fp, ip, lr, pc}
    1a10:	bl	ff4bfa14 <__assert_fail@plt+0xff4be7f0>
    1a14:	vmlal.s8	q9, d0, d0
    1a18:	stmdals	ip, {r2, r3, r7, pc}
    1a1c:	bl	ff03fa20 <__assert_fail@plt+0xff03e7fc>
    1a20:	stmiami	r1!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    1a24:	ldrbtmi	r9, [r8], #-259	; 0xfffffefd
    1a28:	b	ffb3fa2c <__assert_fail@plt+0xffb3e808>
    1a2c:	stmdacs	r0, {r0, r1, r8, fp, ip, pc}
    1a30:	andeq	pc, r4, r9, asr #17
    1a34:	addhi	pc, r8, r0, asr #5
    1a38:	ldrdcc	pc, [r0], -r9
    1a3c:	ble	fe44c644 <__assert_fail@plt+0xfe44b420>
    1a40:	bl	fe8bfa44 <__assert_fail@plt+0xfe8be820>
    1a44:	blle	140ba4c <__assert_fail@plt+0x140a828>
    1a48:	rsbls	pc, r0, #14614528	; 0xdf0000
    1a4c:			; <UNDEFINED> instruction: 0xf8d944f9
    1a50:			; <UNDEFINED> instruction: 0xf7ff0004
    1a54:			; <UNDEFINED> instruction: 0xf04febd6
    1a58:			; <UNDEFINED> instruction: 0xf8c933ff
    1a5c:	ldr	r3, [sp, r4]
    1a60:	cdp2	0, 4, cr15, cr4, cr1, {0}
    1a64:	andcs	r4, r5, #2392064	; 0x248000
    1a68:	andcs	r4, r0, r9, ror r4
    1a6c:	b	fe1bfa70 <__assert_fail@plt+0xfe1be84c>
    1a70:	andcs	r4, r1, r1, lsl #12
    1a74:	b	fe8bfa78 <__assert_fail@plt+0xfe8be854>
    1a78:	andcs	r4, r5, #2326528	; 0x238000
    1a7c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1a80:	b	1f3fa84 <__assert_fail@plt+0x1f3e860>
    1a84:	strmi	r6, [r1], -r2, lsr #16
    1a88:			; <UNDEFINED> instruction: 0xf7ff2001
    1a8c:			; <UNDEFINED> instruction: 0xf7ffeb5a
    1a90:			; <UNDEFINED> instruction: 0xf1b0eb52
    1a94:	blle	1b43e9c <__assert_fail@plt+0x1b42c78>
    1a98:	stcge	0, cr13, [ip], {130}	; 0x82
    1a9c:	sbclt	lr, r3, #11
    1aa0:	tstle	r0, pc, ror fp
    1aa4:	b	ff93faa8 <__assert_fail@plt+0xff93e884>
    1aa8:			; <UNDEFINED> instruction: 0xf7ff2113
    1aac:			; <UNDEFINED> instruction: 0x2112ead6
    1ab0:			; <UNDEFINED> instruction: 0xf7ff4648
    1ab4:	andcs	lr, r2, #860160	; 0xd2000
    1ab8:	strbmi	r4, [r8], -r1, lsr #12
    1abc:	b	fe2bfac0 <__assert_fail@plt+0xfe2be89c>
    1ac0:	stmdals	ip, {r0, r7, r8, sl, lr}
    1ac4:			; <UNDEFINED> instruction: 0xf010d0eb
    1ac8:	suble	r0, r7, pc, ror r3
    1acc:	vcgt.u8	d19, d3, d1
    1ad0:	blcs	27f0 <__assert_fail@plt+0x15cc>
    1ad4:			; <UNDEFINED> instruction: 0xf7ffdd06
    1ad8:	stmdbls	ip, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    1adc:	cmneq	pc, r1	; <UNPREDICTABLE>
    1ae0:	b	feebfae4 <__assert_fail@plt+0xfeebe8c0>
    1ae4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ae8:	ldmdbmi	r3!, {r1, r3, r6, r7, r9, fp, sp, lr, pc}^
    1aec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1af0:	blls	1bb9e4 <__assert_fail@plt+0x1ba7c0>
    1af4:	stmdals	r8, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
    1af8:	bl	ebfafc <__assert_fail@plt+0xebe8d8>
    1afc:			; <UNDEFINED> instruction: 0xf6bf2800
    1b00:	stmdbmi	lr!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
    1b04:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1b08:	stmdbmi	sp!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    1b0c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1b10:	smlatbcs	r0, fp, r7, lr
    1b14:			; <UNDEFINED> instruction: 0xf7ff4608
    1b18:	tstlt	r0, r8, asr sl
    1b1c:	stmdals	r7, {r2, r4, r8, r9, fp, ip, sp, pc}
    1b20:	b	1f3fb24 <__assert_fail@plt+0x1f3e900>
    1b24:	blle	84bb2c <__assert_fail@plt+0x84a908>
    1b28:	blcs	28744 <__assert_fail@plt+0x27520>
    1b2c:	svcge	0x0040f43f
    1b30:	stmdbmi	r4!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1b34:	ldrbmi	r2, [r8], -r5, lsl #4
    1b38:			; <UNDEFINED> instruction: 0xf7ff4479
    1b3c:	bls	33c3c4 <__assert_fail@plt+0x33b1a0>
    1b40:	andcs	r4, r1, r1, lsl #12
    1b44:	b	fff3fb48 <__assert_fail@plt+0xfff3e924>
    1b48:	ldmdbmi	pc, {r3, r9, sl, lr}^	; <UNPREDICTABLE>
    1b4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1b50:	b	53fb54 <__assert_fail@plt+0x53e930>
    1b54:	andcs	r4, r1, r1, lsl #12
    1b58:	b	c3fb5c <__assert_fail@plt+0xc3e938>
    1b5c:	andcs	pc, r7, r0, asr #7
    1b60:	b	fe33fb64 <__assert_fail@plt+0xfe33e940>
    1b64:	andcs	r4, r5, #1458176	; 0x164000
    1b68:			; <UNDEFINED> instruction: 0xe77e4479
    1b6c:	andcs	r4, r5, #88, 18	; 0x160000
    1b70:			; <UNDEFINED> instruction: 0xe77a4479
    1b74:	andcs	r4, r5, #1425408	; 0x15c000
    1b78:	ldrbtmi	r2, [r9], #-0
    1b7c:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b80:	ldrtmi	r4, [r8], -r1, lsl #12
    1b84:	b	6bfb88 <__assert_fail@plt+0x6be964>
    1b88:	andeq	r3, r1, ip, ror #24
    1b8c:	andeq	r0, r0, r0, lsr r1
    1b90:	andeq	r2, r0, sl, lsl #17
    1b94:	andeq	r2, r0, r2, lsr #16
    1b98:	strdeq	r2, [r0], -ip
    1b9c:	andeq	r3, r1, ip, ror #19
    1ba0:	andeq	r3, r1, r2, lsl ip
    1ba4:	ldrdeq	r0, [r0], -r5
    1ba8:	andeq	r3, r1, ip, ror #26
    1bac:			; <UNDEFINED> instruction: 0x00002cbe
    1bb0:	andeq	r0, r0, r4, asr r1
    1bb4:	andeq	r2, r0, ip, asr r7
    1bb8:	andeq	r2, r0, r6, ror #13
    1bbc:			; <UNDEFINED> instruction: 0x00013cbc
    1bc0:	andeq	r2, r0, lr, ror #13
    1bc4:	andeq	r3, r1, ip, lsr #24
    1bc8:	andeq	r0, r0, r4, asr #2
    1bcc:	andeq	r2, r0, r8, ror r6
    1bd0:	andeq	r2, r0, lr, ror #12
    1bd4:	andeq	r0, r0, ip, asr #2
    1bd8:	andeq	r2, r0, r0, ror r6
    1bdc:	muleq	r0, r0, r6
    1be0:	andeq	r2, r0, r8, lsl #13
    1be4:	andeq	r2, r0, r4, lsr #13
    1be8:	ldrdeq	r2, [r0], -r0
    1bec:	andeq	r2, r0, ip, ror #13
    1bf0:	andeq	r2, r0, r4, lsl r7
    1bf4:	andeq	r2, r0, r8, lsr r7
    1bf8:	andeq	r2, r0, r8, asr r7
    1bfc:	andeq	r2, r0, r4, ror r7
    1c00:	muleq	r0, r0, r7
    1c04:	andeq	r2, r0, ip, lsr #15
    1c08:	ldrdeq	r2, [r0], -r0
    1c0c:	strdeq	r2, [r0], -r4
    1c10:	andeq	r2, r0, r8, lsl r8
    1c14:	andeq	r2, r0, r4, lsr r8
    1c18:	andeq	r2, r0, r4, asr r8
    1c1c:	andeq	r2, r0, r0, lsl #17
    1c20:	andeq	r2, r0, ip, lsr #17
    1c24:			; <UNDEFINED> instruction: 0x000028b4
    1c28:	ldrdeq	r2, [r0], -r0
    1c2c:	andeq	r2, r0, r8, lsr #17
    1c30:			; <UNDEFINED> instruction: 0x000028b0
    1c34:	andeq	r2, r0, r2, asr #17
    1c38:	ldrdeq	r2, [r0], -r4
    1c3c:			; <UNDEFINED> instruction: 0x000028be
    1c40:			; <UNDEFINED> instruction: 0x000028b8
    1c44:	ldrdeq	r2, [r0], -sl
    1c48:	andeq	r2, r0, r4, asr #7
    1c4c:	andeq	r0, r0, r8, lsr r1
    1c50:	andeq	r2, r0, r4, lsr #16
    1c54:	andeq	r3, r1, sl, asr #17
    1c58:	andeq	r3, r1, r2, asr r8
    1c5c:			; <UNDEFINED> instruction: 0x000138b4
    1c60:	andeq	r3, r1, r6, lsl #16
    1c64:	ldrdeq	r3, [r1], -sl
    1c68:	andeq	r3, r1, sl, lsr #15
    1c6c:	andeq	r2, r0, r6, ror r7
    1c70:			; <UNDEFINED> instruction: 0x000137b8
    1c74:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1c78:	andeq	r3, r1, r6, lsr #14
    1c7c:	andeq	r2, r0, ip, ror #3
    1c80:	ldrdeq	r2, [r0], -r4
    1c84:	andeq	r3, r1, r2, lsl r7
    1c88:	andeq	r3, r1, sl, lsl #14
    1c8c:	andeq	r2, r0, lr, lsl #14
    1c90:			; <UNDEFINED> instruction: 0x000136b2
    1c94:	strdeq	r2, [r0], -r0
    1c98:	andeq	r3, r1, r4, lsl #13
    1c9c:	andeq	r3, r1, r0, ror r6
    1ca0:	andeq	r0, r0, r4, lsr r1
    1ca4:	andeq	r2, r0, ip, ror r7
    1ca8:	andeq	r2, r0, sl, lsr r6
    1cac:			; <UNDEFINED> instruction: 0x000135b8
    1cb0:	andeq	r2, r0, r4, lsr #12
    1cb4:	andeq	r2, r0, lr, asr #10
    1cb8:	ldrdeq	r2, [r0], -lr
    1cbc:	andeq	r2, r0, r6, lsr r6
    1cc0:	andeq	r2, r0, lr, lsr #11
    1cc4:			; <UNDEFINED> instruction: 0x000024b8
    1cc8:	andeq	r2, r0, r6, lsl r5
    1ccc:			; <UNDEFINED> instruction: 0x000025b0
    1cd0:			; <UNDEFINED> instruction: 0x000025bc
    1cd4:	muleq	r0, r2, r5
    1cd8:	bleq	3de1c <__assert_fail@plt+0x3cbf8>
    1cdc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ce0:	strbtmi	fp, [sl], -r2, lsl #24
    1ce4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1ce8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1cec:	ldrmi	sl, [sl], #776	; 0x308
    1cf0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1cf4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1cf8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1cfc:			; <UNDEFINED> instruction: 0xf85a4b06
    1d00:	stmdami	r6, {r0, r1, ip, sp}
    1d04:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1d08:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d0c:	b	1cbfd10 <__assert_fail@plt+0x1cbeaec>
    1d10:	muleq	r1, r8, r1
    1d14:	andeq	r0, r0, r4, lsr #2
    1d18:	andeq	r0, r0, r0, asr #2
    1d1c:	andeq	r0, r0, r8, asr #2
    1d20:	ldr	r3, [pc, #20]	; 1d3c <__assert_fail@plt+0xb18>
    1d24:	ldr	r2, [pc, #20]	; 1d40 <__assert_fail@plt+0xb1c>
    1d28:	add	r3, pc, r3
    1d2c:	ldr	r2, [r3, r2]
    1d30:	cmp	r2, #0
    1d34:	bxeq	lr
    1d38:	b	1040 <__gmon_start__@plt>
    1d3c:	andeq	r3, r1, r8, ror r1
    1d40:	andeq	r0, r0, ip, lsr r1
    1d44:	blmi	1d3d64 <__assert_fail@plt+0x1d2b40>
    1d48:	bmi	1d2f30 <__assert_fail@plt+0x1d1d0c>
    1d4c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1d50:	andle	r4, r3, sl, ror r4
    1d54:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d58:	ldrmi	fp, [r8, -r3, lsl #2]
    1d5c:	svclt	0x00004770
    1d60:	andeq	r3, r1, r8, lsr #6
    1d64:	andeq	r3, r1, r4, lsr #6
    1d68:	andeq	r3, r1, r4, asr r1
    1d6c:	andeq	r0, r0, ip, lsr #2
    1d70:	stmdbmi	r9, {r3, fp, lr}
    1d74:	bmi	252f5c <__assert_fail@plt+0x251d38>
    1d78:	bne	252f64 <__assert_fail@plt+0x251d40>
    1d7c:	svceq	0x00cb447a
    1d80:			; <UNDEFINED> instruction: 0x01a1eb03
    1d84:	andle	r1, r3, r9, asr #32
    1d88:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d8c:	ldrmi	fp, [r8, -r3, lsl #2]
    1d90:	svclt	0x00004770
    1d94:	strdeq	r3, [r1], -ip
    1d98:	strdeq	r3, [r1], -r8
    1d9c:	andeq	r3, r1, r8, lsr #2
    1da0:	andeq	r0, r0, r0, asr r1
    1da4:	blmi	2af1cc <__assert_fail@plt+0x2adfa8>
    1da8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1dac:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1db0:	blmi	270364 <__assert_fail@plt+0x26f140>
    1db4:	ldrdlt	r5, [r3, -r3]!
    1db8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1dbc:			; <UNDEFINED> instruction: 0xf7ff6818
    1dc0:			; <UNDEFINED> instruction: 0xf7ffe8a0
    1dc4:	blmi	1c1cc8 <__assert_fail@plt+0x1c0aa4>
    1dc8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1dcc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1dd0:	andeq	r3, r1, r6, asr #5
    1dd4:	strdeq	r3, [r1], -r8
    1dd8:	andeq	r0, r0, r8, lsr #2
    1ddc:	andeq	r3, r1, r6, asr #4
    1de0:	andeq	r3, r1, r6, lsr #5
    1de4:	svclt	0x0000e7c4
    1de8:			; <UNDEFINED> instruction: 0x4605b570
    1dec:	strmi	r4, [lr], -sl, lsr #16
    1df0:			; <UNDEFINED> instruction: 0xf5ad492a
    1df4:	ldrbtmi	r5, [r8], #-3456	; 0xfffff280
    1df8:			; <UNDEFINED> instruction: 0xf50db086
    1dfc:	ldrmi	r5, [r4], -r0, lsl #7
    1e00:	tstcc	r4, #4259840	; 0x410000
    1e04:	andsvs	r6, r9, r9, lsl #16
    1e08:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    1e0c:	stmdavs	r8!, {r1, r4, r6, r7, r8, ip, sp, pc}
    1e10:	blle	4be18 <__assert_fail@plt+0x4abf4>
    1e14:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e18:	strtmi	r2, [r0], -r0, lsl #2
    1e1c:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e20:	eorvs	r2, r8, r0, lsl #16
    1e24:	ldmdbmi	lr, {r1, r3, r5, r8, r9, fp, ip, lr, pc}
    1e28:	orrpl	pc, r0, #54525952	; 0x3400000
    1e2c:	tstcc	r4, #110592	; 0x1b000
    1e30:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    1e34:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    1e38:	qsuble	r4, r1, sl
    1e3c:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    1e40:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    1e44:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    1e48:	stmdblt	r8, {r3, r4, fp, sp, lr}^
    1e4c:	andcs	r4, r5, #360448	; 0x58000
    1e50:			; <UNDEFINED> instruction: 0xf7ff4479
    1e54:			; <UNDEFINED> instruction: 0x4632e894
    1e58:	andcs	r4, r1, r1, lsl #12
    1e5c:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e60:	vst1.8	{d20-d21}, [pc :64], r2
    1e64:	stmib	sp, {r7, r8, r9, ip, lr}^
    1e68:	stmdage	r5, {r0, r9, sl}
    1e6c:			; <UNDEFINED> instruction: 0x4619447a
    1e70:	andcs	r9, r1, #0, 4
    1e74:			; <UNDEFINED> instruction: 0xf7ff4604
    1e78:	strb	lr, [r8, sl, asr #19]
    1e7c:	andcs	r4, r5, #12, 18	; 0x30000
    1e80:	ldrbtmi	r2, [r9], #-0
    1e84:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e88:	strmi	r4, [r1], -r2, lsr #12
    1e8c:			; <UNDEFINED> instruction: 0xf7ff2001
    1e90:			; <UNDEFINED> instruction: 0xf7ffe896
    1e94:	svclt	0x0000e882
    1e98:	andeq	r3, r1, lr, lsr #1
    1e9c:	andeq	r0, r0, r0, lsr r1
    1ea0:	andeq	r3, r1, r4, ror r0
    1ea4:	andeq	r3, r1, lr, lsr #4
    1ea8:	andeq	r1, r0, r8, lsl #23
    1eac:	muleq	r0, ip, fp
    1eb0:	muleq	r0, r2, fp
    1eb4:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    1eb8:	ldrbtmi	r4, [ip], #2835	; 0xb13
    1ebc:	addslt	fp, ip, r0, lsl r5
    1ec0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    1ec4:	strbtmi	r4, [sl], -ip, lsl #12
    1ec8:	andcs	r4, r3, r1, lsl #12
    1ecc:	tstls	fp, #1769472	; 0x1b0000
    1ed0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ed4:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ed8:	ldmib	sp, {r3, r5, r6, r8, fp, ip, sp, pc}^
    1edc:	stmib	r4, {r3, r4, r8, r9, sp}^
    1ee0:	bmi	28aae8 <__assert_fail@plt+0x2898c4>
    1ee4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    1ee8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1eec:	subsmi	r9, sl, fp, lsl fp
    1ef0:	andslt	sp, ip, r6, lsl #2
    1ef4:			; <UNDEFINED> instruction: 0xf7ffbd10
    1ef8:	stmdavs	r0, {r5, r6, r7, fp, sp, lr, pc}
    1efc:	ldrb	r4, [r0, r0, asr #4]!
    1f00:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f04:	andeq	r2, r1, sl, ror #31
    1f08:	andeq	r0, r0, r0, lsr r1
    1f0c:			; <UNDEFINED> instruction: 0x00012fbe
    1f10:	svcmi	0x00f0e92d
    1f14:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    1f18:	ldrd	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    1f1c:			; <UNDEFINED> instruction: 0xf8dfb083
    1f20:	stcge	0, cr12, [r9, #-896]	; 0xfffffc80
    1f24:			; <UNDEFINED> instruction: 0xf8df44fe
    1f28:	stmib	sp, {r2, r3, r4, r6, r7, ip, sp, pc}^
    1f2c:	ldrmi	r0, [r6], -r1, lsl #4
    1f30:			; <UNDEFINED> instruction: 0xf50d44fb
    1f34:			; <UNDEFINED> instruction: 0xf8cd5281
    1f38:	andcc	fp, r4, #0
    1f3c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    1f40:	orrpl	pc, r0, #1325400064	; 0x4f000000
    1f44:	beq	43e380 <__assert_fail@plt+0x43d15c>
    1f48:			; <UNDEFINED> instruction: 0xf8dc460f
    1f4c:			; <UNDEFINED> instruction: 0xf8c2c000
    1f50:			; <UNDEFINED> instruction: 0xf04fc000
    1f54:	ldrmi	r0, [r9], -r0, lsl #24
    1f58:	andcs	r4, r1, #40, 12	; 0x2800000
    1f5c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f60:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f64:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1f68:	stmdbhi	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1f6c:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f70:			; <UNDEFINED> instruction: 0x46284651
    1f74:			; <UNDEFINED> instruction: 0xff9ef7ff
    1f78:			; <UNDEFINED> instruction: 0xf44fbb68
    1f7c:	stcge	3, cr5, [r6], {128}	; 0x80
    1f80:	pkhbtmi	r4, r0, r9, lsl #12
    1f84:	strtmi	r2, [r8], -r1, lsl #4
    1f88:	strvc	lr, [r1], -sp, asr #19
    1f8c:	andlt	pc, r0, sp, asr #17
    1f90:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f94:	strtmi	r4, [r8], -r1, lsr #12
    1f98:			; <UNDEFINED> instruction: 0xff8cf7ff
    1f9c:	ldmib	sl, {r6, r8, r9, fp, ip, sp, pc}^
    1fa0:	ldmib	r4, {r8}^
    1fa4:	addsmi	r2, r9, #0, 6
    1fa8:	svclt	0x00084917
    1fac:	bmi	5129f4 <__assert_fail@plt+0x5117d0>
    1fb0:			; <UNDEFINED> instruction: 0xf50d4479
    1fb4:			; <UNDEFINED> instruction: 0xf1035381
    1fb8:	svclt	0x00080304
    1fbc:	stmpl	sl, {r0, sp}
    1fc0:	andcs	fp, r0, r8, lsl pc
    1fc4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    1fc8:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    1fcc:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    1fd0:	pop	{r0, r1, ip, sp, pc}
    1fd4:	stmdbmi	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1fd8:	andcs	r2, r0, r5, lsl #4
    1fdc:			; <UNDEFINED> instruction: 0xf7fe4479
    1fe0:	strtmi	lr, [sl], -lr, asr #31
    1fe4:	andcs	r4, r1, r1, lsl #12
    1fe8:	svc	0x00e8f7fe
    1fec:	svc	0x00d4f7fe
    1ff0:	strbmi	r4, [r0], -r7, lsl #18
    1ff4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1ff8:	svclt	0x0000e7f1
    1ffc:	andeq	r2, r1, r0, lsl #31
    2000:	andeq	r0, r0, r0, lsr r1
    2004:	ldrdeq	r1, [r0], -r8
    2008:	strdeq	r2, [r1], -r4
    200c:	andeq	r1, r0, r8, asr #20
    2010:	andeq	r1, r0, lr, lsr #20
    2014:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    2018:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    201c:			; <UNDEFINED> instruction: 0x460ab134
    2020:	andle	r4, ip, r4, lsl #5
    2024:	svcmi	0x000cf853
    2028:	mvnsle	r2, r0, lsl #24
    202c:	addscs	r4, r0, #8, 22	; 0x2000
    2030:	stmdami	r9, {r3, r8, fp, lr}
    2034:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2038:			; <UNDEFINED> instruction: 0xf7ff4478
    203c:	pop	{r2, r4, r5, r6, r7, fp, sp, lr, pc}
    2040:			; <UNDEFINED> instruction: 0xf1034010
    2044:	ldmdavs	r9, {r3}^
    2048:	svclt	0x0000e6ce
    204c:	strdeq	r2, [r1], -r4
    2050:	andeq	r2, r0, r8, ror #3
    2054:	andeq	r1, r0, r2, lsl #20
    2058:	andeq	r1, r0, r4, lsl sl
    205c:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    2060:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    2064:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2068:			; <UNDEFINED> instruction: 0xf7fe4620
    206c:	strmi	lr, [r7], -r6, asr #31
    2070:			; <UNDEFINED> instruction: 0xf7fe4620
    2074:			; <UNDEFINED> instruction: 0x4606ef5e
    2078:			; <UNDEFINED> instruction: 0xf7ff4620
    207c:			; <UNDEFINED> instruction: 0x4604e850
    2080:			; <UNDEFINED> instruction: 0xb128bb66
    2084:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2088:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    208c:	tstle	r7, r9, lsl #22
    2090:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    2094:			; <UNDEFINED> instruction: 0x4620681c
    2098:	svc	0x00aef7fe
    209c:	strtmi	r4, [r0], -r6, lsl #12
    20a0:	svc	0x0046f7fe
    20a4:	strtmi	r4, [r0], -r5, lsl #12
    20a8:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20ac:	bllt	f538c4 <__assert_fail@plt+0xf526a0>
    20b0:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    20b4:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20b8:	blcs	25c0cc <__assert_fail@plt+0x25aea8>
    20bc:	ldfltp	f5, [r8, #44]!	; 0x2c
    20c0:	rscle	r2, r5, r0, lsr #22
    20c4:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    20c8:	andcs	r2, r0, r5, lsl #4
    20cc:			; <UNDEFINED> instruction: 0xf7fe4479
    20d0:			; <UNDEFINED> instruction: 0xf7ffef56
    20d4:	andcs	lr, r1, r2, asr #16
    20d8:	svc	0x0038f7fe
    20dc:	svc	0x00ecf7fe
    20e0:	stccs	8, cr6, [r0], {3}
    20e4:	blcs	83689c <__assert_fail@plt+0x835678>
    20e8:	andvs	fp, r4, r8, lsl pc
    20ec:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    20f0:	andcs	r2, r0, r5, lsl #4
    20f4:			; <UNDEFINED> instruction: 0xf7fe4479
    20f8:			; <UNDEFINED> instruction: 0xf7feef42
    20fc:	ubfx	lr, r8, #31, #11
    2100:	mvnle	r2, r0, lsl #16
    2104:	svc	0x00d8f7fe
    2108:	blcs	81c11c <__assert_fail@plt+0x81aef8>
    210c:	andvs	fp, r4, r8, lsl pc
    2110:	svclt	0x0000e7e1
    2114:	andeq	r2, r1, r2, asr #28
    2118:	andeq	r0, r0, r4, asr #2
    211c:	andeq	r0, r0, r8, lsr r1
    2120:	muleq	r0, r0, r9
    2124:	andeq	r1, r0, r8, ror #18
    2128:	andvs	r2, fp, r0, lsl #6
    212c:			; <UNDEFINED> instruction: 0xb328b410
    2130:	mulmi	r0, r0, r9
    2134:	tstle	ip, pc, lsr #24
    2138:	mulcc	r1, r0, r9
    213c:	andcc	r4, r1, r4, lsl #12
    2140:	rscsle	r2, r9, pc, lsr #22
    2144:	andvs	r2, fp, r1, lsl #6
    2148:	mulcc	r1, r4, r9
    214c:	svclt	0x00182b2f
    2150:	andle	r2, sl, r0, lsl #22
    2154:			; <UNDEFINED> instruction: 0xf1c04603
    2158:	ldmdane	sl, {r1}
    215c:			; <UNDEFINED> instruction: 0xf913600a
    2160:	bcs	dd6c <__assert_fail@plt+0xcb48>
    2164:	bcs	bf1dcc <__assert_fail@plt+0xbf0ba8>
    2168:			; <UNDEFINED> instruction: 0x4620d1f7
    216c:	blmi	1402e8 <__assert_fail@plt+0x13f0c4>
    2170:	stccs	7, cr4, [r0], {112}	; 0x70
    2174:			; <UNDEFINED> instruction: 0x4604d0f9
    2178:	strb	r3, [r3, r1]!
    217c:	ldrb	r4, [r4, r4, lsl #12]!
    2180:			; <UNDEFINED> instruction: 0x460eb570
    2184:	mulne	r0, r0, r9
    2188:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    218c:	cmplt	r1, r8, lsl #12
    2190:			; <UNDEFINED> instruction: 0x4630295c
    2194:			; <UNDEFINED> instruction: 0xf7fed008
    2198:	ldmdblt	r8!, {r2, r7, r8, r9, sl, fp, sp, lr, pc}^
    219c:	strpl	r3, [r9, -r1, lsl #8]!
    21a0:	stmdbcs	r0, {r5, r9, sl, lr}
    21a4:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    21a8:			; <UNDEFINED> instruction: 0xf993192b
    21ac:			; <UNDEFINED> instruction: 0xb12b3001
    21b0:	strpl	r3, [r9, -r2, lsl #8]!
    21b4:	stmdbcs	r0, {r5, r9, sl, lr}
    21b8:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    21bc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    21c0:	mvnsmi	lr, sp, lsr #18
    21c4:	bmi	8d3a24 <__assert_fail@plt+0x8d2800>
    21c8:	blmi	8ee3d8 <__assert_fail@plt+0x8ed1b4>
    21cc:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    21d0:	strmi	r4, [r8], r4, lsl #12
    21d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    21d8:			; <UNDEFINED> instruction: 0xf04f9301
    21dc:	strls	r0, [r0, -r0, lsl #6]
    21e0:	svc	0x006af7fe
    21e4:	tstlt	r4, r7
    21e8:	mulcc	r0, r4, r9
    21ec:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    21f0:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    21f4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    21f8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    21fc:	svc	0x00a0f7fe
    2200:	ldrtmi	r4, [fp], -r5, lsl #12
    2204:			; <UNDEFINED> instruction: 0x46694632
    2208:			; <UNDEFINED> instruction: 0xf7fe4620
    220c:	stmdavs	fp!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2210:	blls	30864 <__assert_fail@plt+0x2f640>
    2214:	rscle	r4, sl, r3, lsr #5
    2218:			; <UNDEFINED> instruction: 0xf993b11b
    221c:	blcs	e224 <__assert_fail@plt+0xd000>
    2220:	bmi	4369bc <__assert_fail@plt+0x435798>
    2224:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2228:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    222c:	subsmi	r9, sl, r1, lsl #22
    2230:	andlt	sp, r2, sp, lsl #2
    2234:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2238:	blcs	894a6c <__assert_fail@plt+0x893848>
    223c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2240:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    2244:	strbmi	r4, [r2], -r3, lsr #12
    2248:			; <UNDEFINED> instruction: 0xf7fe4479
    224c:			; <UNDEFINED> instruction: 0xf7feeeb8
    2250:	svclt	0x0000eea4
    2254:	ldrdeq	r2, [r1], -r6
    2258:	andeq	r0, r0, r0, lsr r1
    225c:	andeq	r2, r1, r6, ror lr
    2260:	andeq	r2, r0, r8, lsr r0
    2264:	andeq	r2, r1, lr, ror ip
    2268:	andeq	r2, r1, r0, lsr lr
    226c:	andeq	r1, r0, r8, ror #31
    2270:	addlt	fp, r3, r0, lsl #10
    2274:	tstls	r0, r7, lsl #24
    2278:			; <UNDEFINED> instruction: 0xf7fe9001
    227c:	ldrbtmi	lr, [ip], #-3870	; 0xfffff0e2
    2280:	ldmib	sp, {r1, r5, r8, sp}^
    2284:	andvs	r2, r1, r0, lsl #6
    2288:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    228c:			; <UNDEFINED> instruction: 0xf7fe4479
    2290:	svclt	0x0000ee96
    2294:	andeq	r2, r1, lr, ror #27
    2298:	andeq	r1, r0, r4, lsr #31
    229c:			; <UNDEFINED> instruction: 0x4604b538
    22a0:			; <UNDEFINED> instruction: 0xf7ff460d
    22a4:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    22a8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    22ac:	lfmlt	f5, 1, [r8, #-0]
    22b0:	strtmi	r4, [r0], -r9, lsr #12
    22b4:			; <UNDEFINED> instruction: 0xffdcf7ff
    22b8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    22bc:			; <UNDEFINED> instruction: 0x47706018
    22c0:			; <UNDEFINED> instruction: 0x00012db2
    22c4:	svcmi	0x00f0e92d
    22c8:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    22cc:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    22d0:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    22d4:			; <UNDEFINED> instruction: 0xf8df2500
    22d8:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    22dc:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    22e0:	movwls	r6, #55323	; 0xd81b
    22e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    22e8:	strmi	lr, [r0, #-2505]	; 0xfffff637
    22ec:	strmi	r9, [r5], -r2, lsl #4
    22f0:	mcr	7, 7, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    22f4:	stccs	6, cr4, [r0, #-16]
    22f8:	adchi	pc, r9, r0
    22fc:	mulvs	r0, r5, r9
    2300:			; <UNDEFINED> instruction: 0xf0002e00
    2304:			; <UNDEFINED> instruction: 0xf7fe80a4
    2308:	strtmi	lr, [sl], -lr, lsr #29
    230c:	strmi	r6, [r2], r1, lsl #16
    2310:			; <UNDEFINED> instruction: 0xf912e001
    2314:	rscslt	r6, r3, #1, 30
    2318:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    231c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    2320:	mcrcs	1, 1, sp, cr13, cr7, {7}
    2324:	addshi	pc, r3, r0
    2328:	bleq	c3e764 <__assert_fail@plt+0xc3d540>
    232c:	ldrmi	r4, [sl], -r8, lsr #12
    2330:	ldrbmi	r6, [r9], -r3, lsr #32
    2334:			; <UNDEFINED> instruction: 0xf7fe930c
    2338:	mcrls	14, 0, lr, cr12, cr12, {0}
    233c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    2340:	smlabteq	r0, sp, r9, lr
    2344:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    2348:			; <UNDEFINED> instruction: 0xf0402d00
    234c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    2350:	tsthi	r6, r0	; <UNPREDICTABLE>
    2354:	mulpl	r0, r6, r9
    2358:			; <UNDEFINED> instruction: 0xf0002d00
    235c:	andcs	r8, r0, #12, 2
    2360:	cdp	3, 0, cr2, cr8, cr0, {0}
    2364:			; <UNDEFINED> instruction: 0x4657ba10
    2368:	andsls	pc, r8, sp, asr #17
    236c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2370:			; <UNDEFINED> instruction: 0x469246b1
    2374:			; <UNDEFINED> instruction: 0xf999469b
    2378:	bcs	1a4a384 <__assert_fail@plt+0x1a49160>
    237c:	addhi	pc, sp, r0
    2380:	msreq	CPSR_, r2, lsr #32
    2384:			; <UNDEFINED> instruction: 0xf0402942
    2388:			; <UNDEFINED> instruction: 0xf99980e9
    238c:	bcs	a39c <__assert_fail@plt+0x9178>
    2390:	bicshi	pc, r3, r0
    2394:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    2398:	subsle	r2, r8, r0, lsl #16
    239c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    23a0:			; <UNDEFINED> instruction: 0x4630d055
    23a4:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    23a8:	movweq	lr, #47706	; 0xba5a
    23ac:	cmple	lr, r5, lsl #12
    23b0:	mulne	r0, r9, r9
    23b4:	suble	r2, sl, r0, lsl #18
    23b8:			; <UNDEFINED> instruction: 0x462a4630
    23bc:			; <UNDEFINED> instruction: 0xf7fe4649
    23c0:	stmdacs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    23c4:			; <UNDEFINED> instruction: 0xf919d143
    23c8:	strbmi	ip, [sp], #-5
    23cc:	svceq	0x0030f1bc
    23d0:			; <UNDEFINED> instruction: 0xf108d10a
    23d4:	bl	fea043e0 <__assert_fail@plt+0xfea031bc>
    23d8:	bl	142ff4 <__assert_fail@plt+0x141dd0>
    23dc:			; <UNDEFINED> instruction: 0xf9150803
    23e0:			; <UNDEFINED> instruction: 0xf1bccf01
    23e4:	rscsle	r0, r8, r0, lsr pc
    23e8:			; <UNDEFINED> instruction: 0xf833683b
    23ec:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    23f0:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    23f4:	ldrle	r4, [lr, #1705]!	; 0x6a9
    23f8:	strtmi	r2, [r8], -r0, lsl #6
    23fc:	bne	43dc64 <__assert_fail@plt+0x43ca40>
    2400:	eorvs	r4, r3, sl, lsl r6
    2404:			; <UNDEFINED> instruction: 0xf7fe930c
    2408:			; <UNDEFINED> instruction: 0xf8ddedb4
    240c:	strmi	r9, [r9, #48]!	; 0x30
    2410:	strmi	r6, [r2], r5, lsr #16
    2414:			; <UNDEFINED> instruction: 0xf000468b
    2418:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    241c:	adchi	pc, r6, r0
    2420:	mvnscc	pc, #16, 2
    2424:			; <UNDEFINED> instruction: 0xf1419304
    2428:	movwls	r3, #21503	; 0x53ff
    242c:	ldrdeq	lr, [r4, -sp]
    2430:	mvnscc	pc, #79	; 0x4f
    2434:	andeq	pc, r2, #111	; 0x6f
    2438:	svclt	0x0008428b
    243c:			; <UNDEFINED> instruction: 0xd3274282
    2440:	svceq	0x0000f1b9
    2444:			; <UNDEFINED> instruction: 0xf999d003
    2448:	bcs	a450 <__assert_fail@plt+0x922c>
    244c:	tstcs	r6, #-1073741788	; 0xc0000024
    2450:	ldreq	pc, [r5, #-111]	; 0xffffff91
    2454:	bmi	ff49a4e8 <__assert_fail@plt+0xff4992c4>
    2458:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    245c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2460:	subsmi	r9, sl, sp, lsl #22
    2464:	orrshi	pc, r6, r0, asr #32
    2468:	andlt	r4, pc, r8, lsr #12
    246c:	blhi	bd768 <__assert_fail@plt+0xbc544>
    2470:	svchi	0x00f0e8bd
    2474:			; <UNDEFINED> instruction: 0xf1109b01
    2478:			; <UNDEFINED> instruction: 0xf04f37ff
    247c:			; <UNDEFINED> instruction: 0xf06f31ff
    2480:			; <UNDEFINED> instruction: 0xf1430002
    2484:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    2488:	adcsmi	fp, r8, #8, 30
    248c:	svcge	0x005ff4bf
    2490:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    2494:	rsbmi	sp, fp, #913408	; 0xdf000
    2498:			; <UNDEFINED> instruction: 0xf999e7dc
    249c:			; <UNDEFINED> instruction: 0xf0222002
    24a0:	bcs	1082d28 <__assert_fail@plt+0x1081b04>
    24a4:	svcge	0x0076f47f
    24a8:	mulcs	r3, r9, r9
    24ac:			; <UNDEFINED> instruction: 0xf47f2a00
    24b0:			; <UNDEFINED> instruction: 0x464eaf71
    24b4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    24b8:			; <UNDEFINED> instruction: 0x9018f8dd
    24bc:	blge	13cbf8 <__assert_fail@plt+0x13b9d4>
    24c0:	ldcmi	3, cr9, [r8, #24]!
    24c4:	mulne	r0, r6, r9
    24c8:			; <UNDEFINED> instruction: 0x4628447d
    24cc:			; <UNDEFINED> instruction: 0xf7fe9109
    24d0:	stmdbls	r9, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    24d4:			; <UNDEFINED> instruction: 0xf0002800
    24d8:	blne	10e29c4 <__assert_fail@plt+0x10e17a0>
    24dc:			; <UNDEFINED> instruction: 0xf1039309
    24e0:			; <UNDEFINED> instruction: 0xf1be0e01
    24e4:			; <UNDEFINED> instruction: 0xf0000f00
    24e8:	blls	1a2a18 <__assert_fail@plt+0x1a17f4>
    24ec:	mrscs	r2, (UNDEF: 0)
    24f0:	blvc	ff8fce34 <__assert_fail@plt+0xff8fbc10>
    24f4:	blls	53f64 <__assert_fail@plt+0x52d40>
    24f8:			; <UNDEFINED> instruction: 0xf0402b00
    24fc:	b	14229c4 <__assert_fail@plt+0x14217a0>
    2500:	cmple	r7, r1, lsl #6
    2504:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2508:	rdfnee	f0, f5, f0
    250c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2510:	and	r4, r4, ip, lsr #13
    2514:	movweq	lr, #23124	; 0x5a54
    2518:	ldfccp	f7, [pc], #48	; 2550 <__assert_fail@plt+0x132c>
    251c:	blx	369fe <__assert_fail@plt+0x357da>
    2520:			; <UNDEFINED> instruction: 0xf1bcf20b
    2524:	blx	29252a <__assert_fail@plt+0x291306>
    2528:	blx	fe80ad36 <__assert_fail@plt+0xfe809b12>
    252c:	strmi	r0, [sl], #-266	; 0xfffffef6
    2530:			; <UNDEFINED> instruction: 0xf0004611
    2534:	strcs	r8, [r0], #-252	; 0xffffff04
    2538:	bcs	b940 <__assert_fail@plt+0xa71c>
    253c:	blx	fe8368ee <__assert_fail@plt+0xfe8356ca>
    2540:			; <UNDEFINED> instruction: 0xf04f670a
    2544:	blx	fea85d4e <__assert_fail@plt+0xfea84b2a>
    2548:	ldrtmi	r2, [lr], -r2, lsl #6
    254c:	bl	10c8bac <__assert_fail@plt+0x10c7988>
    2550:	blcs	3190 <__assert_fail@plt+0x1f6c>
    2554:	strcs	sp, [r1], #-222	; 0xffffff22
    2558:	ldrb	r2, [fp, r0, lsl #10]
    255c:			; <UNDEFINED> instruction: 0xf47f2a00
    2560:			; <UNDEFINED> instruction: 0xe7a6af19
    2564:			; <UNDEFINED> instruction: 0xf43f2d00
    2568:			; <UNDEFINED> instruction: 0xe791af72
    256c:	movweq	lr, #47706	; 0xba5a
    2570:	svcge	0x0066f47f
    2574:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    2578:	stmib	r9, {sl, ip, sp}^
    257c:	strb	r3, [sl, -r0, lsl #8]!
    2580:	strcc	lr, [r0], #-2525	; 0xfffff623
    2584:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    2588:	strb	r3, [r4, -r0, lsl #8]!
    258c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2590:	smlabteq	r0, sp, r9, lr
    2594:	streq	pc, [r1, #-111]!	; 0xffffff91
    2598:	tstlt	r3, r2, lsl #22
    259c:			; <UNDEFINED> instruction: 0xf8c39b02
    25a0:	ldmib	sp, {sp, lr, pc}^
    25a4:	strmi	r1, [fp], -r4, lsl #4
    25a8:	svclt	0x00144313
    25ac:	movwcs	r2, #769	; 0x301
    25b0:	svceq	0x0000f1be
    25b4:	movwcs	fp, #3848	; 0xf08
    25b8:			; <UNDEFINED> instruction: 0xf0002b00
    25bc:	blls	262890 <__assert_fail@plt+0x26166c>
    25c0:			; <UNDEFINED> instruction: 0xf8cd2001
    25c4:	tstcs	r0, r4, lsr #32
    25c8:	ldfccp	f7, [pc], #12	; 25dc <__assert_fail@plt+0x13b8>
    25cc:	strtmi	r9, [r8], r6, lsl #22
    25d0:	b	13e75e0 <__assert_fail@plt+0x13e63bc>
    25d4:	ldrmi	r7, [sl], r3, ror #23
    25d8:	b	153a5f0 <__assert_fail@plt+0x15393cc>
    25dc:			; <UNDEFINED> instruction: 0xf10c0305
    25e0:			; <UNDEFINED> instruction: 0xd11d3cff
    25e4:	vqdmulh.s<illegal width 8>	d15, d11, d0
    25e8:	svccc	0x00fff1bc
    25ec:	andcs	pc, r1, #10240	; 0x2800
    25f0:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    25f4:	ldrmi	r4, [r1], -sl, lsl #8
    25f8:	strcs	sp, [r0], #-18	; 0xffffffee
    25fc:	bcs	ba04 <__assert_fail@plt+0xa7e0>
    2600:	blx	fe8369b6 <__assert_fail@plt+0xfe835792>
    2604:			; <UNDEFINED> instruction: 0xf04f670a
    2608:	blx	fea85e12 <__assert_fail@plt+0xfea84bee>
    260c:	ldrtmi	r2, [lr], -r2, lsl #6
    2610:	bl	10c8c70 <__assert_fail@plt+0x10c7a4c>
    2614:	blcs	3254 <__assert_fail@plt+0x2030>
    2618:	strcs	sp, [r1], #-223	; 0xffffff21
    261c:	ldrb	r2, [ip, r0, lsl #10]
    2620:	smlabteq	r6, sp, r9, lr
    2624:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2628:			; <UNDEFINED> instruction: 0xf04f0104
    262c:			; <UNDEFINED> instruction: 0x9c020a0a
    2630:	bleq	3e774 <__assert_fail@plt+0x3d550>
    2634:			; <UNDEFINED> instruction: 0xf8dd2900
    2638:	svclt	0x00088024
    263c:	tstle	r1, #720896	; 0xb0000
    2640:	movweq	lr, #43802	; 0xab1a
    2644:	andeq	lr, fp, #76800	; 0x12c00
    2648:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    264c:	movweq	lr, #43795	; 0xab13
    2650:	andeq	lr, fp, #67584	; 0x10800
    2654:	beq	fd2a8 <__assert_fail@plt+0xfc084>
    2658:	bleq	bd368 <__assert_fail@plt+0xbc144>
    265c:	svclt	0x0008458b
    2660:	mvnle	r4, #545259520	; 0x20800000
    2664:	svceq	0x0000f1b8
    2668:	tstcs	r0, r2, lsl r0
    266c:	movweq	lr, #43802	; 0xab1a
    2670:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    2674:	andeq	lr, fp, #76800	; 0x12c00
    2678:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    267c:	movweq	lr, #43795	; 0xab13
    2680:	andeq	lr, fp, #67584	; 0x10800
    2684:	beq	fd2d8 <__assert_fail@plt+0xfc0b4>
    2688:	bleq	bd398 <__assert_fail@plt+0xbc174>
    268c:	mvnle	r4, r8, lsl #11
    2690:	strcs	r2, [r0, -r1, lsl #12]
    2694:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2698:	strmi	lr, [r4, #-2525]	; 0xfffff623
    269c:	andsls	pc, r0, sp, asr #17
    26a0:	strtmi	r4, [r9], -r0, lsr #12
    26a4:	movwcs	r2, #522	; 0x20a
    26a8:			; <UNDEFINED> instruction: 0xf8bcf001
    26ac:	strtmi	r4, [r9], -r0, lsr #12
    26b0:	strmi	lr, [r2, #-2509]	; 0xfffff633
    26b4:			; <UNDEFINED> instruction: 0x46994690
    26b8:	movwcs	r2, #522	; 0x20a
    26bc:			; <UNDEFINED> instruction: 0xf8b2f001
    26c0:	bl	11c8d94 <__assert_fail@plt+0x11c7b70>
    26c4:	ldmne	fp, {r0, r1, r2, sl, fp}^
    26c8:			; <UNDEFINED> instruction: 0x0c0ceb4c
    26cc:	bl	1308d40 <__assert_fail@plt+0x1307b1c>
    26d0:	ldrtmi	r0, [r2], -r7, lsl #24
    26d4:			; <UNDEFINED> instruction: 0x463b18de
    26d8:	streq	lr, [ip, -ip, asr #22]
    26dc:	strmi	r4, [sp], -r4, lsl #12
    26e0:	svceq	0x0000f1b8
    26e4:			; <UNDEFINED> instruction: 0x4650d014
    26e8:			; <UNDEFINED> instruction: 0xf0014659
    26ec:			; <UNDEFINED> instruction: 0x4642f89b
    26f0:			; <UNDEFINED> instruction: 0xf001464b
    26f4:			; <UNDEFINED> instruction: 0x460bf897
    26f8:	ldmib	sp, {r1, r9, sl, lr}^
    26fc:			; <UNDEFINED> instruction: 0xf0010106
    2700:	blls	4094c <__assert_fail@plt+0x3f728>
    2704:	movwls	r1, #2075	; 0x81b
    2708:	bl	1069314 <__assert_fail@plt+0x10680f0>
    270c:	movwls	r0, #4867	; 0x1303
    2710:	movwcs	lr, #10717	; 0x29dd
    2714:	svclt	0x00082b00
    2718:	sbcle	r2, r1, #40960	; 0xa000
    271c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2720:			; <UNDEFINED> instruction: 0x9010f8dd
    2724:	movwcs	lr, #2525	; 0x9dd
    2728:	movwcs	lr, #2505	; 0x9c9
    272c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2730:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2734:	smlabteq	r0, sp, r9, lr
    2738:	strbmi	lr, [lr], -lr, lsr #14
    273c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2740:			; <UNDEFINED> instruction: 0x9018f8dd
    2744:	blge	13ce80 <__assert_fail@plt+0x13bc5c>
    2748:	ldrt	r9, [sl], r6, lsl #6
    274c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2750:			; <UNDEFINED> instruction: 0xf7fe4628
    2754:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    2758:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    275c:	blls	3c140 <__assert_fail@plt+0x3af1c>
    2760:	stcls	7, cr2, [r6, #-0]
    2764:	blx	fe893fd6 <__assert_fail@plt+0xfe892db2>
    2768:	ldrmi	r2, [lr], -r5, lsl #6
    276c:	blx	ff8e937a <__assert_fail@plt+0xff8e8156>
    2770:	svccs	0x00006705
    2774:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2778:	tstcs	r0, r1
    277c:	blls	bc280 <__assert_fail@plt+0xbb05c>
    2780:	blcs	1415c <__assert_fail@plt+0x12f38>
    2784:	svcge	0x000af47f
    2788:	strcc	lr, [r0], #-2525	; 0xfffff623
    278c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2790:	strbt	r3, [r0], -r0, lsl #8
    2794:	stc	7, cr15, [r0], {254}	; 0xfe
    2798:	andeq	r2, r1, sl, asr #23
    279c:	andeq	r0, r0, r0, lsr r1
    27a0:	andeq	r2, r1, sl, asr #20
    27a4:	andeq	r1, r0, r4, ror sp
    27a8:	strdeq	r1, [r0], -sl
    27ac:			; <UNDEFINED> instruction: 0xf7ff2200
    27b0:	svclt	0x0000bd89
    27b4:	mvnsmi	lr, sp, lsr #18
    27b8:	strmi	r4, [r7], -r8, lsl #13
    27bc:			; <UNDEFINED> instruction: 0x4605b1d8
    27c0:			; <UNDEFINED> instruction: 0xf7fee007
    27c4:	rsclt	lr, r4, #80, 24	; 0x5000
    27c8:			; <UNDEFINED> instruction: 0xf8336803
    27cc:	ldreq	r3, [fp, #-20]	; 0xffffffec
    27d0:	strtmi	sp, [lr], -r4, lsl #10
    27d4:	blmi	80c30 <__assert_fail@plt+0x7fa0c>
    27d8:	mvnsle	r2, r0, lsl #24
    27dc:	svceq	0x0000f1b8
    27e0:			; <UNDEFINED> instruction: 0xf8c8d001
    27e4:	adcsmi	r6, lr, #0
    27e8:			; <UNDEFINED> instruction: 0xf996d908
    27ec:	andcs	r3, r1, r0
    27f0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    27f4:	strdlt	r8, [r9, -r0]
    27f8:	andeq	pc, r0, r8, asr #17
    27fc:	ldmfd	sp!, {sp}
    2800:	svclt	0x000081f0
    2804:	mvnsmi	lr, sp, lsr #18
    2808:	strmi	r4, [r7], -r8, lsl #13
    280c:			; <UNDEFINED> instruction: 0x4605b1d8
    2810:			; <UNDEFINED> instruction: 0xf7fee007
    2814:	rsclt	lr, r4, #40, 24	; 0x2800
    2818:			; <UNDEFINED> instruction: 0xf8336803
    281c:	ldrbeq	r3, [fp], #20
    2820:	strtmi	sp, [lr], -r4, lsl #10
    2824:	blmi	80c80 <__assert_fail@plt+0x7fa5c>
    2828:	mvnsle	r2, r0, lsl #24
    282c:	svceq	0x0000f1b8
    2830:			; <UNDEFINED> instruction: 0xf8c8d001
    2834:	adcsmi	r6, lr, #0
    2838:			; <UNDEFINED> instruction: 0xf996d908
    283c:	andcs	r3, r1, r0
    2840:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2844:	strdlt	r8, [r9, -r0]
    2848:	andeq	pc, r0, r8, asr #17
    284c:	ldmfd	sp!, {sp}
    2850:	svclt	0x000081f0
    2854:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2858:	strdlt	fp, [r2], r0
    285c:	bmi	76d480 <__assert_fail@plt+0x76c25c>
    2860:	cfstrsge	mvf4, [sl], {121}	; 0x79
    2864:	blvc	1409b8 <__assert_fail@plt+0x13f794>
    2868:	stmpl	sl, {r1, r2, r9, sl, lr}
    286c:	andls	r6, r1, #1179648	; 0x120000
    2870:	andeq	pc, r0, #79	; 0x4f
    2874:	and	r9, r5, r0, lsl #6
    2878:	ldrtmi	r4, [r0], -r9, lsr #12
    287c:	bl	ec087c <__assert_fail@plt+0xebf658>
    2880:	cmnlt	r0, r8, lsl #8
    2884:	stcne	8, cr15, [r8], {84}	; 0x54
    2888:			; <UNDEFINED> instruction: 0xf854b1b1
    288c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2890:			; <UNDEFINED> instruction: 0x4630b195
    2894:	bl	bc0894 <__assert_fail@plt+0xbbf670>
    2898:	mvnle	r2, r0, lsl #16
    289c:	bmi	38a8a8 <__assert_fail@plt+0x389684>
    28a0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    28a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    28a8:	subsmi	r9, sl, r1, lsl #22
    28ac:	andlt	sp, r2, sp, lsl #2
    28b0:	ldrhtmi	lr, [r0], #141	; 0x8d
    28b4:	ldrbmi	fp, [r0, -r3]!
    28b8:	ldrtmi	r4, [r3], -r8, lsl #16
    28bc:	ldrtmi	r4, [sl], -r8, lsl #18
    28c0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    28c4:			; <UNDEFINED> instruction: 0xf7fe6800
    28c8:			; <UNDEFINED> instruction: 0xf7feec3c
    28cc:	svclt	0x0000eb66
    28d0:	andeq	r2, r1, r4, asr #12
    28d4:	andeq	r0, r0, r0, lsr r1
    28d8:	andeq	r2, r1, r2, lsl #12
    28dc:	andeq	r2, r1, ip, lsr #15
    28e0:	andeq	r1, r0, lr, ror #18
    28e4:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    28e8:	subslt	r4, r4, #16777216	; 0x1000000
    28ec:	and	r4, r3, r3, lsl #12
    28f0:	mulle	r8, r4, r2
    28f4:	andle	r4, r5, fp, lsl #5
    28f8:	mulcs	r0, r3, r9
    28fc:	movwcc	r4, #5656	; 0x1618
    2900:	mvnsle	r2, r0, lsl #20
    2904:			; <UNDEFINED> instruction: 0xf85d2000
    2908:	ldrbmi	r4, [r0, -r4, lsl #22]!
    290c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2910:	andcs	fp, sl, #56, 10	; 0xe000000
    2914:	strmi	r4, [sp], -r4, lsl #12
    2918:	stc2l	7, cr15, [r0], {255}	; 0xff
    291c:	svccc	0x0080f5b0
    2920:	addlt	sp, r0, #268435456	; 0x10000000
    2924:			; <UNDEFINED> instruction: 0x4629bd38
    2928:			; <UNDEFINED> instruction: 0xf7ff4620
    292c:	svclt	0x0000fca1
    2930:	andscs	fp, r0, #56, 10	; 0xe000000
    2934:	strmi	r4, [sp], -r4, lsl #12
    2938:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    293c:	svccc	0x0080f5b0
    2940:	addlt	sp, r0, #268435456	; 0x10000000
    2944:			; <UNDEFINED> instruction: 0x4629bd38
    2948:			; <UNDEFINED> instruction: 0xf7ff4620
    294c:	svclt	0x0000fc91
    2950:	strt	r2, [r3], #522	; 0x20a
    2954:	strt	r2, [r1], #528	; 0x210
    2958:	blmi	8d51e8 <__assert_fail@plt+0x8d3fc4>
    295c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2960:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2964:	strmi	r2, [r4], -r0, lsl #12
    2968:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    296c:			; <UNDEFINED> instruction: 0xf04f9301
    2970:	strls	r0, [r0], -r0, lsl #6
    2974:	bl	fe840974 <__assert_fail@plt+0xfe83f750>
    2978:	tstlt	r4, r6
    297c:	mulcc	r0, r4, r9
    2980:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2984:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2988:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    298c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2990:	bl	ff5c0990 <__assert_fail@plt+0xff5bf76c>
    2994:	ldrtmi	r4, [r3], -r5, lsl #12
    2998:	strbtmi	r2, [r9], -sl, lsl #4
    299c:			; <UNDEFINED> instruction: 0xf7fe4620
    29a0:	stmdavs	fp!, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    29a4:	blls	30fd8 <__assert_fail@plt+0x2fdb4>
    29a8:	rscle	r4, sl, r3, lsr #5
    29ac:			; <UNDEFINED> instruction: 0xf993b11b
    29b0:	blcs	e9b8 <__assert_fail@plt+0xd794>
    29b4:	bmi	3f7150 <__assert_fail@plt+0x3f5f2c>
    29b8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    29bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29c0:	subsmi	r9, sl, r1, lsl #22
    29c4:	andlt	sp, r3, ip, lsl #2
    29c8:	bmi	2f2190 <__assert_fail@plt+0x2f0f6c>
    29cc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    29d0:	bicsle	r6, r6, r0, lsl r8
    29d4:	strtmi	r4, [r3], -r9, lsl #18
    29d8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    29dc:	b	ffbc09dc <__assert_fail@plt+0xffbbf7b8>
    29e0:	b	ff6c09e0 <__assert_fail@plt+0xff6bf7bc>
    29e4:	andeq	r2, r1, r8, asr #10
    29e8:	andeq	r0, r0, r0, lsr r1
    29ec:	andeq	r2, r1, r2, ror #13
    29f0:	andeq	r1, r0, r4, lsr #17
    29f4:	andeq	r2, r1, sl, ror #9
    29f8:	muleq	r1, lr, r6
    29fc:	andeq	r1, r0, r6, asr r8
    2a00:			; <UNDEFINED> instruction: 0x4606b5f8
    2a04:			; <UNDEFINED> instruction: 0xf7ff460f
    2a08:			; <UNDEFINED> instruction: 0xf110ffa7
    2a0c:			; <UNDEFINED> instruction: 0xf1414400
    2a10:	cfstr32cs	mvfx0, [r1, #-0]
    2a14:	stccs	15, cr11, [r0], {8}
    2a18:	lfmlt	f5, 3, [r8]
    2a1c:	bl	1340a1c <__assert_fail@plt+0x133f7f8>
    2a20:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    2a24:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2a28:	andvs	r4, r4, sl, lsr r6
    2a2c:	stmdbmi	r3, {r3, fp, sp, lr}
    2a30:			; <UNDEFINED> instruction: 0xf7fe4479
    2a34:	svclt	0x0000eac4
    2a38:	andeq	r2, r1, r6, asr #12
    2a3c:	andeq	r1, r0, r0, lsl #16
    2a40:			; <UNDEFINED> instruction: 0x4605b538
    2a44:			; <UNDEFINED> instruction: 0xf7ff460c
    2a48:			; <UNDEFINED> instruction: 0xf500ffdb
    2a4c:			; <UNDEFINED> instruction: 0xf5b34300
    2a50:	andle	r3, r1, #128, 30	; 0x200
    2a54:	lfmlt	f3, 1, [r8, #-0]
    2a58:	bl	bc0a58 <__assert_fail@plt+0xbbf834>
    2a5c:	strtmi	r4, [r2], -r5, lsl #18
    2a60:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2a64:	andvs	r4, r4, fp, lsr #12
    2a68:	stmdbmi	r3, {r3, fp, sp, lr}
    2a6c:			; <UNDEFINED> instruction: 0xf7fe4479
    2a70:	svclt	0x0000eaa6
    2a74:	andeq	r2, r1, sl, lsl #12
    2a78:	andeq	r1, r0, r4, asr #15
    2a7c:			; <UNDEFINED> instruction: 0xf7ff220a
    2a80:	svclt	0x0000bb9f
    2a84:			; <UNDEFINED> instruction: 0xf7ff2210
    2a88:	svclt	0x0000bb9b
    2a8c:	blmi	895318 <__assert_fail@plt+0x8940f4>
    2a90:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2a94:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2a98:	strmi	r2, [r4], -r0, lsl #12
    2a9c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2aa0:			; <UNDEFINED> instruction: 0xf04f9301
    2aa4:	strls	r0, [r0], -r0, lsl #6
    2aa8:	bl	1c0aa8 <__assert_fail@plt+0x1bf884>
    2aac:	tstlt	r4, r6
    2ab0:	mulcc	r0, r4, r9
    2ab4:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2ab8:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2abc:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2ac0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2ac4:	bl	f40ac4 <__assert_fail@plt+0xf3f8a0>
    2ac8:	strbtmi	r4, [r9], -r5, lsl #12
    2acc:			; <UNDEFINED> instruction: 0xf7fe4620
    2ad0:	stmdavs	fp!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    2ad4:	blls	31108 <__assert_fail@plt+0x2fee4>
    2ad8:	rscle	r4, ip, r3, lsr #5
    2adc:			; <UNDEFINED> instruction: 0xf993b11b
    2ae0:	blcs	eae8 <__assert_fail@plt+0xd8c4>
    2ae4:	bmi	3f7288 <__assert_fail@plt+0x3f6064>
    2ae8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2aec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2af0:	subsmi	r9, sl, r1, lsl #22
    2af4:	andlt	sp, r3, ip, lsl #2
    2af8:	bmi	2f22c0 <__assert_fail@plt+0x2f109c>
    2afc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2b00:	bicsle	r6, r8, r0, lsl r8
    2b04:	strtmi	r4, [r3], -r9, lsl #18
    2b08:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2b0c:	b	15c0b0c <__assert_fail@plt+0x15bf8e8>
    2b10:	b	10c0b10 <__assert_fail@plt+0x10bf8ec>
    2b14:	andeq	r2, r1, r4, lsl r4
    2b18:	andeq	r0, r0, r0, lsr r1
    2b1c:	andeq	r2, r1, lr, lsr #11
    2b20:	andeq	r1, r0, r0, ror r7
    2b24:			; <UNDEFINED> instruction: 0x000123ba
    2b28:	andeq	r2, r1, lr, ror #10
    2b2c:	andeq	r1, r0, r6, lsr #14
    2b30:	blmi	8d53c0 <__assert_fail@plt+0x8d419c>
    2b34:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2b38:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2b3c:	strmi	r2, [r4], -r0, lsl #12
    2b40:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2b44:			; <UNDEFINED> instruction: 0xf04f9301
    2b48:	strls	r0, [r0], -r0, lsl #6
    2b4c:	b	fed40b4c <__assert_fail@plt+0xfed3f928>
    2b50:	tstlt	r4, r6
    2b54:	mulcc	r0, r4, r9
    2b58:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2b5c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2b60:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2b64:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2b68:	b	ffac0b68 <__assert_fail@plt+0xffabf944>
    2b6c:	andcs	r4, sl, #5242880	; 0x500000
    2b70:	strtmi	r4, [r0], -r9, ror #12
    2b74:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b78:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2b7c:	adcmi	r9, r3, #0, 22
    2b80:	tstlt	fp, fp, ror #1
    2b84:	mulcc	r0, r3, r9
    2b88:	mvnle	r2, r0, lsl #22
    2b8c:	blmi	3153d0 <__assert_fail@plt+0x3141ac>
    2b90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b94:	blls	5cc04 <__assert_fail@plt+0x5b9e0>
    2b98:	qaddle	r4, sl, ip
    2b9c:	ldcllt	0, cr11, [r0, #12]!
    2ba0:	blcs	8953d4 <__assert_fail@plt+0x8941b0>
    2ba4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2ba8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2bac:	ldrtmi	r4, [sl], -r3, lsr #12
    2bb0:			; <UNDEFINED> instruction: 0xf7fe4479
    2bb4:			; <UNDEFINED> instruction: 0xf7feea04
    2bb8:	svclt	0x0000e9f0
    2bbc:	andeq	r2, r1, r0, ror r3
    2bc0:	andeq	r0, r0, r0, lsr r1
    2bc4:	andeq	r2, r1, sl, lsl #10
    2bc8:	andeq	r1, r0, ip, asr #13
    2bcc:	andeq	r2, r1, r4, lsl r3
    2bd0:	andeq	r2, r1, r8, asr #9
    2bd4:	andeq	r1, r0, r0, lsl #13
    2bd8:	blmi	8d5468 <__assert_fail@plt+0x8d4244>
    2bdc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2be0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2be4:	strmi	r2, [r4], -r0, lsl #12
    2be8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2bec:			; <UNDEFINED> instruction: 0xf04f9301
    2bf0:	strls	r0, [r0], -r0, lsl #6
    2bf4:	b	1840bf4 <__assert_fail@plt+0x183f9d0>
    2bf8:	tstlt	r4, r6
    2bfc:	mulcc	r0, r4, r9
    2c00:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2c04:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2c08:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2c0c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2c10:	b	fe5c0c10 <__assert_fail@plt+0xfe5bf9ec>
    2c14:	andcs	r4, sl, #5242880	; 0x500000
    2c18:	strtmi	r4, [r0], -r9, ror #12
    2c1c:	b	d40c1c <__assert_fail@plt+0xd3f9f8>
    2c20:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2c24:	adcmi	r9, r3, #0, 22
    2c28:	tstlt	fp, fp, ror #1
    2c2c:	mulcc	r0, r3, r9
    2c30:	mvnle	r2, r0, lsl #22
    2c34:	blmi	315478 <__assert_fail@plt+0x314254>
    2c38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2c3c:	blls	5ccac <__assert_fail@plt+0x5ba88>
    2c40:	qaddle	r4, sl, ip
    2c44:	ldcllt	0, cr11, [r0, #12]!
    2c48:	blcs	89547c <__assert_fail@plt+0x894258>
    2c4c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2c50:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2c54:	ldrtmi	r4, [sl], -r3, lsr #12
    2c58:			; <UNDEFINED> instruction: 0xf7fe4479
    2c5c:			; <UNDEFINED> instruction: 0xf7fee9b0
    2c60:	svclt	0x0000e99c
    2c64:	andeq	r2, r1, r8, asr #5
    2c68:	andeq	r0, r0, r0, lsr r1
    2c6c:	andeq	r2, r1, r2, ror #8
    2c70:	andeq	r1, r0, r4, lsr #12
    2c74:	andeq	r2, r1, ip, ror #4
    2c78:	andeq	r2, r1, r0, lsr #8
    2c7c:	ldrdeq	r1, [r0], -r8
    2c80:	blmi	6554e8 <__assert_fail@plt+0x6542c4>
    2c84:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2c88:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    2c8c:	strbtmi	r4, [r9], -ip, lsl #12
    2c90:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2c94:			; <UNDEFINED> instruction: 0xf04f9303
    2c98:			; <UNDEFINED> instruction: 0xf7ff0300
    2c9c:	orrslt	pc, r0, r7, lsl #27
    2ca0:	b	2c0ca0 <__assert_fail@plt+0x2bfa7c>
    2ca4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2ca8:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    2cac:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2cb0:	strtmi	r4, [r2], -fp, lsr #12
    2cb4:			; <UNDEFINED> instruction: 0xf7fe4479
    2cb8:	stmdbmi	lr, {r1, r7, r8, fp, sp, lr, pc}
    2cbc:	strtmi	r4, [r2], -fp, lsr #12
    2cc0:			; <UNDEFINED> instruction: 0xf7fe4479
    2cc4:	bmi	33d5c4 <__assert_fail@plt+0x33c3a0>
    2cc8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2ccc:	ldrdeq	lr, [r0, -sp]
    2cd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2cd4:	subsmi	r9, sl, r3, lsl #22
    2cd8:	andlt	sp, r5, r1, lsl #2
    2cdc:			; <UNDEFINED> instruction: 0xf7febd30
    2ce0:	svclt	0x0000e95c
    2ce4:	andeq	r2, r1, r0, lsr #4
    2ce8:	andeq	r0, r0, r0, lsr r1
    2cec:	andeq	r2, r1, r6, asr #7
    2cf0:	andeq	r1, r0, ip, ror r5
    2cf4:	andeq	r1, r0, r0, ror r5
    2cf8:	ldrdeq	r2, [r1], -sl
    2cfc:			; <UNDEFINED> instruction: 0x460cb510
    2d00:			; <UNDEFINED> instruction: 0xf7ff4611
    2d04:	ldc	14, cr15, [pc, #780]	; 3018 <__assert_fail@plt+0x1df4>
    2d08:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2d0c:	vcvt.f64.s32	d7, s0
    2d10:	vstr	d21, [r4, #924]	; 0x39c
    2d14:	vadd.f32	s14, s0, s0
    2d18:	vnmul.f64	d0, d0, d5
    2d1c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2d20:	vstr	d0, [r4, #768]	; 0x300
    2d24:	vldrlt	s0, [r0, #-4]
    2d28:	andeq	r0, r0, r0
    2d2c:	smlawbmi	lr, r0, r4, r8
    2d30:	rsbsmi	pc, r0, #0, 8
    2d34:			; <UNDEFINED> instruction: 0xf5b24603
    2d38:			; <UNDEFINED> instruction: 0xf1014f80
    2d3c:	push	{r2, sl, fp}
    2d40:	svclt	0x00044ff0
    2d44:			; <UNDEFINED> instruction: 0xf04f460a
    2d48:			; <UNDEFINED> instruction: 0xf1010a64
    2d4c:			; <UNDEFINED> instruction: 0xf1010901
    2d50:			; <UNDEFINED> instruction: 0xf1010802
    2d54:			; <UNDEFINED> instruction: 0xf1010e03
    2d58:			; <UNDEFINED> instruction: 0xf1010705
    2d5c:			; <UNDEFINED> instruction: 0xf1010606
    2d60:			; <UNDEFINED> instruction: 0xf1010507
    2d64:			; <UNDEFINED> instruction: 0xf1010408
    2d68:	svclt	0x00080009
    2d6c:	blge	2c0d7c <__assert_fail@plt+0x2bfb58>
    2d70:			; <UNDEFINED> instruction: 0xf5b2d03f
    2d74:	svclt	0x00024f20
    2d78:			; <UNDEFINED> instruction: 0xf04f460a
    2d7c:			; <UNDEFINED> instruction: 0xf8020a6c
    2d80:	eorsle	sl, r6, sl, lsl #22
    2d84:	svcpl	0x0000f5b2
    2d88:	strmi	fp, [sl], -r2, lsl #30
    2d8c:	beq	18feed0 <__assert_fail@plt+0x18fdcac>
    2d90:	blge	2c0da0 <__assert_fail@plt+0x2bfb7c>
    2d94:			; <UNDEFINED> instruction: 0xf5b2d02d
    2d98:	svclt	0x00024fc0
    2d9c:			; <UNDEFINED> instruction: 0xf04f460a
    2da0:			; <UNDEFINED> instruction: 0xf8020a62
    2da4:	eorle	sl, r4, sl, lsl #22
    2da8:	svcmi	0x0040f5b2
    2dac:	strmi	fp, [sl], -r2, lsl #30
    2db0:	beq	1cfeef4 <__assert_fail@plt+0x1cfdcd0>
    2db4:	blge	2c0dc4 <__assert_fail@plt+0x2bfba0>
    2db8:			; <UNDEFINED> instruction: 0xf5b2d01b
    2dbc:	svclt	0x00025f80
    2dc0:			; <UNDEFINED> instruction: 0xf04f460a
    2dc4:			; <UNDEFINED> instruction: 0xf8020a70
    2dc8:	andsle	sl, r2, sl, lsl #22
    2dcc:	svcmi	0x0000f5b2
    2dd0:	strmi	fp, [sl], -r2, lsl #30
    2dd4:	beq	b7ef18 <__assert_fail@plt+0xb7dcf4>
    2dd8:	blge	2c0de8 <__assert_fail@plt+0x2bfbc4>
    2ddc:	strmi	sp, [r2], -r9
    2de0:	strtmi	r4, [ip], -r0, lsr #12
    2de4:			; <UNDEFINED> instruction: 0x463e4635
    2de8:	ldrbtmi	r4, [r4], r7, ror #12
    2dec:	strbmi	r4, [r8], r6, asr #13
    2df0:			; <UNDEFINED> instruction: 0xf4134689
    2df4:			; <UNDEFINED> instruction: 0xf0037f80
    2df8:	svclt	0x00140a40
    2dfc:	bleq	1cbef40 <__assert_fail@plt+0x1cbdd1c>
    2e00:	bleq	b7ef44 <__assert_fail@plt+0xb7dd20>
    2e04:	svceq	0x0080f013
    2e08:	andlt	pc, r0, r9, lsl #17
    2e0c:			; <UNDEFINED> instruction: 0xf04fbf14
    2e10:			; <UNDEFINED> instruction: 0xf04f0977
    2e14:			; <UNDEFINED> instruction: 0xf413092d
    2e18:			; <UNDEFINED> instruction: 0xf8886f00
    2e1c:	eorsle	r9, pc, r0
    2e20:	svceq	0x0000f1ba
    2e24:			; <UNDEFINED> instruction: 0xf04fbf14
    2e28:			; <UNDEFINED> instruction: 0xf04f0873
    2e2c:			; <UNDEFINED> instruction: 0xf0130853
    2e30:			; <UNDEFINED> instruction: 0xf88e0f20
    2e34:	svclt	0x00148000
    2e38:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2e3c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2e40:	svceq	0x0010f013
    2e44:	and	pc, r0, ip, lsl #17
    2e48:	stceq	0, cr15, [r8], {3}
    2e4c:			; <UNDEFINED> instruction: 0xf04fbf14
    2e50:			; <UNDEFINED> instruction: 0xf04f0e77
    2e54:			; <UNDEFINED> instruction: 0xf4130e2d
    2e58:			; <UNDEFINED> instruction: 0xf8876f80
    2e5c:	eorsle	lr, r1, r0
    2e60:	svceq	0x0000f1bc
    2e64:			; <UNDEFINED> instruction: 0x2773bf14
    2e68:			; <UNDEFINED> instruction: 0xf0132753
    2e6c:	eorsvc	r0, r7, r4, lsl #30
    2e70:	uhadd16cs	fp, r2, r4
    2e74:			; <UNDEFINED> instruction: 0xf013262d
    2e78:	eorvc	r0, lr, r2, lsl #30
    2e7c:	streq	pc, [r1, #-3]
    2e80:	uhadd16cs	fp, r7, r4
    2e84:	eorvc	r2, r6, sp, lsr #12
    2e88:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2e8c:	svclt	0x00142d00
    2e90:	cmpcs	r4, #116, 6	; 0xd0000001
    2e94:	movwcs	r7, #3
    2e98:	andsvc	r4, r3, r8, lsl #12
    2e9c:	svchi	0x00f0e8bd
    2ea0:	svceq	0x0000f1ba
    2ea4:			; <UNDEFINED> instruction: 0xf04fbf14
    2ea8:			; <UNDEFINED> instruction: 0xf04f0878
    2eac:	ldr	r0, [lr, sp, lsr #16]!
    2eb0:	svclt	0x00142d00
    2eb4:			; <UNDEFINED> instruction: 0x232d2378
    2eb8:	movwcs	r7, #3
    2ebc:	andsvc	r4, r3, r8, lsl #12
    2ec0:	svchi	0x00f0e8bd
    2ec4:	svceq	0x0000f1bc
    2ec8:			; <UNDEFINED> instruction: 0x2778bf14
    2ecc:	strb	r2, [ip, sp, lsr #14]
    2ed0:	svcmi	0x00f0e92d
    2ed4:			; <UNDEFINED> instruction: 0xf04fb097
    2ed8:	stmib	sp, {r0, sl, fp}^
    2edc:	bmi	1f8bb04 <__assert_fail@plt+0x1f8a8e0>
    2ee0:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2ee4:			; <UNDEFINED> instruction: 0x078258d3
    2ee8:			; <UNDEFINED> instruction: 0xf10dbf54
    2eec:			; <UNDEFINED> instruction: 0xf10d082c
    2ef0:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2ef4:			; <UNDEFINED> instruction: 0xf04f9315
    2ef8:	svclt	0x00450300
    2efc:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2f00:	strbmi	r2, [r6], r0, lsr #6
    2f04:	eorcc	pc, ip, sp, lsl #17
    2f08:			; <UNDEFINED> instruction: 0xf1a3230a
    2f0c:			; <UNDEFINED> instruction: 0xf1c30120
    2f10:	blx	b03798 <__assert_fail@plt+0xb02574>
    2f14:	blx	33f724 <__assert_fail@plt+0x33e500>
    2f18:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2f1c:	andne	lr, r8, #3620864	; 0x374000
    2f20:	vst1.8	{d15-d16}, [r3], ip
    2f24:	svclt	0x000842aa
    2f28:			; <UNDEFINED> instruction: 0xf0c042a1
    2f2c:	movwcc	r8, #41099	; 0xa08b
    2f30:	mvnle	r2, r6, asr #22
    2f34:			; <UNDEFINED> instruction: 0xf64c223c
    2f38:			; <UNDEFINED> instruction: 0xf6cc45cd
    2f3c:			; <UNDEFINED> instruction: 0xf04f45cc
    2f40:			; <UNDEFINED> instruction: 0xf1a231ff
    2f44:	blx	fe9453ce <__assert_fail@plt+0xfe9441aa>
    2f48:	blx	5c358 <__assert_fail@plt+0x5b134>
    2f4c:	blx	81f5c <__assert_fail@plt+0x80d38>
    2f50:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2f54:			; <UNDEFINED> instruction: 0x0c09ea4c
    2f58:			; <UNDEFINED> instruction: 0xf1c24c61
    2f5c:	svcls	0x00090920
    2f60:			; <UNDEFINED> instruction: 0xf909fa21
    2f64:	b	131415c <__assert_fail@plt+0x1312f38>
    2f68:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2f6c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2f70:	blx	1931bc <__assert_fail@plt+0x191f98>
    2f74:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2f78:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2f7c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2f80:	streq	lr, [r1], #-2598	; 0xfffff5da
    2f84:			; <UNDEFINED> instruction: 0xf1ba40d6
    2f88:	svclt	0x000c0f42
    2f8c:			; <UNDEFINED> instruction: 0xf0002100
    2f90:	bcc	80339c <__assert_fail@plt+0x802178>
    2f94:	streq	lr, [r9], -r6, asr #20
    2f98:	vpmax.s8	d15, d2, d23
    2f9c:	andge	pc, r0, lr, lsl #17
    2fa0:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2fa4:	addhi	pc, r4, r0
    2fa8:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2fac:			; <UNDEFINED> instruction: 0xf88e2269
    2fb0:	subcs	r2, r2, #1
    2fb4:	andcs	pc, r2, lr, lsl #17
    2fb8:	andvc	r2, sl, r0, lsl #4
    2fbc:	andeq	lr, r5, #84, 20	; 0x54000
    2fc0:			; <UNDEFINED> instruction: 0xf1a3d04a
    2fc4:			; <UNDEFINED> instruction: 0xf1c30114
    2fc8:	blx	904ca0 <__assert_fail@plt+0x903a7c>
    2fcc:	blx	17f7d8 <__assert_fail@plt+0x17e5b4>
    2fd0:	blcc	d40bf4 <__assert_fail@plt+0xd3f9d0>
    2fd4:	blx	953cc4 <__assert_fail@plt+0x952aa0>
    2fd8:	blx	97fbec <__assert_fail@plt+0x97e9c8>
    2fdc:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2fe0:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2fe4:			; <UNDEFINED> instruction: 0xf04f1d50
    2fe8:			; <UNDEFINED> instruction: 0xf1410300
    2fec:	andcs	r0, sl, #0, 2
    2ff0:	ldc2	0, cr15, [r8], {-0}
    2ff4:	movwcs	r2, #522	; 0x20a
    2ff8:	strmi	r4, [fp], r2, lsl #13
    2ffc:	ldc2	0, cr15, [r2], {-0}
    3000:	subsle	r4, r8, r3, lsl r3
    3004:	movweq	lr, #47706	; 0xba5a
    3008:			; <UNDEFINED> instruction: 0xf7fed026
    300c:	stmdacs	r0, {r3, r4, r5, r7, fp, sp, lr, pc}
    3010:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    3014:	subsle	r2, r7, r0, lsl #20
    3018:	mulcc	r0, r2, r9
    301c:	bmi	c71450 <__assert_fail@plt+0xc7022c>
    3020:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    3024:			; <UNDEFINED> instruction: 0x23204d30
    3028:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    302c:	ldrmi	r4, [r9], -r0, lsr #12
    3030:			; <UNDEFINED> instruction: 0xf8cd2201
    3034:	stmib	sp, {r3, r4, pc}^
    3038:	strls	sl, [r1], -r4, lsl #22
    303c:			; <UNDEFINED> instruction: 0xf7fe9500
    3040:	ands	lr, r5, r6, ror #17
    3044:	andeq	pc, sl, #-1073741780	; 0xc000002c
    3048:	svcge	0x0075f47f
    304c:	movtcs	r9, #11784	; 0x2e08
    3050:	andcs	pc, r1, lr, lsl #17
    3054:	andcc	pc, r0, lr, lsl #17
    3058:			; <UNDEFINED> instruction: 0xac0d4a24
    305c:	stmib	sp, {r5, r8, r9, sp}^
    3060:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    3064:	andls	r4, r0, #32, 12	; 0x2000000
    3068:	andcs	r4, r1, #26214400	; 0x1900000
    306c:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3070:			; <UNDEFINED> instruction: 0xf7fd4620
    3074:	bmi	7beeac <__assert_fail@plt+0x7bdc88>
    3078:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    307c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3080:	subsmi	r9, sl, r5, lsl fp
    3084:	andslt	sp, r7, r6, lsr #2
    3088:	svchi	0x00f0e8bd
    308c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    3090:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3094:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3098:			; <UNDEFINED> instruction: 0xf0002264
    309c:	stmdbcs	r0, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    30a0:	svclt	0x00084682
    30a4:	strmi	r2, [fp], sl, lsl #16
    30a8:	strcc	fp, [r1], -r8, lsl #30
    30ac:	ldrb	sp, [r3, sl, lsr #3]
    30b0:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    30b4:	ldrbmi	lr, [r0], -r0, lsl #15
    30b8:	andcs	r4, sl, #93323264	; 0x5900000
    30bc:			; <UNDEFINED> instruction: 0xf0002300
    30c0:			; <UNDEFINED> instruction: 0x4682fbb1
    30c4:	ldr	r4, [sp, fp, lsl #13]
    30c8:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    30cc:	bmi	2bcf78 <__assert_fail@plt+0x2bbd54>
    30d0:			; <UNDEFINED> instruction: 0xe7a6447a
    30d4:	svc	0x0060f7fd
    30d8:	andeq	r1, r1, r2, asr #31
    30dc:	andeq	r0, r0, r0, lsr r1
    30e0:	strdeq	r1, [r0], -r0
    30e4:	andeq	r1, r0, r0, asr #32
    30e8:	andeq	r1, r0, r2, lsr r2
    30ec:	andeq	r1, r0, r6, lsl #4
    30f0:	andeq	r1, r1, sl, lsr #28
    30f4:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    30f8:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    30fc:	suble	r2, r5, r0, lsl #16
    3100:	mvnsmi	lr, #737280	; 0xb4000
    3104:			; <UNDEFINED> instruction: 0xf9904698
    3108:	orrlt	r3, r3, #0
    310c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    3110:	ldrmi	r4, [r7], -r9, lsl #13
    3114:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    3118:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    311c:	svceq	0x0000f1b8
    3120:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3124:			; <UNDEFINED> instruction: 0x4605bb1c
    3128:	strtmi	r2, [lr], -ip, lsr #22
    312c:	svccs	0x0001f915
    3130:	bllt	b7198 <__assert_fail@plt+0xb5f74>
    3134:	adcsmi	r4, r0, #48234496	; 0x2e00000
    3138:	bne	c779a4 <__assert_fail@plt+0xc76780>
    313c:	mcrrne	7, 12, r4, r3, cr0
    3140:			; <UNDEFINED> instruction: 0xf849d015
    3144:	strcc	r0, [r1], #-36	; 0xffffffdc
    3148:	mulcc	r0, r6, r9
    314c:			; <UNDEFINED> instruction: 0xf995b1bb
    3150:			; <UNDEFINED> instruction: 0xb1a33000
    3154:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    3158:	strtmi	r2, [r8], -ip, lsr #22
    315c:			; <UNDEFINED> instruction: 0xf915462e
    3160:	mvnle	r2, r1, lsl #30
    3164:	svclt	0x00082a00
    3168:	adcsmi	r4, r0, #48234496	; 0x2e00000
    316c:			; <UNDEFINED> instruction: 0xf04fd3e5
    3170:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3174:	adcmi	r8, r7, #248, 6	; 0xe0000003
    3178:	ldrmi	sp, [r3], -r4, lsl #18
    317c:			; <UNDEFINED> instruction: 0x4620e7d4
    3180:	mvnshi	lr, #12386304	; 0xbd0000
    3184:	andeq	pc, r1, pc, rrx
    3188:	mvnshi	lr, #12386304	; 0xbd0000
    318c:	rscscc	pc, pc, pc, asr #32
    3190:	svclt	0x00004770
    3194:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    3198:			; <UNDEFINED> instruction: 0xf990461c
    319c:	blx	fed571a4 <__assert_fail@plt+0xfed55f80>
    31a0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    31a4:	svclt	0x00082c00
    31a8:	ldmiblt	r3, {r0, r8, r9, sp}
    31ac:	addsmi	r6, r6, #2490368	; 0x260000
    31b0:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    31b4:	eorvs	fp, r3, r1, lsl pc
    31b8:	bl	4f1c4 <__assert_fail@plt+0x4dfa0>
    31bc:	blne	fe4837dc <__assert_fail@plt+0xfe4825b8>
    31c0:			; <UNDEFINED> instruction: 0xf7ff9b04
    31c4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    31c8:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    31cc:	eorvs	r4, r3, r3, lsl #8
    31d0:			; <UNDEFINED> instruction: 0xf04fbd70
    31d4:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    31d8:	rscscc	pc, pc, pc, asr #32
    31dc:	svclt	0x00004770
    31e0:	mvnsmi	lr, #737280	; 0xb4000
    31e4:			; <UNDEFINED> instruction: 0xf381fab1
    31e8:	bcs	575c <__assert_fail@plt+0x4538>
    31ec:	movwcs	fp, #7944	; 0x1f08
    31f0:	svclt	0x00082800
    31f4:	blcs	be00 <__assert_fail@plt+0xabdc>
    31f8:			; <UNDEFINED> instruction: 0xf990d13d
    31fc:	strmi	r3, [r0], r0
    3200:	pkhbtmi	r4, r9, r6, lsl #12
    3204:	strcs	r4, [r1, -r4, lsl #12]
    3208:			; <UNDEFINED> instruction: 0x4625b31b
    320c:			; <UNDEFINED> instruction: 0xf1042b2c
    3210:	strbmi	r0, [r0], -r1, lsl #8
    3214:	mulcs	r0, r4, r9
    3218:	eorle	r4, r1, r0, lsr #13
    321c:	strtmi	fp, [r5], -r2, ror #19
    3220:	bl	fe953cc8 <__assert_fail@plt+0xfe952aa4>
    3224:	eorle	r0, r2, #0, 2
    3228:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    322c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    3230:	rsceq	lr, r0, #323584	; 0x4f000
    3234:	vpmax.u8	d15, d3, d7
    3238:			; <UNDEFINED> instruction: 0xf819db0c
    323c:	movwmi	r1, #45058	; 0xb002
    3240:	andcc	pc, r2, r9, lsl #16
    3244:	mulcc	r0, r5, r9
    3248:			; <UNDEFINED> instruction: 0xf994b11b
    324c:	blcs	f254 <__assert_fail@plt+0xe030>
    3250:	ldrdcs	sp, [r0], -fp
    3254:	mvnshi	lr, #12386304	; 0xbd0000
    3258:	ldrmi	r1, [r3], -ip, ror #24
    325c:	ldrb	r4, [r4, r0, lsl #13]
    3260:	svclt	0x00082a00
    3264:	adcmi	r4, r8, #38797312	; 0x2500000
    3268:	smlatbeq	r0, r5, fp, lr
    326c:			; <UNDEFINED> instruction: 0xf04fd3dc
    3270:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3274:			; <UNDEFINED> instruction: 0xf06f83f8
    3278:			; <UNDEFINED> instruction: 0xe7eb0015
    327c:			; <UNDEFINED> instruction: 0xf381fab1
    3280:	bcs	57f4 <__assert_fail@plt+0x45d0>
    3284:	movwcs	fp, #7944	; 0x1f08
    3288:	svclt	0x00082800
    328c:	bllt	ff0cbe98 <__assert_fail@plt+0xff0cac74>
    3290:	mvnsmi	lr, sp, lsr #18
    3294:			; <UNDEFINED> instruction: 0xf9904606
    3298:	ldrmi	r3, [r7], -r0
    329c:	strmi	r4, [r4], -r8, lsl #13
    32a0:	strtmi	fp, [r5], -fp, ror #3
    32a4:			; <UNDEFINED> instruction: 0xf1042b2c
    32a8:	ldrtmi	r0, [r0], -r1, lsl #8
    32ac:	mulcs	r0, r4, r9
    32b0:	andsle	r4, fp, r6, lsr #12
    32b4:			; <UNDEFINED> instruction: 0x4625b9b2
    32b8:	bl	fe953d60 <__assert_fail@plt+0xfe952b3c>
    32bc:	andsle	r0, ip, #0, 2
    32c0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    32c4:			; <UNDEFINED> instruction: 0xf8d8db0c
    32c8:	tstmi	r8, #0
    32cc:	andeq	pc, r0, r8, asr #17
    32d0:	mulcc	r0, r5, r9
    32d4:			; <UNDEFINED> instruction: 0xf994b11b
    32d8:	blcs	f2e0 <__assert_fail@plt+0xe0bc>
    32dc:	andcs	sp, r0, r1, ror #3
    32e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    32e4:	ldrmi	r1, [r3], -ip, ror #24
    32e8:	ldrb	r4, [sl, r6, lsl #12]
    32ec:	svclt	0x00082a00
    32f0:	adcmi	r4, r8, #38797312	; 0x2500000
    32f4:	smlatbeq	r0, r5, fp, lr
    32f8:			; <UNDEFINED> instruction: 0xf04fd3e2
    32fc:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3300:			; <UNDEFINED> instruction: 0xf06f81f0
    3304:			; <UNDEFINED> instruction: 0x47700015
    3308:	mvnsmi	lr, #737280	; 0xb4000
    330c:	bmi	f54b68 <__assert_fail@plt+0xf53944>
    3310:	blmi	f54b90 <__assert_fail@plt+0xf5396c>
    3314:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3318:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    331c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3320:			; <UNDEFINED> instruction: 0xf04f9303
    3324:			; <UNDEFINED> instruction: 0xf8cd0300
    3328:	tstlt	r8, #8
    332c:	strmi	r6, [r4], -lr
    3330:	strmi	r6, [r8], lr, lsr #32
    3334:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3338:	andls	pc, r0, r0, asr #17
    333c:			; <UNDEFINED> instruction: 0xf9944607
    3340:	blcs	e8f348 <__assert_fail@plt+0xe8e124>
    3344:	stmdbge	r2, {r1, r5, ip, lr, pc}
    3348:	strtmi	r2, [r0], -sl, lsl #4
    334c:			; <UNDEFINED> instruction: 0xf7fd9101
    3350:			; <UNDEFINED> instruction: 0xf8c8edde
    3354:	eorvs	r0, r8, r0
    3358:	bllt	1a1d440 <__assert_fail@plt+0x1a1c21c>
    335c:	blcs	29f6c <__assert_fail@plt+0x28d48>
    3360:	adcmi	fp, r3, #24, 30	; 0x60
    3364:			; <UNDEFINED> instruction: 0xf993d028
    3368:	stmdbls	r1, {sp}
    336c:	eorle	r2, r6, sl, lsr sl
    3370:	eorle	r2, r9, sp, lsr #20
    3374:	bmi	94b37c <__assert_fail@plt+0x94a158>
    3378:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    337c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3380:	subsmi	r9, sl, r3, lsl #22
    3384:	andlt	sp, r5, fp, lsr r1
    3388:	mvnshi	lr, #12386304	; 0xbd0000
    338c:	stmdbge	r2, {r0, sl, ip, sp}
    3390:	strtmi	r2, [r0], -sl, lsl #4
    3394:	ldc	7, cr15, [sl, #1012]!	; 0x3f4
    3398:	ldmdavs	fp!, {r3, r5, sp, lr}
    339c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    33a0:			; <UNDEFINED> instruction: 0xf990b150
    33a4:	blne	f3ac <__assert_fail@plt+0xe188>
    33a8:			; <UNDEFINED> instruction: 0xf080fab0
    33ac:	blcs	58b4 <__assert_fail@plt+0x4690>
    33b0:	andcs	fp, r1, r8, lsl pc
    33b4:	sbcsle	r2, sp, r0, lsl #16
    33b8:	rscscc	pc, pc, pc, asr #32
    33bc:			; <UNDEFINED> instruction: 0xf993e7db
    33c0:	stmdblt	sl, {r0, sp}
    33c4:	ldrb	r6, [r6, lr, lsr #32]
    33c8:	andcs	r1, sl, #92, 24	; 0x5c00
    33cc:	eorsvs	r2, fp, r0, lsl #6
    33d0:	movwls	r4, #9760	; 0x2620
    33d4:	ldc	7, cr15, [sl, #1012]	; 0x3f4
    33d8:	ldmdavs	fp!, {r3, r5, sp, lr}
    33dc:	mvnle	r2, r0, lsl #22
    33e0:	blcs	29ff0 <__assert_fail@plt+0x28dcc>
    33e4:			; <UNDEFINED> instruction: 0xf993d0e8
    33e8:	blne	6cb3f0 <__assert_fail@plt+0x6ca1cc>
    33ec:			; <UNDEFINED> instruction: 0xf383fab3
    33f0:	bcs	5964 <__assert_fail@plt+0x4740>
    33f4:	movwcs	fp, #7960	; 0x1f18
    33f8:	adcsle	r2, fp, r0, lsl #22
    33fc:			; <UNDEFINED> instruction: 0xf7fde7dc
    3400:	svclt	0x0000edcc
    3404:	andeq	r1, r1, lr, lsl #23
    3408:	andeq	r0, r0, r0, lsr r1
    340c:	andeq	r1, r1, sl, lsr #22
    3410:	mvnsmi	lr, #737280	; 0xb4000
    3414:	stcmi	14, cr1, [sl], #-12
    3418:	bmi	aaf634 <__assert_fail@plt+0xaae410>
    341c:	movwcs	fp, #7960	; 0x1f18
    3420:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    3424:	movwcs	fp, #3848	; 0xf08
    3428:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    342c:			; <UNDEFINED> instruction: 0xf04f9203
    3430:	blcs	3c38 <__assert_fail@plt+0x2a14>
    3434:	svcge	0x0001d03f
    3438:	strmi	sl, [sp], -r2, lsl #28
    343c:	blx	fed7b490 <__assert_fail@plt+0xfed7a26c>
    3440:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    3444:	svclt	0x00082c00
    3448:	strbmi	r2, [r1, #769]	; 0x301
    344c:			; <UNDEFINED> instruction: 0xf043bf18
    3450:	bllt	8c405c <__assert_fail@plt+0x8c2e38>
    3454:	strtmi	r4, [r9], -sl, asr #12
    3458:			; <UNDEFINED> instruction: 0xf7fd4620
    345c:	ldmiblt	r0!, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}^
    3460:	andeq	lr, r9, r4, lsl #22
    3464:	ldrtmi	r4, [r9], -r5, asr #8
    3468:	mrc2	7, 2, pc, cr14, cr14, {7}
    346c:			; <UNDEFINED> instruction: 0x46044631
    3470:			; <UNDEFINED> instruction: 0xf7fe4628
    3474:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    3478:	bl	669484 <__assert_fail@plt+0x668260>
    347c:	strmi	r0, [r5], -r8, lsl #6
    3480:	blcs	774b4 <__assert_fail@plt+0x76290>
    3484:			; <UNDEFINED> instruction: 0xb11cd1db
    3488:	mulcc	r0, r4, r9
    348c:	andle	r2, r4, pc, lsr #22
    3490:			; <UNDEFINED> instruction: 0xf995b12d
    3494:	blcs	bcf49c <__assert_fail@plt+0xbce278>
    3498:	ldrdcs	sp, [r1], -r1
    349c:	andcs	lr, r0, r0
    34a0:	blmi	215ccc <__assert_fail@plt+0x214aa8>
    34a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    34a8:	blls	dd518 <__assert_fail@plt+0xdc2f4>
    34ac:	qaddle	r4, sl, r4
    34b0:	pop	{r0, r2, ip, sp, pc}
    34b4:			; <UNDEFINED> instruction: 0x461883f0
    34b8:			; <UNDEFINED> instruction: 0xf7fde7f2
    34bc:	svclt	0x0000ed6e
    34c0:	andeq	r1, r1, r4, lsl #21
    34c4:	andeq	r0, r0, r0, lsr r1
    34c8:	andeq	r1, r1, r0, lsl #20
    34cc:	mvnsmi	lr, #737280	; 0xb4000
    34d0:	movweq	lr, #6736	; 0x1a50
    34d4:	strmi	sp, [ip], -r5, lsr #32
    34d8:			; <UNDEFINED> instruction: 0x46054616
    34dc:	cmnlt	r1, #56, 6	; 0xe0000000
    34e0:	ldcl	7, cr15, [r8, #1012]	; 0x3f4
    34e4:	addsmi	r4, lr, #201326595	; 0xc000003
    34e8:	svclt	0x00884607
    34ec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    34f0:	bl	1b9548 <__assert_fail@plt+0x1b8324>
    34f4:			; <UNDEFINED> instruction: 0xf1090900
    34f8:			; <UNDEFINED> instruction: 0xf7fd0001
    34fc:	pkhbtmi	lr, r0, r6, lsl #27
    3500:	strtmi	fp, [r9], -r0, ror #2
    3504:			; <UNDEFINED> instruction: 0xf7fd463a
    3508:	bl	23e9b0 <__assert_fail@plt+0x23d78c>
    350c:	ldrtmi	r0, [r2], -r7
    3510:			; <UNDEFINED> instruction: 0xf7fd4621
    3514:	movwcs	lr, #3362	; 0xd22
    3518:	andcc	pc, r9, r8, lsl #16
    351c:	pop	{r6, r9, sl, lr}
    3520:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    3524:	mvnsmi	lr, #12386304	; 0xbd0000
    3528:			; <UNDEFINED> instruction: 0xf7fd4478
    352c:	strtmi	fp, [r0], -sp, lsr #26
    3530:	pop	{r0, r4, r9, sl, lr}
    3534:			; <UNDEFINED> instruction: 0xf7fd43f8
    3538:	pop	{r0, r8, sl, fp, ip, sp, pc}
    353c:			; <UNDEFINED> instruction: 0xf7fd43f8
    3540:	svclt	0x0000bd23
    3544:			; <UNDEFINED> instruction: 0x000005b0
    3548:			; <UNDEFINED> instruction: 0x460ab538
    354c:	strmi	r4, [ip], -r5, lsl #12
    3550:			; <UNDEFINED> instruction: 0x4608b119
    3554:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    3558:	strtmi	r4, [r1], -r2, lsl #12
    355c:	pop	{r3, r5, r9, sl, lr}
    3560:			; <UNDEFINED> instruction: 0xf7ff4038
    3564:	svclt	0x0000bfb3
    3568:	tstcs	r1, lr, lsl #8
    356c:	addlt	fp, r5, r0, lsl r5
    3570:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3574:			; <UNDEFINED> instruction: 0xf8dfab07
    3578:	strmi	ip, [r4], -r0, rrx
    357c:			; <UNDEFINED> instruction: 0xf85344fe
    3580:	stmdage	r2, {r2, r8, r9, fp, sp}
    3584:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3588:	ldrdgt	pc, [r0], -ip
    358c:	andgt	pc, ip, sp, asr #17
    3590:	stceq	0, cr15, [r0], {79}	; 0x4f
    3594:			; <UNDEFINED> instruction: 0xf7fd9301
    3598:	mcrne	13, 0, lr, cr2, cr14, {4}
    359c:	strcs	fp, [r0], #-4024	; 0xfffff048
    35a0:	strtmi	sp, [r0], -r7, lsl #22
    35a4:			; <UNDEFINED> instruction: 0xf7ff9902
    35a8:			; <UNDEFINED> instruction: 0x4604ff91
    35ac:			; <UNDEFINED> instruction: 0xf7fd9802
    35b0:	bmi	2be8a0 <__assert_fail@plt+0x2bd67c>
    35b4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    35b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    35bc:	subsmi	r9, sl, r3, lsl #22
    35c0:	strtmi	sp, [r0], -r5, lsl #2
    35c4:	pop	{r0, r2, ip, sp, pc}
    35c8:	andlt	r4, r3, r0, lsl r0
    35cc:			; <UNDEFINED> instruction: 0xf7fd4770
    35d0:	svclt	0x0000ece4
    35d4:	andeq	r1, r1, r8, lsr #18
    35d8:	andeq	r0, r0, r0, lsr r1
    35dc:	andeq	r1, r1, lr, ror #17
    35e0:	mvnsmi	lr, #737280	; 0xb4000
    35e4:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    35e8:	bmi	d55054 <__assert_fail@plt+0xd53e30>
    35ec:	blmi	d6f800 <__assert_fail@plt+0xd6e5dc>
    35f0:			; <UNDEFINED> instruction: 0xf996447a
    35f4:	ldmpl	r3, {lr}^
    35f8:	movwls	r6, #6171	; 0x181b
    35fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3600:	eorsle	r2, r4, r0, lsl #24
    3604:	strmi	r4, [r8], r5, lsl #12
    3608:			; <UNDEFINED> instruction: 0x46394630
    360c:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3610:			; <UNDEFINED> instruction: 0x56361834
    3614:	suble	r2, ip, r0, lsl #28
    3618:	svceq	0x0000f1b9
    361c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3620:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3624:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3628:	eorsle	r2, r5, r0, lsl #16
    362c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3630:	movwcs	r4, #1641	; 0x669
    3634:	andvs	pc, r0, sp, lsl #17
    3638:			; <UNDEFINED> instruction: 0xf88d4648
    363c:			; <UNDEFINED> instruction: 0xf7fe3001
    3640:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3644:	andeq	pc, r0, r8, asr #17
    3648:	mulcc	r1, r3, r9
    364c:	svclt	0x00181af6
    3650:	blcs	ce5c <__assert_fail@plt+0xbc38>
    3654:	strcs	fp, [r1], -r8, lsl #30
    3658:	andcc	fp, r2, lr, asr fp
    365c:	strtpl	r1, [r1], -r6, lsr #16
    3660:			; <UNDEFINED> instruction: 0x4638b119
    3664:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3668:			; <UNDEFINED> instruction: 0x464cb318
    366c:	bmi	5db72c <__assert_fail@plt+0x5da508>
    3670:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3674:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3678:	subsmi	r9, sl, r1, lsl #22
    367c:			; <UNDEFINED> instruction: 0x4620d11e
    3680:	pop	{r0, r1, ip, sp, pc}
    3684:			; <UNDEFINED> instruction: 0x463983f0
    3688:			; <UNDEFINED> instruction: 0xf7fd4620
    368c:			; <UNDEFINED> instruction: 0xf8c8ec46
    3690:	strtmi	r0, [r0], #-0
    3694:	strb	r6, [sl, r8, lsr #32]!
    3698:			; <UNDEFINED> instruction: 0x46204639
    369c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    36a0:	andeq	pc, r0, r8, asr #17
    36a4:	strtpl	r1, [r1], -r6, lsr #16
    36a8:			; <UNDEFINED> instruction: 0x4638b131
    36ac:	ldcl	7, cr15, [r8], #1012	; 0x3f4
    36b0:	eorvs	fp, ip, r0, lsl r9
    36b4:	ldrb	r2, [sl, r0, lsl #8]
    36b8:	ldrb	r6, [r8, lr, lsr #32]
    36bc:	stcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    36c0:			; <UNDEFINED> instruction: 0x000118b4
    36c4:	andeq	r0, r0, r0, lsr r1
    36c8:	andeq	r0, r0, lr, asr #24
    36cc:	andeq	r1, r1, r2, lsr r8
    36d0:			; <UNDEFINED> instruction: 0x4604b510
    36d4:	stmdacs	sl, {r0, sp, lr, pc}
    36d8:	strtmi	sp, [r0], -r6
    36dc:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    36e0:	mvnsle	r1, r3, asr #24
    36e4:	ldclt	0, cr2, [r0, #-4]
    36e8:	ldclt	0, cr2, [r0, #-0]
    36ec:	strlt	r4, [r0, #-2080]	; 0xfffff7e0
    36f0:	addlt	r4, r3, r8, ror r4
    36f4:	stc	7, cr15, [ip], {253}	; 0xfd
    36f8:	cmplt	r8, #4, 12	; 0x400000
    36fc:			; <UNDEFINED> instruction: 0xf7fd4620
    3700:	orrlt	lr, r0, #17920	; 0x4600
    3704:	stcl	7, cr15, [ip], #1012	; 0x3f4
    3708:			; <UNDEFINED> instruction: 0xf7fd9001
    370c:	stcne	12, cr14, [r6], {196}	; 0xc4
    3710:			; <UNDEFINED> instruction: 0xf7fd4630
    3714:	stmdbls	r1, {r1, r3, r7, sl, fp, sp, lr, pc}
    3718:	mvnslt	r4, r5, lsl #12
    371c:			; <UNDEFINED> instruction: 0xf800232d
    3720:			; <UNDEFINED> instruction: 0xf7fd3b01
    3724:			; <UNDEFINED> instruction: 0x4629ec5e
    3728:	strtmi	r2, [r0], -r0, lsl #4
    372c:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3730:	stcl	7, cr15, [r2], {253}	; 0xfd
    3734:	andcs	r4, r5, #245760	; 0x3c000
    3738:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
    373c:	blcs	8b744 <__assert_fail@plt+0x8a520>
    3740:	ldrbcs	fp, [pc, #-3852]!	; 283c <__assert_fail@plt+0x1618>
    3744:			; <UNDEFINED> instruction: 0xf7fd257e
    3748:			; <UNDEFINED> instruction: 0x4622ec1a
    374c:	strtmi	r4, [r8], -r1, lsl #12
    3750:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    3754:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    3758:	stmdbmi	r8, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    375c:	andcs	r4, r1, r2, lsr r6
    3760:			; <UNDEFINED> instruction: 0xf7fd4479
    3764:	stmdbmi	r6, {r2, r3, r5, sl, fp, sp, lr, pc}
    3768:	ldrbtmi	r2, [r9], #-1
    376c:	stc	7, cr15, [r6], #-1012	; 0xfffffc0c
    3770:	andeq	r0, r0, ip, lsl #23
    3774:	andeq	r0, r0, r4, lsl sl
    3778:	andeq	r0, r0, lr, lsl fp
    377c:	andeq	r0, r0, ip, lsr fp
    3780:	andeq	r0, r0, sl, lsl fp
    3784:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3788:	svclt	0x00be2900
    378c:			; <UNDEFINED> instruction: 0xf04f2000
    3790:	and	r4, r6, r0, lsl #2
    3794:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3798:			; <UNDEFINED> instruction: 0xf06fbf1c
    379c:			; <UNDEFINED> instruction: 0xf04f4100
    37a0:			; <UNDEFINED> instruction: 0xf00030ff
    37a4:			; <UNDEFINED> instruction: 0xf1adb857
    37a8:	stmdb	sp!, {r3, sl, fp}^
    37ac:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    37b0:	blcs	3a3dc <__assert_fail@plt+0x391b8>
    37b4:			; <UNDEFINED> instruction: 0xf000db1a
    37b8:			; <UNDEFINED> instruction: 0xf8ddf853
    37bc:	ldmib	sp, {r2, sp, lr, pc}^
    37c0:	andlt	r2, r4, r2, lsl #6
    37c4:	submi	r4, r0, #112, 14	; 0x1c00000
    37c8:	cmpeq	r1, r1, ror #22
    37cc:	blle	6ce3d4 <__assert_fail@plt+0x6cd1b0>
    37d0:			; <UNDEFINED> instruction: 0xf846f000
    37d4:	ldrd	pc, [r4], -sp
    37d8:	movwcs	lr, #10717	; 0x29dd
    37dc:	submi	fp, r0, #4
    37e0:	cmpeq	r1, r1, ror #22
    37e4:	bl	18d4134 <__assert_fail@plt+0x18d2f10>
    37e8:	ldrbmi	r0, [r0, -r3, asr #6]!
    37ec:	bl	18d413c <__assert_fail@plt+0x18d2f18>
    37f0:			; <UNDEFINED> instruction: 0xf0000343
    37f4:			; <UNDEFINED> instruction: 0xf8ddf835
    37f8:	ldmib	sp, {r2, sp, lr, pc}^
    37fc:	andlt	r2, r4, r2, lsl #6
    3800:	bl	1854108 <__assert_fail@plt+0x1852ee4>
    3804:	ldrbmi	r0, [r0, -r1, asr #2]!
    3808:	bl	18d4158 <__assert_fail@plt+0x18d2f34>
    380c:			; <UNDEFINED> instruction: 0xf0000343
    3810:			; <UNDEFINED> instruction: 0xf8ddf827
    3814:	ldmib	sp, {r2, sp, lr, pc}^
    3818:	andlt	r2, r4, r2, lsl #6
    381c:	bl	18d416c <__assert_fail@plt+0x18d2f48>
    3820:	ldrbmi	r0, [r0, -r3, asr #6]!
    3824:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3828:	svclt	0x00082900
    382c:	svclt	0x001c2800
    3830:	mvnscc	pc, pc, asr #32
    3834:	rscscc	pc, pc, pc, asr #32
    3838:	stmdalt	ip, {ip, sp, lr, pc}
    383c:	stfeqd	f7, [r8], {173}	; 0xad
    3840:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3844:			; <UNDEFINED> instruction: 0xf80cf000
    3848:	ldrd	pc, [r4], -sp
    384c:	movwcs	lr, #10717	; 0x29dd
    3850:	ldrbmi	fp, [r0, -r4]!
    3854:			; <UNDEFINED> instruction: 0xf04fb502
    3858:			; <UNDEFINED> instruction: 0xf7fd0008
    385c:	vstrlt	d14, [r2, #-256]	; 0xffffff00
    3860:	svclt	0x00084299
    3864:	push	{r4, r7, r9, lr}
    3868:			; <UNDEFINED> instruction: 0x46044ff0
    386c:	andcs	fp, r0, r8, lsr pc
    3870:			; <UNDEFINED> instruction: 0xf8dd460d
    3874:	svclt	0x0038c024
    3878:	cmnle	fp, #1048576	; 0x100000
    387c:			; <UNDEFINED> instruction: 0x46994690
    3880:			; <UNDEFINED> instruction: 0xf283fab3
    3884:	rsbsle	r2, r0, r0, lsl #22
    3888:			; <UNDEFINED> instruction: 0xf385fab5
    388c:	rsble	r2, r8, r0, lsl #26
    3890:			; <UNDEFINED> instruction: 0xf1a21ad2
    3894:	blx	24711c <__assert_fail@plt+0x245ef8>
    3898:	blx	2424a8 <__assert_fail@plt+0x241284>
    389c:			; <UNDEFINED> instruction: 0xf1c2f30e
    38a0:	b	12c5528 <__assert_fail@plt+0x12c4304>
    38a4:	blx	a064b8 <__assert_fail@plt+0xa05294>
    38a8:	b	13004cc <__assert_fail@plt+0x12ff2a8>
    38ac:	blx	2064c0 <__assert_fail@plt+0x20529c>
    38b0:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    38b4:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    38b8:	andcs	fp, r0, ip, lsr pc
    38bc:	movwle	r4, #42497	; 0xa601
    38c0:	bl	fed0b8cc <__assert_fail@plt+0xfed0a6a8>
    38c4:	blx	48f4 <__assert_fail@plt+0x36d0>
    38c8:	blx	83fd08 <__assert_fail@plt+0x83eae4>
    38cc:	bl	19804f0 <__assert_fail@plt+0x197f2cc>
    38d0:	tstmi	r9, #46137344	; 0x2c00000
    38d4:	bcs	13b1c <__assert_fail@plt+0x128f8>
    38d8:	b	13f79d0 <__assert_fail@plt+0x13f67ac>
    38dc:	b	13c5a4c <__assert_fail@plt+0x13c4828>
    38e0:	b	1205e54 <__assert_fail@plt+0x1204c30>
    38e4:	ldrmi	r7, [r6], -fp, asr #17
    38e8:	bl	fed3b91c <__assert_fail@plt+0xfed3a6f8>
    38ec:	bl	1944514 <__assert_fail@plt+0x19432f0>
    38f0:	ldmne	fp, {r0, r3, r9, fp}^
    38f4:	beq	2be624 <__assert_fail@plt+0x2bd400>
    38f8:			; <UNDEFINED> instruction: 0xf14a1c5c
    38fc:	cfsh32cc	mvfx0, mvfx1, #0
    3900:	strbmi	sp, [sp, #-7]
    3904:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3908:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    390c:	adfccsz	f4, f1, #5.0
    3910:	blx	1780f4 <__assert_fail@plt+0x176ed0>
    3914:	blx	941538 <__assert_fail@plt+0x940314>
    3918:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    391c:	vseleq.f32	s30, s28, s11
    3920:	blx	949d28 <__assert_fail@plt+0x948b04>
    3924:	b	1101934 <__assert_fail@plt+0x1100710>
    3928:			; <UNDEFINED> instruction: 0xf1a2040e
    392c:			; <UNDEFINED> instruction: 0xf1c20720
    3930:	blx	2051b8 <__assert_fail@plt+0x203f94>
    3934:	blx	140544 <__assert_fail@plt+0x13f320>
    3938:	blx	14155c <__assert_fail@plt+0x140338>
    393c:	b	110014c <__assert_fail@plt+0x10fef28>
    3940:	blx	904564 <__assert_fail@plt+0x903340>
    3944:	bl	1181164 <__assert_fail@plt+0x117ff40>
    3948:	teqmi	r3, #1073741824	; 0x40000000
    394c:	strbmi	r1, [r5], -r0, lsl #21
    3950:	tsteq	r3, r1, ror #22
    3954:	svceq	0x0000f1bc
    3958:	stmib	ip, {r0, ip, lr, pc}^
    395c:	pop	{r8, sl, lr}
    3960:	blx	fed27928 <__assert_fail@plt+0xfed26704>
    3964:	msrcc	CPSR_, #132, 6	; 0x10000002
    3968:	blx	fee3d7b8 <__assert_fail@plt+0xfee3c594>
    396c:	blx	fed80394 <__assert_fail@plt+0xfed7f170>
    3970:	eorcc	pc, r0, #335544322	; 0x14000002
    3974:	orrle	r2, fp, r0, lsl #26
    3978:	svclt	0x0000e7f3
    397c:	mvnsmi	lr, #737280	; 0xb4000
    3980:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3984:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3988:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    398c:	b	fe5c1988 <__assert_fail@plt+0xfe5c0764>
    3990:	blne	1d94b8c <__assert_fail@plt+0x1d93968>
    3994:	strhle	r1, [sl], -r6
    3998:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    399c:	svccc	0x0004f855
    39a0:	strbmi	r3, [sl], -r1, lsl #8
    39a4:	ldrtmi	r4, [r8], -r1, asr #12
    39a8:	adcmi	r4, r6, #152, 14	; 0x2600000
    39ac:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    39b0:	svclt	0x000083f8
    39b4:	ldrdeq	r1, [r1], -lr
    39b8:	ldrdeq	r1, [r1], -r4
    39bc:	svclt	0x00004770
    39c0:	tstcs	r0, r2, lsl #22
    39c4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    39c8:	bllt	1f419c4 <__assert_fail@plt+0x1f407a0>
    39cc:	andeq	r1, r1, ip, lsr r6

Disassembly of section .fini:

000039d0 <.fini>:
    39d0:	push	{r3, lr}
    39d4:	pop	{r3, pc}
