*SPEF "ieee 1481-1999"
*DESIGN "user_project_wrapper"
*DATE "11:11:11 Fri 11 11, 1111"
*VENDOR "OpenRCX"
*PROGRAM "Parallel Extraction"
*VERSION "1.0"
*DESIGN_FLOW "NAME_SCOPE LOCAL" "PIN_CAP NONE"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1 NS
*C_UNIT 1 PF
*R_UNIT 1 OHM
*L_UNIT 1 HENRY

*NAME_MAP
*1 analog_io[0]
*2 analog_io[10]
*3 analog_io[11]
*4 analog_io[12]
*5 analog_io[13]
*6 analog_io[14]
*7 analog_io[15]
*8 analog_io[16]
*9 analog_io[17]
*10 analog_io[18]
*11 analog_io[19]
*12 analog_io[1]
*13 analog_io[20]
*14 analog_io[21]
*15 analog_io[22]
*16 analog_io[23]
*17 analog_io[24]
*18 analog_io[25]
*19 analog_io[26]
*20 analog_io[27]
*21 analog_io[28]
*22 analog_io[2]
*23 analog_io[3]
*24 analog_io[4]
*25 analog_io[5]
*26 analog_io[6]
*27 analog_io[7]
*28 analog_io[8]
*29 analog_io[9]
*30 io_in[0]
*31 io_in[10]
*32 io_in[11]
*33 io_in[12]
*34 io_in[13]
*35 io_in[14]
*36 io_in[15]
*37 io_in[16]
*38 io_in[17]
*39 io_in[18]
*40 io_in[19]
*41 io_in[1]
*42 io_in[20]
*43 io_in[21]
*44 io_in[22]
*45 io_in[23]
*46 io_in[24]
*47 io_in[25]
*48 io_in[26]
*49 io_in[27]
*50 io_in[28]
*51 io_in[29]
*52 io_in[2]
*53 io_in[30]
*54 io_in[31]
*55 io_in[32]
*56 io_in[33]
*57 io_in[34]
*58 io_in[35]
*59 io_in[36]
*60 io_in[37]
*61 io_in[3]
*62 io_in[4]
*63 io_in[5]
*64 io_in[6]
*65 io_in[7]
*66 io_in[8]
*67 io_in[9]
*68 io_oeb[0]
*69 io_oeb[10]
*70 io_oeb[11]
*71 io_oeb[12]
*72 io_oeb[13]
*73 io_oeb[14]
*74 io_oeb[15]
*75 io_oeb[16]
*76 io_oeb[17]
*77 io_oeb[18]
*78 io_oeb[19]
*79 io_oeb[1]
*80 io_oeb[20]
*81 io_oeb[21]
*82 io_oeb[22]
*83 io_oeb[23]
*84 io_oeb[24]
*85 io_oeb[25]
*86 io_oeb[26]
*87 io_oeb[27]
*88 io_oeb[28]
*89 io_oeb[29]
*90 io_oeb[2]
*91 io_oeb[30]
*92 io_oeb[31]
*93 io_oeb[32]
*94 io_oeb[33]
*95 io_oeb[34]
*96 io_oeb[35]
*97 io_oeb[36]
*98 io_oeb[37]
*99 io_oeb[3]
*100 io_oeb[4]
*101 io_oeb[5]
*102 io_oeb[6]
*103 io_oeb[7]
*104 io_oeb[8]
*105 io_oeb[9]
*106 io_out[0]
*107 io_out[10]
*108 io_out[11]
*109 io_out[12]
*110 io_out[13]
*111 io_out[14]
*112 io_out[15]
*113 io_out[16]
*114 io_out[17]
*115 io_out[18]
*116 io_out[19]
*117 io_out[1]
*118 io_out[20]
*119 io_out[21]
*120 io_out[22]
*121 io_out[23]
*122 io_out[24]
*123 io_out[25]
*124 io_out[26]
*125 io_out[27]
*126 io_out[28]
*127 io_out[29]
*128 io_out[2]
*129 io_out[30]
*130 io_out[31]
*131 io_out[32]
*132 io_out[33]
*133 io_out[34]
*134 io_out[35]
*135 io_out[36]
*136 io_out[37]
*137 io_out[3]
*138 io_out[4]
*139 io_out[5]
*140 io_out[6]
*141 io_out[7]
*142 io_out[8]
*143 io_out[9]
*144 la_data_in[0]
*145 la_data_in[100]
*146 la_data_in[101]
*147 la_data_in[102]
*148 la_data_in[103]
*149 la_data_in[104]
*150 la_data_in[105]
*151 la_data_in[106]
*152 la_data_in[107]
*153 la_data_in[108]
*154 la_data_in[109]
*155 la_data_in[10]
*156 la_data_in[110]
*157 la_data_in[111]
*158 la_data_in[112]
*159 la_data_in[113]
*160 la_data_in[114]
*161 la_data_in[115]
*162 la_data_in[116]
*163 la_data_in[117]
*164 la_data_in[118]
*165 la_data_in[119]
*166 la_data_in[11]
*167 la_data_in[120]
*168 la_data_in[121]
*169 la_data_in[122]
*170 la_data_in[123]
*171 la_data_in[124]
*172 la_data_in[125]
*173 la_data_in[126]
*174 la_data_in[127]
*175 la_data_in[12]
*176 la_data_in[13]
*177 la_data_in[14]
*178 la_data_in[15]
*179 la_data_in[16]
*180 la_data_in[17]
*181 la_data_in[18]
*182 la_data_in[19]
*183 la_data_in[1]
*184 la_data_in[20]
*185 la_data_in[21]
*186 la_data_in[22]
*187 la_data_in[23]
*188 la_data_in[24]
*189 la_data_in[25]
*190 la_data_in[26]
*191 la_data_in[27]
*192 la_data_in[28]
*193 la_data_in[29]
*194 la_data_in[2]
*195 la_data_in[30]
*196 la_data_in[31]
*197 la_data_in[32]
*198 la_data_in[33]
*199 la_data_in[34]
*200 la_data_in[35]
*201 la_data_in[36]
*202 la_data_in[37]
*203 la_data_in[38]
*204 la_data_in[39]
*205 la_data_in[3]
*206 la_data_in[40]
*207 la_data_in[41]
*208 la_data_in[42]
*209 la_data_in[43]
*210 la_data_in[44]
*211 la_data_in[45]
*212 la_data_in[46]
*213 la_data_in[47]
*214 la_data_in[48]
*215 la_data_in[49]
*216 la_data_in[4]
*217 la_data_in[50]
*218 la_data_in[51]
*219 la_data_in[52]
*220 la_data_in[53]
*221 la_data_in[54]
*222 la_data_in[55]
*223 la_data_in[56]
*224 la_data_in[57]
*225 la_data_in[58]
*226 la_data_in[59]
*227 la_data_in[5]
*228 la_data_in[60]
*229 la_data_in[61]
*230 la_data_in[62]
*231 la_data_in[63]
*232 la_data_in[64]
*233 la_data_in[65]
*234 la_data_in[66]
*235 la_data_in[67]
*236 la_data_in[68]
*237 la_data_in[69]
*238 la_data_in[6]
*239 la_data_in[70]
*240 la_data_in[71]
*241 la_data_in[72]
*242 la_data_in[73]
*243 la_data_in[74]
*244 la_data_in[75]
*245 la_data_in[76]
*246 la_data_in[77]
*247 la_data_in[78]
*248 la_data_in[79]
*249 la_data_in[7]
*250 la_data_in[80]
*251 la_data_in[81]
*252 la_data_in[82]
*253 la_data_in[83]
*254 la_data_in[84]
*255 la_data_in[85]
*256 la_data_in[86]
*257 la_data_in[87]
*258 la_data_in[88]
*259 la_data_in[89]
*260 la_data_in[8]
*261 la_data_in[90]
*262 la_data_in[91]
*263 la_data_in[92]
*264 la_data_in[93]
*265 la_data_in[94]
*266 la_data_in[95]
*267 la_data_in[96]
*268 la_data_in[97]
*269 la_data_in[98]
*270 la_data_in[99]
*271 la_data_in[9]
*272 la_data_out[0]
*273 la_data_out[100]
*274 la_data_out[101]
*275 la_data_out[102]
*276 la_data_out[103]
*277 la_data_out[104]
*278 la_data_out[105]
*279 la_data_out[106]
*280 la_data_out[107]
*281 la_data_out[108]
*282 la_data_out[109]
*283 la_data_out[10]
*284 la_data_out[110]
*285 la_data_out[111]
*286 la_data_out[112]
*287 la_data_out[113]
*288 la_data_out[114]
*289 la_data_out[115]
*290 la_data_out[116]
*291 la_data_out[117]
*292 la_data_out[118]
*293 la_data_out[119]
*294 la_data_out[11]
*295 la_data_out[120]
*296 la_data_out[121]
*297 la_data_out[122]
*298 la_data_out[123]
*299 la_data_out[124]
*300 la_data_out[125]
*301 la_data_out[126]
*302 la_data_out[127]
*303 la_data_out[12]
*304 la_data_out[13]
*305 la_data_out[14]
*306 la_data_out[15]
*307 la_data_out[16]
*308 la_data_out[17]
*309 la_data_out[18]
*310 la_data_out[19]
*311 la_data_out[1]
*312 la_data_out[20]
*313 la_data_out[21]
*314 la_data_out[22]
*315 la_data_out[23]
*316 la_data_out[24]
*317 la_data_out[25]
*318 la_data_out[26]
*319 la_data_out[27]
*320 la_data_out[28]
*321 la_data_out[29]
*322 la_data_out[2]
*323 la_data_out[30]
*324 la_data_out[31]
*325 la_data_out[32]
*326 la_data_out[33]
*327 la_data_out[34]
*328 la_data_out[35]
*329 la_data_out[36]
*330 la_data_out[37]
*331 la_data_out[38]
*332 la_data_out[39]
*333 la_data_out[3]
*334 la_data_out[40]
*335 la_data_out[41]
*336 la_data_out[42]
*337 la_data_out[43]
*338 la_data_out[44]
*339 la_data_out[45]
*340 la_data_out[46]
*341 la_data_out[47]
*342 la_data_out[48]
*343 la_data_out[49]
*344 la_data_out[4]
*345 la_data_out[50]
*346 la_data_out[51]
*347 la_data_out[52]
*348 la_data_out[53]
*349 la_data_out[54]
*350 la_data_out[55]
*351 la_data_out[56]
*352 la_data_out[57]
*353 la_data_out[58]
*354 la_data_out[59]
*355 la_data_out[5]
*356 la_data_out[60]
*357 la_data_out[61]
*358 la_data_out[62]
*359 la_data_out[63]
*360 la_data_out[64]
*361 la_data_out[65]
*362 la_data_out[66]
*363 la_data_out[67]
*364 la_data_out[68]
*365 la_data_out[69]
*366 la_data_out[6]
*367 la_data_out[70]
*368 la_data_out[71]
*369 la_data_out[72]
*370 la_data_out[73]
*371 la_data_out[74]
*372 la_data_out[75]
*373 la_data_out[76]
*374 la_data_out[77]
*375 la_data_out[78]
*376 la_data_out[79]
*377 la_data_out[7]
*378 la_data_out[80]
*379 la_data_out[81]
*380 la_data_out[82]
*381 la_data_out[83]
*382 la_data_out[84]
*383 la_data_out[85]
*384 la_data_out[86]
*385 la_data_out[87]
*386 la_data_out[88]
*387 la_data_out[89]
*388 la_data_out[8]
*389 la_data_out[90]
*390 la_data_out[91]
*391 la_data_out[92]
*392 la_data_out[93]
*393 la_data_out[94]
*394 la_data_out[95]
*395 la_data_out[96]
*396 la_data_out[97]
*397 la_data_out[98]
*398 la_data_out[99]
*399 la_data_out[9]
*400 la_oenb[0]
*401 la_oenb[100]
*402 la_oenb[101]
*403 la_oenb[102]
*404 la_oenb[103]
*405 la_oenb[104]
*406 la_oenb[105]
*407 la_oenb[106]
*408 la_oenb[107]
*409 la_oenb[108]
*410 la_oenb[109]
*411 la_oenb[10]
*412 la_oenb[110]
*413 la_oenb[111]
*414 la_oenb[112]
*415 la_oenb[113]
*416 la_oenb[114]
*417 la_oenb[115]
*418 la_oenb[116]
*419 la_oenb[117]
*420 la_oenb[118]
*421 la_oenb[119]
*422 la_oenb[11]
*423 la_oenb[120]
*424 la_oenb[121]
*425 la_oenb[122]
*426 la_oenb[123]
*427 la_oenb[124]
*428 la_oenb[125]
*429 la_oenb[126]
*430 la_oenb[127]
*431 la_oenb[12]
*432 la_oenb[13]
*433 la_oenb[14]
*434 la_oenb[15]
*435 la_oenb[16]
*436 la_oenb[17]
*437 la_oenb[18]
*438 la_oenb[19]
*439 la_oenb[1]
*440 la_oenb[20]
*441 la_oenb[21]
*442 la_oenb[22]
*443 la_oenb[23]
*444 la_oenb[24]
*445 la_oenb[25]
*446 la_oenb[26]
*447 la_oenb[27]
*448 la_oenb[28]
*449 la_oenb[29]
*450 la_oenb[2]
*451 la_oenb[30]
*452 la_oenb[31]
*453 la_oenb[32]
*454 la_oenb[33]
*455 la_oenb[34]
*456 la_oenb[35]
*457 la_oenb[36]
*458 la_oenb[37]
*459 la_oenb[38]
*460 la_oenb[39]
*461 la_oenb[3]
*462 la_oenb[40]
*463 la_oenb[41]
*464 la_oenb[42]
*465 la_oenb[43]
*466 la_oenb[44]
*467 la_oenb[45]
*468 la_oenb[46]
*469 la_oenb[47]
*470 la_oenb[48]
*471 la_oenb[49]
*472 la_oenb[4]
*473 la_oenb[50]
*474 la_oenb[51]
*475 la_oenb[52]
*476 la_oenb[53]
*477 la_oenb[54]
*478 la_oenb[55]
*479 la_oenb[56]
*480 la_oenb[57]
*481 la_oenb[58]
*482 la_oenb[59]
*483 la_oenb[5]
*484 la_oenb[60]
*485 la_oenb[61]
*486 la_oenb[62]
*487 la_oenb[63]
*488 la_oenb[64]
*489 la_oenb[65]
*490 la_oenb[66]
*491 la_oenb[67]
*492 la_oenb[68]
*493 la_oenb[69]
*494 la_oenb[6]
*495 la_oenb[70]
*496 la_oenb[71]
*497 la_oenb[72]
*498 la_oenb[73]
*499 la_oenb[74]
*500 la_oenb[75]
*501 la_oenb[76]
*502 la_oenb[77]
*503 la_oenb[78]
*504 la_oenb[79]
*505 la_oenb[7]
*506 la_oenb[80]
*507 la_oenb[81]
*508 la_oenb[82]
*509 la_oenb[83]
*510 la_oenb[84]
*511 la_oenb[85]
*512 la_oenb[86]
*513 la_oenb[87]
*514 la_oenb[88]
*515 la_oenb[89]
*516 la_oenb[8]
*517 la_oenb[90]
*518 la_oenb[91]
*519 la_oenb[92]
*520 la_oenb[93]
*521 la_oenb[94]
*522 la_oenb[95]
*523 la_oenb[96]
*524 la_oenb[97]
*525 la_oenb[98]
*526 la_oenb[99]
*527 la_oenb[9]
*528 user_clock2
*529 user_irq[0]
*530 user_irq[1]
*531 user_irq[2]
*540 wb_clk_i
*541 wb_rst_i
*542 wbs_ack_o
*543 wbs_adr_i[0]
*544 wbs_adr_i[10]
*545 wbs_adr_i[11]
*546 wbs_adr_i[12]
*547 wbs_adr_i[13]
*548 wbs_adr_i[14]
*549 wbs_adr_i[15]
*550 wbs_adr_i[16]
*551 wbs_adr_i[17]
*552 wbs_adr_i[18]
*553 wbs_adr_i[19]
*554 wbs_adr_i[1]
*555 wbs_adr_i[20]
*556 wbs_adr_i[21]
*557 wbs_adr_i[22]
*558 wbs_adr_i[23]
*559 wbs_adr_i[24]
*560 wbs_adr_i[25]
*561 wbs_adr_i[26]
*562 wbs_adr_i[27]
*563 wbs_adr_i[28]
*564 wbs_adr_i[29]
*565 wbs_adr_i[2]
*566 wbs_adr_i[30]
*567 wbs_adr_i[31]
*568 wbs_adr_i[3]
*569 wbs_adr_i[4]
*570 wbs_adr_i[5]
*571 wbs_adr_i[6]
*572 wbs_adr_i[7]
*573 wbs_adr_i[8]
*574 wbs_adr_i[9]
*575 wbs_cyc_i
*576 wbs_dat_i[0]
*577 wbs_dat_i[10]
*578 wbs_dat_i[11]
*579 wbs_dat_i[12]
*580 wbs_dat_i[13]
*581 wbs_dat_i[14]
*582 wbs_dat_i[15]
*583 wbs_dat_i[16]
*584 wbs_dat_i[17]
*585 wbs_dat_i[18]
*586 wbs_dat_i[19]
*587 wbs_dat_i[1]
*588 wbs_dat_i[20]
*589 wbs_dat_i[21]
*590 wbs_dat_i[22]
*591 wbs_dat_i[23]
*592 wbs_dat_i[24]
*593 wbs_dat_i[25]
*594 wbs_dat_i[26]
*595 wbs_dat_i[27]
*596 wbs_dat_i[28]
*597 wbs_dat_i[29]
*598 wbs_dat_i[2]
*599 wbs_dat_i[30]
*600 wbs_dat_i[31]
*601 wbs_dat_i[3]
*602 wbs_dat_i[4]
*603 wbs_dat_i[5]
*604 wbs_dat_i[6]
*605 wbs_dat_i[7]
*606 wbs_dat_i[8]
*607 wbs_dat_i[9]
*608 wbs_dat_o[0]
*609 wbs_dat_o[10]
*610 wbs_dat_o[11]
*611 wbs_dat_o[12]
*612 wbs_dat_o[13]
*613 wbs_dat_o[14]
*614 wbs_dat_o[15]
*615 wbs_dat_o[16]
*616 wbs_dat_o[17]
*617 wbs_dat_o[18]
*618 wbs_dat_o[19]
*619 wbs_dat_o[1]
*620 wbs_dat_o[20]
*621 wbs_dat_o[21]
*622 wbs_dat_o[22]
*623 wbs_dat_o[23]
*624 wbs_dat_o[24]
*625 wbs_dat_o[25]
*626 wbs_dat_o[26]
*627 wbs_dat_o[27]
*628 wbs_dat_o[28]
*629 wbs_dat_o[29]
*630 wbs_dat_o[2]
*631 wbs_dat_o[30]
*632 wbs_dat_o[31]
*633 wbs_dat_o[3]
*634 wbs_dat_o[4]
*635 wbs_dat_o[5]
*636 wbs_dat_o[6]
*637 wbs_dat_o[7]
*638 wbs_dat_o[8]
*639 wbs_dat_o[9]
*640 wbs_sel_i[0]
*641 wbs_sel_i[1]
*642 wbs_sel_i[2]
*643 wbs_sel_i[3]
*644 wbs_stb_i
*645 wbs_we_i
*646 Wishbone_VGA_controller

*PORTS
analog_io[0] I
analog_io[10] I
analog_io[11] I
analog_io[12] I
analog_io[13] I
analog_io[14] I
analog_io[15] I
analog_io[16] I
analog_io[17] I
analog_io[18] I
analog_io[19] I
analog_io[1] I
analog_io[20] I
analog_io[21] I
analog_io[22] I
analog_io[23] I
analog_io[24] I
analog_io[25] I
analog_io[26] I
analog_io[27] I
analog_io[28] I
analog_io[2] I
analog_io[3] I
analog_io[4] I
analog_io[5] I
analog_io[6] I
analog_io[7] I
analog_io[8] I
analog_io[9] I
io_in[0] I
io_in[10] I
io_in[11] I
io_in[12] I
io_in[13] I
io_in[14] I
io_in[15] I
io_in[16] I
io_in[17] I
io_in[18] I
io_in[19] I
io_in[1] I
io_in[20] I
io_in[21] I
io_in[22] I
io_in[23] I
io_in[24] I
io_in[25] I
io_in[26] I
io_in[27] I
io_in[28] I
io_in[29] I
io_in[2] I
io_in[30] I
io_in[31] I
io_in[32] I
io_in[33] I
io_in[34] I
io_in[35] I
io_in[36] I
io_in[37] I
io_in[3] I
io_in[4] I
io_in[5] I
io_in[6] I
io_in[7] I
io_in[8] I
io_in[9] I
io_oeb[0] O
io_oeb[10] O
io_oeb[11] O
io_oeb[12] O
io_oeb[13] O
io_oeb[14] O
io_oeb[15] O
io_oeb[16] O
io_oeb[17] O
io_oeb[18] O
io_oeb[19] O
io_oeb[1] O
io_oeb[20] O
io_oeb[21] O
io_oeb[22] O
io_oeb[23] O
io_oeb[24] O
io_oeb[25] O
io_oeb[26] O
io_oeb[27] O
io_oeb[28] O
io_oeb[29] O
io_oeb[2] O
io_oeb[30] O
io_oeb[31] O
io_oeb[32] O
io_oeb[33] O
io_oeb[34] O
io_oeb[35] O
io_oeb[36] O
io_oeb[37] O
io_oeb[3] O
io_oeb[4] O
io_oeb[5] O
io_oeb[6] O
io_oeb[7] O
io_oeb[8] O
io_oeb[9] O
io_out[0] O
io_out[10] O
io_out[11] O
io_out[12] O
io_out[13] O
io_out[14] O
io_out[15] O
io_out[16] O
io_out[17] O
io_out[18] O
io_out[19] O
io_out[1] O
io_out[20] O
io_out[21] O
io_out[22] O
io_out[23] O
io_out[24] O
io_out[25] O
io_out[26] O
io_out[27] O
io_out[28] O
io_out[29] O
io_out[2] O
io_out[30] O
io_out[31] O
io_out[32] O
io_out[33] O
io_out[34] O
io_out[35] O
io_out[36] O
io_out[37] O
io_out[3] O
io_out[4] O
io_out[5] O
io_out[6] O
io_out[7] O
io_out[8] O
io_out[9] O
la_data_in[0] I
la_data_in[100] I
la_data_in[101] I
la_data_in[102] I
la_data_in[103] I
la_data_in[104] I
la_data_in[105] I
la_data_in[106] I
la_data_in[107] I
la_data_in[108] I
la_data_in[109] I
la_data_in[10] I
la_data_in[110] I
la_data_in[111] I
la_data_in[112] I
la_data_in[113] I
la_data_in[114] I
la_data_in[115] I
la_data_in[116] I
la_data_in[117] I
la_data_in[118] I
la_data_in[119] I
la_data_in[11] I
la_data_in[120] I
la_data_in[121] I
la_data_in[122] I
la_data_in[123] I
la_data_in[124] I
la_data_in[125] I
la_data_in[126] I
la_data_in[127] I
la_data_in[12] I
la_data_in[13] I
la_data_in[14] I
la_data_in[15] I
la_data_in[16] I
la_data_in[17] I
la_data_in[18] I
la_data_in[19] I
la_data_in[1] I
la_data_in[20] I
la_data_in[21] I
la_data_in[22] I
la_data_in[23] I
la_data_in[24] I
la_data_in[25] I
la_data_in[26] I
la_data_in[27] I
la_data_in[28] I
la_data_in[29] I
la_data_in[2] I
la_data_in[30] I
la_data_in[31] I
la_data_in[32] I
la_data_in[33] I
la_data_in[34] I
la_data_in[35] I
la_data_in[36] I
la_data_in[37] I
la_data_in[38] I
la_data_in[39] I
la_data_in[3] I
la_data_in[40] I
la_data_in[41] I
la_data_in[42] I
la_data_in[43] I
la_data_in[44] I
la_data_in[45] I
la_data_in[46] I
la_data_in[47] I
la_data_in[48] I
la_data_in[49] I
la_data_in[4] I
la_data_in[50] I
la_data_in[51] I
la_data_in[52] I
la_data_in[53] I
la_data_in[54] I
la_data_in[55] I
la_data_in[56] I
la_data_in[57] I
la_data_in[58] I
la_data_in[59] I
la_data_in[5] I
la_data_in[60] I
la_data_in[61] I
la_data_in[62] I
la_data_in[63] I
la_data_in[64] I
la_data_in[65] I
la_data_in[66] I
la_data_in[67] I
la_data_in[68] I
la_data_in[69] I
la_data_in[6] I
la_data_in[70] I
la_data_in[71] I
la_data_in[72] I
la_data_in[73] I
la_data_in[74] I
la_data_in[75] I
la_data_in[76] I
la_data_in[77] I
la_data_in[78] I
la_data_in[79] I
la_data_in[7] I
la_data_in[80] I
la_data_in[81] I
la_data_in[82] I
la_data_in[83] I
la_data_in[84] I
la_data_in[85] I
la_data_in[86] I
la_data_in[87] I
la_data_in[88] I
la_data_in[89] I
la_data_in[8] I
la_data_in[90] I
la_data_in[91] I
la_data_in[92] I
la_data_in[93] I
la_data_in[94] I
la_data_in[95] I
la_data_in[96] I
la_data_in[97] I
la_data_in[98] I
la_data_in[99] I
la_data_in[9] I
la_data_out[0] O
la_data_out[100] O
la_data_out[101] O
la_data_out[102] O
la_data_out[103] O
la_data_out[104] O
la_data_out[105] O
la_data_out[106] O
la_data_out[107] O
la_data_out[108] O
la_data_out[109] O
la_data_out[10] O
la_data_out[110] O
la_data_out[111] O
la_data_out[112] O
la_data_out[113] O
la_data_out[114] O
la_data_out[115] O
la_data_out[116] O
la_data_out[117] O
la_data_out[118] O
la_data_out[119] O
la_data_out[11] O
la_data_out[120] O
la_data_out[121] O
la_data_out[122] O
la_data_out[123] O
la_data_out[124] O
la_data_out[125] O
la_data_out[126] O
la_data_out[127] O
la_data_out[12] O
la_data_out[13] O
la_data_out[14] O
la_data_out[15] O
la_data_out[16] O
la_data_out[17] O
la_data_out[18] O
la_data_out[19] O
la_data_out[1] O
la_data_out[20] O
la_data_out[21] O
la_data_out[22] O
la_data_out[23] O
la_data_out[24] O
la_data_out[25] O
la_data_out[26] O
la_data_out[27] O
la_data_out[28] O
la_data_out[29] O
la_data_out[2] O
la_data_out[30] O
la_data_out[31] O
la_data_out[32] O
la_data_out[33] O
la_data_out[34] O
la_data_out[35] O
la_data_out[36] O
la_data_out[37] O
la_data_out[38] O
la_data_out[39] O
la_data_out[3] O
la_data_out[40] O
la_data_out[41] O
la_data_out[42] O
la_data_out[43] O
la_data_out[44] O
la_data_out[45] O
la_data_out[46] O
la_data_out[47] O
la_data_out[48] O
la_data_out[49] O
la_data_out[4] O
la_data_out[50] O
la_data_out[51] O
la_data_out[52] O
la_data_out[53] O
la_data_out[54] O
la_data_out[55] O
la_data_out[56] O
la_data_out[57] O
la_data_out[58] O
la_data_out[59] O
la_data_out[5] O
la_data_out[60] O
la_data_out[61] O
la_data_out[62] O
la_data_out[63] O
la_data_out[64] O
la_data_out[65] O
la_data_out[66] O
la_data_out[67] O
la_data_out[68] O
la_data_out[69] O
la_data_out[6] O
la_data_out[70] O
la_data_out[71] O
la_data_out[72] O
la_data_out[73] O
la_data_out[74] O
la_data_out[75] O
la_data_out[76] O
la_data_out[77] O
la_data_out[78] O
la_data_out[79] O
la_data_out[7] O
la_data_out[80] O
la_data_out[81] O
la_data_out[82] O
la_data_out[83] O
la_data_out[84] O
la_data_out[85] O
la_data_out[86] O
la_data_out[87] O
la_data_out[88] O
la_data_out[89] O
la_data_out[8] O
la_data_out[90] O
la_data_out[91] O
la_data_out[92] O
la_data_out[93] O
la_data_out[94] O
la_data_out[95] O
la_data_out[96] O
la_data_out[97] O
la_data_out[98] O
la_data_out[99] O
la_data_out[9] O
la_oenb[0] I
la_oenb[100] I
la_oenb[101] I
la_oenb[102] I
la_oenb[103] I
la_oenb[104] I
la_oenb[105] I
la_oenb[106] I
la_oenb[107] I
la_oenb[108] I
la_oenb[109] I
la_oenb[10] I
la_oenb[110] I
la_oenb[111] I
la_oenb[112] I
la_oenb[113] I
la_oenb[114] I
la_oenb[115] I
la_oenb[116] I
la_oenb[117] I
la_oenb[118] I
la_oenb[119] I
la_oenb[11] I
la_oenb[120] I
la_oenb[121] I
la_oenb[122] I
la_oenb[123] I
la_oenb[124] I
la_oenb[125] I
la_oenb[126] I
la_oenb[127] I
la_oenb[12] I
la_oenb[13] I
la_oenb[14] I
la_oenb[15] I
la_oenb[16] I
la_oenb[17] I
la_oenb[18] I
la_oenb[19] I
la_oenb[1] I
la_oenb[20] I
la_oenb[21] I
la_oenb[22] I
la_oenb[23] I
la_oenb[24] I
la_oenb[25] I
la_oenb[26] I
la_oenb[27] I
la_oenb[28] I
la_oenb[29] I
la_oenb[2] I
la_oenb[30] I
la_oenb[31] I
la_oenb[32] I
la_oenb[33] I
la_oenb[34] I
la_oenb[35] I
la_oenb[36] I
la_oenb[37] I
la_oenb[38] I
la_oenb[39] I
la_oenb[3] I
la_oenb[40] I
la_oenb[41] I
la_oenb[42] I
la_oenb[43] I
la_oenb[44] I
la_oenb[45] I
la_oenb[46] I
la_oenb[47] I
la_oenb[48] I
la_oenb[49] I
la_oenb[4] I
la_oenb[50] I
la_oenb[51] I
la_oenb[52] I
la_oenb[53] I
la_oenb[54] I
la_oenb[55] I
la_oenb[56] I
la_oenb[57] I
la_oenb[58] I
la_oenb[59] I
la_oenb[5] I
la_oenb[60] I
la_oenb[61] I
la_oenb[62] I
la_oenb[63] I
la_oenb[64] I
la_oenb[65] I
la_oenb[66] I
la_oenb[67] I
la_oenb[68] I
la_oenb[69] I
la_oenb[6] I
la_oenb[70] I
la_oenb[71] I
la_oenb[72] I
la_oenb[73] I
la_oenb[74] I
la_oenb[75] I
la_oenb[76] I
la_oenb[77] I
la_oenb[78] I
la_oenb[79] I
la_oenb[7] I
la_oenb[80] I
la_oenb[81] I
la_oenb[82] I
la_oenb[83] I
la_oenb[84] I
la_oenb[85] I
la_oenb[86] I
la_oenb[87] I
la_oenb[88] I
la_oenb[89] I
la_oenb[8] I
la_oenb[90] I
la_oenb[91] I
la_oenb[92] I
la_oenb[93] I
la_oenb[94] I
la_oenb[95] I
la_oenb[96] I
la_oenb[97] I
la_oenb[98] I
la_oenb[99] I
la_oenb[9] I
user_clock2 I
user_irq[0] O
user_irq[1] O
user_irq[2] O
wb_clk_i I
wb_rst_i I
wbs_ack_o O
wbs_adr_i[0] I
wbs_adr_i[10] I
wbs_adr_i[11] I
wbs_adr_i[12] I
wbs_adr_i[13] I
wbs_adr_i[14] I
wbs_adr_i[15] I
wbs_adr_i[16] I
wbs_adr_i[17] I
wbs_adr_i[18] I
wbs_adr_i[19] I
wbs_adr_i[1] I
wbs_adr_i[20] I
wbs_adr_i[21] I
wbs_adr_i[22] I
wbs_adr_i[23] I
wbs_adr_i[24] I
wbs_adr_i[25] I
wbs_adr_i[26] I
wbs_adr_i[27] I
wbs_adr_i[28] I
wbs_adr_i[29] I
wbs_adr_i[2] I
wbs_adr_i[30] I
wbs_adr_i[31] I
wbs_adr_i[3] I
wbs_adr_i[4] I
wbs_adr_i[5] I
wbs_adr_i[6] I
wbs_adr_i[7] I
wbs_adr_i[8] I
wbs_adr_i[9] I
wbs_cyc_i I
wbs_dat_i[0] I
wbs_dat_i[10] I
wbs_dat_i[11] I
wbs_dat_i[12] I
wbs_dat_i[13] I
wbs_dat_i[14] I
wbs_dat_i[15] I
wbs_dat_i[16] I
wbs_dat_i[17] I
wbs_dat_i[18] I
wbs_dat_i[19] I
wbs_dat_i[1] I
wbs_dat_i[20] I
wbs_dat_i[21] I
wbs_dat_i[22] I
wbs_dat_i[23] I
wbs_dat_i[24] I
wbs_dat_i[25] I
wbs_dat_i[26] I
wbs_dat_i[27] I
wbs_dat_i[28] I
wbs_dat_i[29] I
wbs_dat_i[2] I
wbs_dat_i[30] I
wbs_dat_i[31] I
wbs_dat_i[3] I
wbs_dat_i[4] I
wbs_dat_i[5] I
wbs_dat_i[6] I
wbs_dat_i[7] I
wbs_dat_i[8] I
wbs_dat_i[9] I
wbs_dat_o[0] O
wbs_dat_o[10] O
wbs_dat_o[11] O
wbs_dat_o[12] O
wbs_dat_o[13] O
wbs_dat_o[14] O
wbs_dat_o[15] O
wbs_dat_o[16] O
wbs_dat_o[17] O
wbs_dat_o[18] O
wbs_dat_o[19] O
wbs_dat_o[1] O
wbs_dat_o[20] O
wbs_dat_o[21] O
wbs_dat_o[22] O
wbs_dat_o[23] O
wbs_dat_o[24] O
wbs_dat_o[25] O
wbs_dat_o[26] O
wbs_dat_o[27] O
wbs_dat_o[28] O
wbs_dat_o[29] O
wbs_dat_o[2] O
wbs_dat_o[30] O
wbs_dat_o[31] O
wbs_dat_o[3] O
wbs_dat_o[4] O
wbs_dat_o[5] O
wbs_dat_o[6] O
wbs_dat_o[7] O
wbs_dat_o[8] O
wbs_dat_o[9] O
wbs_sel_i[0] I
wbs_sel_i[1] I
wbs_sel_i[2] I
wbs_sel_i[3] I
wbs_stb_i I
wbs_we_i I

*D_NET *107 0.358832
*CONN
*P io_out[10] O
*I *646:row[0] O *D Wishbone_VGA_controller
*CAP
1 io_out[10] 0.00282112
2 *646:row[0] 0.00014662
3 *107:13 0.0624976
4 *107:12 0.0596764
5 *107:10 0.0138872
6 *107:9 0.0140338
7 *107:10 *108:10 0.03987
8 *107:10 *111:10 0
9 *107:10 *139:10 0.0104973
10 *107:13 *111:13 0.155402
*RES
1 *646:row[0] *107:9 4.5125 
2 *107:9 *107:10 382.71 
3 *107:10 *107:12 2 
4 *107:12 *107:13 1739.2 
5 *107:13 io_out[10] 39.8298 
*END

*D_NET *108 0.317431
*CONN
*P io_out[11] O
*I *646:row[1] O *D Wishbone_VGA_controller
*CAP
1 io_out[11] 0.00235956
2 *646:row[1] 0.000162382
3 *108:13 0.108901
4 *108:12 0.106542
5 *108:10 0.00569971
6 *108:9 0.00586209
7 *108:10 *109:10 0.0386711
8 *108:10 *139:10 0.0093627
9 *107:10 *108:10 0.03987
*RES
1 *646:row[1] *108:9 4.7675 
2 *108:9 *108:10 371.67 
3 *108:10 *108:12 2 
4 *108:12 *108:13 1941.42 
5 *108:13 io_out[11] 32.5132 
*END

*D_NET *109 0.336719
*CONN
*P io_out[12] O
*I *646:row[2] O *D Wishbone_VGA_controller
*CAP
1 io_out[12] 0.00220896
2 *646:row[2] 0.000182118
3 *109:13 0.119562
4 *109:12 0.117353
5 *109:10 0.00555625
6 *109:9 0.00573836
7 *109:10 *110:10 0.0375098
8 *109:10 *140:10 0.00993814
9 *108:10 *109:10 0.0386711
*RES
1 *646:row[2] *109:9 5.0225 
2 *109:9 *109:10 360.975 
3 *109:10 *109:12 2 
4 *109:12 *109:13 2138.28 
5 *109:13 io_out[12] 30.1432 
*END

*D_NET *110 0.340344
*CONN
*P io_out[13] O
*I *646:row[3] O *D Wishbone_VGA_controller
*CAP
1 io_out[13] 0.00180466
2 *646:row[3] 0.000203723
3 *110:13 0.130243
4 *110:12 0.128438
5 *110:10 0.0124949
6 *110:9 0.0126986
7 *110:10 *140:10 0.0169509
8 *109:10 *110:10 0.0375098
*RES
1 *646:row[3] *110:9 5.2775 
2 *110:9 *110:10 350.28 
3 *110:10 *110:12 2 
4 *110:12 *110:13 2340.24 
5 *110:13 io_out[13] 22.6732 
*END

*D_NET *111 0.403749
*CONN
*P io_out[14] O
*I *646:row[4] O *D Wishbone_VGA_controller
*CAP
1 io_out[14] 0.00278606
2 *646:row[4] 8.43957e-05
3 *111:13 0.106073
4 *111:12 0.103287
5 *111:10 0.0180161
6 *111:9 0.0181005
7 *107:10 *111:10 0
8 *107:13 *111:13 0.155402
*RES
1 *646:row[4] *111:9 3.4925 
2 *111:9 *111:10 318.885 
3 *111:10 *111:12 2 
4 *111:12 *111:13 2534.04 
5 *111:13 io_out[14] 40.2382 
*END

*D_NET *112 0.35464
*CONN
*P io_out[15] O
*I *646:row[5] O *D Wishbone_VGA_controller
*CAP
1 io_out[15] 0.0105212
2 *646:row[5] 8.39527e-05
3 *112:8 0.171318
4 *112:7 0.160881
5 io_out[15] *119:16 0.0103326
6 io_out[15] *120:16 0.00103722
7 io_out[15] *121:16 0.000465879
*RES
1 *646:row[5] *112:7 1.2128 
2 *112:7 *112:8 438.973 
3 *112:8 io_out[15] 44.9251 
*END

*D_NET *113 0.314159
*CONN
*P io_out[16] O
*I *646:row[6] O *D Wishbone_VGA_controller
*CAP
1 io_out[16] 0.002439
2 *646:row[6] 0.000294039
3 *113:17 0.0729041
4 *113:16 0.0722919
5 *113:11 0.083134
6 *113:10 0.0816012
7 io_out[16] *121:16 0.00143652
8 *113:10 *139:10 5.80259e-05
9 *113:16 *115:14 0
*RES
1 *646:row[6] *113:10 2.735 
2 *113:10 *113:11 222.09 
3 *113:11 *113:16 5.90327 
4 *113:16 *113:17 1283.65 
5 *113:17 io_out[16] 46.195 
*END

*D_NET *114 0.363061
*CONN
*P io_out[17] O
*I *646:row[7] O *D Wishbone_VGA_controller
*CAP
1 io_out[17] 0.000705562
2 *646:row[7] 0.000340061
3 *114:20 0.00363656
4 *114:19 0.00293099
5 *114:17 0.0133619
6 *114:16 0.0304795
7 *114:11 0.162931
8 *114:10 0.146153
9 *114:10 *139:10 7.22616e-05
10 *114:20 *121:16 0.00245056
*RES
1 *646:row[7] *114:10 2.85153 
2 *114:10 *114:11 397.802 
3 *114:11 *114:16 46.049 
4 *114:16 *114:17 243.247 
5 *114:17 *114:19 2 
6 *114:19 *114:20 50.475 
7 *114:20 io_out[17] 14.42 
*END

*D_NET *115 0.379253
*CONN
*P io_out[18] O
*I *646:row[8] O *D Wishbone_VGA_controller
*CAP
1 io_out[18] 0.00136425
2 *646:row[8] 0.000340061
3 *115:17 0.0714351
4 *115:16 0.0700708
5 *115:14 0.0362233
6 *115:13 0.0362233
7 *115:11 0.0815918
8 *115:10 0.0819318
9 *115:10 *139:10 7.22616e-05
10 *113:16 *115:14 0
*RES
1 *646:row[8] *115:10 2.85153 
2 *115:10 *115:11 222.951 
3 *115:11 *115:13 0.5 
4 *115:13 *115:14 95.7993 
5 *115:14 *115:16 0.5 
6 *115:16 *115:17 1276.76 
7 *115:17 io_out[18] 27.28 
*END

*D_NET *116 0.58696
*CONN
*P io_out[19] O
*I *646:row[9] O *D Wishbone_VGA_controller
*CAP
1 io_out[19] 0.000897487
2 *646:row[9] 0.000586466
3 *116:13 0.162174
4 *116:12 0.161276
5 *116:10 0.014029
6 *116:9 0.0146155
7 io_out[19] *121:16 4.60632e-05
8 *116:10 *122:10 0.0955381
9 *116:10 *125:10 0.0955454
10 *116:10 *126:10 0.0202068
11 *116:10 *127:10 0.0220456
*RES
1 *646:row[9] *116:9 9.515 
2 *116:9 *116:10 141.48 
3 *116:10 *116:12 0.5 
4 *116:12 *116:13 440.007 
5 *116:13 io_out[19] 15.5744 
*END

*D_NET *118 0.445893
*CONN
*P io_out[20] O
*I *646:row[10] O *D Wishbone_VGA_controller
*CAP
1 io_out[20] 0.00108786
2 *646:row[10] 8.90063e-05
3 *118:17 0.0708151
4 *118:16 0.0697272
5 *118:14 0.0701334
6 *118:13 0.0701334
7 *118:11 0.0819048
8 *118:10 0.0819938
9 *118:10 *139:10 8.201e-06
*RES
1 *646:row[10] *118:10 1.63713 
2 *118:10 *118:11 223.899 
3 *118:11 *118:13 0.5 
4 *118:13 *118:14 185.006 
5 *118:14 *118:16 0.5 
6 *118:16 *118:17 1270.64 
7 *118:17 io_out[20] 22.96 
*END

*D_NET *119 0.593956
*CONN
*P io_out[21] O
*I *646:row[11] O *D Wishbone_VGA_controller
*CAP
1 io_out[21] 0.000624798
2 *646:row[11] 0.000245198
3 *119:16 0.0532182
4 *119:15 0.0525934
5 *119:13 0.160919
6 *119:12 0.161164
7 *119:12 *139:10 0.000429519
8 *119:16 *120:16 0.15443
9 io_out[15] *119:16 0.0103326
*RES
1 *646:row[11] *119:12 2.9998 
2 *119:12 *119:13 439.404 
3 *119:13 *119:15 0.5 
4 *119:15 *119:16 228.764 
5 *119:16 io_out[21] 11.7725 
*END

*D_NET *120 0.729467
*CONN
*P io_out[22] O
*I *646:column[0] O *D Wishbone_VGA_controller
*CAP
1 io_out[22] 0.000675775
2 *646:column[0] 0.000249489
3 *120:16 0.0336497
4 *120:15 0.032974
5 *120:13 0.160881
6 *120:12 0.16113
7 *120:12 *139:10 0.000429519
8 *120:16 *121:16 0.18401
9 io_out[15] *120:16 0.00103722
10 *119:16 *120:16 0.15443
*RES
1 *646:column[0] *120:12 2.9998 
2 *120:12 *120:13 439.318 
3 *120:13 *120:15 0.5 
4 *120:15 *120:16 272.58 
5 *120:16 io_out[22] 12.2825 
*END

*D_NET *121 0.67615
*CONN
*P io_out[23] O
*I *646:column[1] O *D Wishbone_VGA_controller
*CAP
1 io_out[23] 0.000704884
2 *646:column[1] 0.000518352
3 *121:16 0.0819999
4 *121:15 0.081295
5 *121:13 0.160835
6 *121:12 0.161353
7 *121:12 *139:10 0.00103431
8 io_out[15] *121:16 0.000465879
9 io_out[16] *121:16 0.00143652
10 io_out[19] *121:16 4.60632e-05
11 *114:20 *121:16 0.00245056
12 *120:16 *121:16 0.18401
*RES
1 *646:column[1] *121:12 3.93207 
2 *121:12 *121:13 439.232 
3 *121:13 *121:15 0.5 
4 *121:15 *121:16 315.406 
5 *121:16 io_out[23] 12.7925 
*END

*D_NET *122 1.04804
*CONN
*P io_out[24] O
*I *646:column[2] O *D Wishbone_VGA_controller
*CAP
1 io_out[24] 0.000813524
2 *646:column[2] 0.000556234
3 *122:13 0.0718095
4 *122:12 0.070996
5 *122:10 0.0391169
6 *122:9 0.0396731
7 *122:10 *123:10 0.224314
8 *122:10 *124:16 0
9 *122:10 *125:10 0.0742065
10 *122:10 *126:10 0.0270821
11 *122:10 *127:10 0.0244823
12 *122:10 *129:10 0.0466158
13 *122:10 *130:10 0.0509532
14 *122:13 *123:13 0.0103549
15 *122:13 *124:19 0.188067
16 *122:13 *126:13 1.68532e-05
17 *122:13 *131:13 0.0834431
18 *116:10 *122:10 0.0955381
*RES
1 *646:column[2] *122:9 9.005 
2 *122:9 *122:10 332.682 
3 *122:10 *122:12 0.5 
4 *122:12 *122:13 2497.57 
5 *122:13 io_out[24] 2.5292 
*END

*D_NET *123 0.932282
*CONN
*P io_out[25] O
*I *646:column[3] O *D Wishbone_VGA_controller
*CAP
1 io_out[25] 0.000910554
2 *646:column[3] 0.000500048
3 *123:13 0.0415061
4 *123:12 0.0405956
5 *123:10 0.0814287
6 *123:9 0.0819288
7 *123:10 *124:16 0
8 *123:10 *125:10 0.000758625
9 *123:10 *131:10 0.0469905
10 *123:10 *132:10 0.051368
11 *123:10 *141:10 0
12 *123:13 *124:19 0.188066
13 *123:13 *125:13 0.0102015
14 *123:13 *126:13 0.153359
15 *122:10 *123:10 0.224314
16 *122:13 *123:13 0.0103549
*RES
1 *646:column[3] *123:9 8.495 
2 *123:9 *123:10 335.246 
3 *123:10 *123:12 0.5 
4 *123:12 *123:13 2301.74 
5 *123:13 io_out[25] 2.64573 
*END

*D_NET *124 0.886327
*CONN
*P io_out[26] O
*I *646:column[4] O *D Wishbone_VGA_controller
*CAP
1 io_out[26] 0.000842806
2 *646:column[4] 0.000622562
3 *124:19 0.0296884
4 *124:18 0.0288456
5 *124:16 0.0833955
6 *124:15 0.0837278
7 *124:10 0.01251
8 *124:9 0.0128002
9 *124:10 *125:10 0.0165962
10 *124:10 *142:12 0.0377165
11 *124:16 *141:10 0.0907353
12 *124:16 *573:8 0.000333189
13 *124:16 *582:8 0.00415439
14 *124:16 *585:8 0.00502514
15 *124:16 *592:8 0.00625039
16 *124:16 *598:8 0.00658535
17 *124:16 *601:8 0.00204215
18 *124:16 *602:8 0.00158475
19 *124:16 *604:8 0.00742199
20 *124:16 *611:10 0.027885
21 *124:16 *615:10 0.029406
22 *124:16 *619:10 0.0220241
23 *122:10 *124:16 0
24 *122:13 *124:19 0.188067
25 *123:10 *124:16 0
26 *123:13 *124:19 0.188066
*RES
1 *646:column[4] *124:9 11.6525 
2 *124:9 *124:10 340.965 
3 *124:10 *124:15 7.3225 
4 *124:15 *124:16 280.417 
5 *124:16 *124:18 0.5 
6 *124:18 *124:19 2102.83 
7 *124:19 io_out[26] 2.58747 
*END

*D_NET *125 0.931044
*CONN
*P io_out[27] O
*I *646:column[5] O *D Wishbone_VGA_controller
*CAP
1 io_out[27] 0.000972197
2 *646:column[5] 0.00061082
3 *125:13 0.0357816
4 *125:12 0.0348094
5 *125:10 0.0918279
6 *125:9 0.0924388
7 *125:10 *646:we 0.000523866
8 *125:10 *142:12 0.0461795
9 *125:10 *143:10 0.0485841
10 *125:10 *556:8 0.0193783
11 *125:10 *570:10 0.00041403
12 *125:10 *570:12 0.015927
13 *125:10 *576:14 0.00336814
14 *125:10 *579:8 0.00248749
15 *125:10 *587:14 0.00305258
16 *125:10 *588:8 0.00421947
17 *125:10 *590:16 0.000651392
18 *125:10 *594:8 0.00537737
19 *125:10 *596:16 0.000607965
20 *125:10 *618:10 0.0343013
21 *125:10 *623:10 0
22 *125:10 *627:10 0
23 *125:10 *628:10 0
24 *125:10 *645:8 0.00283015
25 *125:13 *126:13 0.153433
26 *125:13 *127:13 0.135959
27 *116:10 *125:10 0.0955454
28 *122:10 *125:10 0.0742065
29 *123:10 *125:10 0.000758625
30 *123:13 *125:13 0.0102015
31 *124:10 *125:10 0.0165962
*RES
1 *646:column[5] *125:9 10.025 
2 *125:9 *125:10 340.49 
3 *125:10 *125:12 0.5 
4 *125:12 *125:13 1912.09 
5 *125:13 io_out[27] 2.76227 
*END

*D_NET *126 0.90031
*CONN
*P io_out[28] O
*I *646:column[6] O *D Wishbone_VGA_controller
*CAP
1 io_out[28] 0.00090137
2 *646:column[6] 0.000579181
3 *126:13 0.024465
4 *126:12 0.0235636
5 *126:10 0.029421
6 *126:9 0.0300002
7 *126:10 *646:we 0.000666201
8 *126:10 *127:10 0.224492
9 *126:10 *131:10 1.90762e-05
10 *126:10 *143:10 0.208462
11 *126:10 *570:10 0.0014361
12 *126:10 *570:12 0.00116196
13 *126:10 *645:8 0.00104317
14 *116:10 *126:10 0.0202068
15 *122:10 *126:10 0.0270821
16 *122:13 *126:13 1.68532e-05
17 *123:13 *126:13 0.153359
18 *125:13 *126:13 0.153433
*RES
1 *646:column[6] *126:9 10.8875 
2 *126:9 *126:10 2032.16 
3 *126:10 *126:12 2 
4 *126:12 *126:13 1715.62 
5 *126:13 io_out[28] 2.704 
*END

*D_NET *127 0.861613
*CONN
*P io_out[29] O
*I *646:column[7] O *D Wishbone_VGA_controller
*CAP
1 io_out[29] 0.00101189
2 *646:column[7] 0.000558118
3 *127:13 0.0259003
4 *127:12 0.0248884
5 *127:10 0.0279984
6 *127:9 0.0285565
7 *127:10 *129:10 0.226202
8 *127:10 *131:10 1.34594e-05
9 *127:10 *143:10 0.0010429
10 *127:13 *129:13 0.118461
11 *116:10 *127:10 0.0220456
12 *122:10 *127:10 0.0244823
13 *125:13 *127:13 0.135959
14 *126:10 *127:10 0.224492
*RES
1 *646:column[7] *127:9 10.6325 
2 *127:9 *127:10 2047.33 
3 *127:10 *127:12 2 
4 *127:12 *127:13 1520.03 
5 *127:13 io_out[29] 2.82053 
*END

*D_NET *129 0.824807
*CONN
*P io_out[30] O
*I *646:column[8] O *D Wishbone_VGA_controller
*CAP
1 io_out[30] 0.000989216
2 *646:column[8] 0.000524397
3 *129:13 0.0232055
4 *129:12 0.0222163
5 *129:10 0.0282452
6 *129:9 0.0287696
7 *129:10 *130:10 0.227914
8 *129:10 *131:10 2.0514e-05
9 *129:10 *143:10 0.000735568
10 *129:13 *130:13 0.100908
11 *122:10 *129:10 0.0466158
12 *127:10 *129:10 0.226202
13 *127:13 *129:13 0.118461
*RES
1 *646:column[8] *129:9 10.3775 
2 *129:9 *129:10 2062.86 
3 *129:10 *129:12 2 
4 *129:12 *129:13 1324.45 
5 *129:13 io_out[30] 2.8788 
*END

*D_NET *130 0.747589
*CONN
*P io_out[31] O
*I *646:column[9] O *D Wishbone_VGA_controller
*CAP
1 io_out[31] 0.00107353
2 *646:column[9] 0.000505779
3 *130:13 0.0397853
4 *130:12 0.0387117
5 *130:10 0.0284833
6 *130:9 0.028989
7 *130:10 *131:10 0.229665
8 *130:10 *143:10 0.0006
9 *122:10 *130:10 0.0509532
10 *129:10 *130:10 0.227914
11 *129:13 *130:13 0.100908
*RES
1 *646:column[9] *130:9 10.1225 
2 *130:9 *130:10 2078.39 
3 *130:10 *130:12 2 
4 *130:12 *130:13 1128.35 
5 *130:13 io_out[31] 2.93707 
*END

*D_NET *131 0.752141
*CONN
*P io_out[32] O
*I *646:column[10] O *D Wishbone_VGA_controller
*CAP
1 io_out[32] 0.000793249
2 *646:column[10] 0.00048716
3 *131:13 0.0176191
4 *131:12 0.0168258
5 *131:10 0.0289765
6 *131:9 0.0294637
7 *131:10 *132:10 0.231704
8 *131:10 *143:10 0.000226855
9 *131:13 *132:13 0.065892
10 *122:13 *131:13 0.0834431
11 *123:10 *131:10 0.0469905
12 *126:10 *131:10 1.90762e-05
13 *127:10 *131:10 1.34594e-05
14 *129:10 *131:10 2.0514e-05
15 *130:10 *131:10 0.229665
*RES
1 *646:column[10] *131:9 9.8675 
2 *131:9 *131:10 2097.01 
3 *131:10 *131:12 2 
4 *131:12 *131:13 932.768 
5 *131:13 io_out[32] 2.47093 
*END

*D_NET *132 0.554905
*CONN
*P io_out[33] O
*I *646:column[11] O *D Wishbone_VGA_controller
*CAP
1 io_out[33] 0.000813643
2 *646:column[11] 0.000468541
3 *132:13 0.0260769
4 *132:12 0.0252633
5 *132:10 0.0764247
6 *132:9 0.0768933
7 *132:10 *143:10 0
8 *132:10 *582:8 0
9 *132:10 *585:8 0
10 *132:10 *592:8 0
11 *132:10 *611:10 0
12 *123:10 *132:10 0.051368
13 *131:10 *132:10 0.231704
14 *131:13 *132:13 0.065892
*RES
1 *646:column[11] *132:9 9.6125 
2 *132:9 *132:10 2113.23 
3 *132:10 *132:12 2 
4 *132:12 *132:13 736.672 
5 *132:13 io_out[33] 2.41267 
*END

*D_NET *139 0.578472
*CONN
*P io_out[5] O
*I *646:n_blank O *D Wishbone_VGA_controller
*CAP
1 io_out[5] 0.000731004
2 *646:n_blank 0.00015256
3 *139:13 0.0299743
4 *139:12 0.0292433
5 *139:10 0.063726
6 *139:9 0.0638786
7 *139:10 *140:10 0.217835
8 *139:10 *141:10 0.000939354
9 *139:10 *543:8 0.01292
10 *139:10 *544:8 0.000404006
11 *139:10 *568:14 0.0154232
12 *139:10 *573:8 0.000370309
13 *139:10 *610:5 0.00218803
14 *139:10 *614:10 0.0748963
15 *139:10 *620:5 0.00235905
16 *139:13 *140:13 0.0414666
17 *107:10 *139:10 0.0104973
18 *108:10 *139:10 0.0093627
19 *113:10 *139:10 5.80259e-05
20 *114:10 *139:10 7.22616e-05
21 *115:10 *139:10 7.22616e-05
22 *118:10 *139:10 8.201e-06
23 *119:12 *139:10 0.000429519
24 *120:12 *139:10 0.000429519
25 *121:12 *139:10 0.00103431
*RES
1 *646:n_blank *139:9 3.05 
2 *139:9 *139:10 335.596 
3 *139:10 *139:12 0.5 
4 *139:12 *139:13 796.215 
5 *139:13 io_out[5] 2.23787 
*END

*D_NET *140 0.710854
*CONN
*P io_out[6] O
*I *646:n_sync O *D Wishbone_VGA_controller
*CAP
1 io_out[6] 0.00077514
2 *646:n_sync 0.000180198
3 *140:13 0.0210788
4 *140:12 0.0203036
5 *140:10 0.0408144
6 *140:9 0.0409946
7 *140:10 *141:10 0.217761
8 *140:10 *544:8 0.0163676
9 *140:10 *573:8 0.0171195
10 *140:13 *141:13 0.0492679
11 *109:10 *140:10 0.00993814
12 *110:10 *140:10 0.0169509
13 *139:10 *140:10 0.217835
14 *139:13 *140:13 0.0414666
*RES
1 *646:n_sync *140:9 3.215 
2 *140:9 *140:10 332.857 
3 *140:10 *140:12 0.5 
4 *140:12 *140:13 946.155 
5 *140:13 io_out[6] 2.3544 
*END

*D_NET *141 0.711339
*CONN
*P io_out[7] O
*I *646:h_sync O *D Wishbone_VGA_controller
*CAP
1 io_out[7] 0.000773227
2 *646:h_sync 0.000231696
3 *141:13 0.0229123
4 *141:12 0.022139
5 *141:10 0.0610313
6 *141:9 0.061263
7 *141:10 *543:8 0.00031845
8 *141:10 *544:8 0.000282089
9 *141:10 *553:8 0.0192952
10 *141:10 *555:8 0.0176774
11 *141:10 *557:8 0.0179478
12 *141:10 *562:8 0.0201342
13 *141:10 *568:14 0.000235376
14 *141:10 *573:8 0.000346278
15 *141:10 *601:8 0.00271956
16 *141:10 *602:8 0.00283072
17 *141:13 *142:15 0.102498
18 *123:10 *141:10 0
19 *124:16 *141:10 0.0907353
20 *139:10 *141:10 0.000939354
21 *140:10 *141:10 0.217761
22 *140:13 *141:13 0.0492679
*RES
1 *646:h_sync *141:9 4.415 
2 *141:9 *141:10 337.985 
3 *141:10 *141:12 0.5 
4 *141:12 *141:13 1146.07 
5 *141:13 io_out[7] 2.47093 
*END

*D_NET *142 0.74836
*CONN
*P io_out[8] O
*I *646:v_sync O *D Wishbone_VGA_controller
*CAP
1 io_out[8] 0.000793501
2 *646:v_sync 0.000575624
3 *142:15 0.0235313
4 *142:14 0.0227378
5 *142:12 0.0358721
6 *142:11 0.0364477
7 *142:12 *143:10 0.215953
8 *142:12 *556:8 0.0167709
9 *142:12 *570:12 0.0664835
10 *142:12 *618:10 0.0220191
11 *142:15 *143:13 0.120782
12 *124:10 *142:12 0.0377165
13 *125:10 *142:12 0.0461795
14 *141:13 *142:15 0.102498
*RES
1 *646:v_sync *142:11 10.4675 
2 *142:11 *142:12 1954.19 
3 *142:12 *142:14 2 
4 *142:14 *142:15 1350.46 
5 *142:15 io_out[8] 2.5292 
*END

*D_NET *143 0.77694
*CONN
*P io_out[9] O
*I *646:display_enable O *D Wishbone_VGA_controller
*CAP
1 io_out[9] 0.000813776
2 *646:display_enable 0.000581422
3 *143:13 0.058069
4 *143:12 0.0572553
5 *143:10 0.0295638
6 *143:9 0.0301452
7 *143:10 *570:12 0.00412563
8 *125:10 *143:10 0.0485841
9 *126:10 *143:10 0.208462
10 *127:10 *143:10 0.0010429
11 *129:10 *143:10 0.000735568
12 *130:10 *143:10 0.0006
13 *131:10 *143:10 0.000226855
14 *132:10 *143:10 0
15 *142:12 *143:10 0.215953
16 *142:15 *143:13 0.120782
*RES
1 *646:display_enable *143:9 11.1425 
2 *143:9 *143:10 2016.29 
3 *143:10 *143:12 2 
4 *143:12 *143:13 1549.61 
5 *143:13 io_out[9] 2.58747 
*END

*D_NET *540 0.0136812
*CONN
*P wb_clk_i I
*I *646:clk I *D Wishbone_VGA_controller
*CAP
1 wb_clk_i 0.000740314
2 *646:clk 0.000829767
3 *540:8 0.00305791
4 *540:7 0.00296846
5 *540:8 *541:8 0.00608473
*RES
1 wb_clk_i *540:7 15.44 
2 *540:7 *540:8 60.135 
3 *540:8 *646:clk 15.4775 
*END

*D_NET *541 0.0177503
*CONN
*P wb_rst_i I
*I *646:rst I *D Wishbone_VGA_controller
*CAP
1 wb_rst_i 0.000755773
2 *646:rst 0.001205
3 *541:8 0.00257175
4 *541:7 0.00212253
5 *646:rst *587:8 0
6 *646:rst *630:10 0.000579284
7 *646:rst *645:8 0
8 *541:8 *542:10 5.60449e-05
9 *541:8 *575:8 0.00226561
10 *541:8 *587:8 0.00210956
11 *540:8 *541:8 0.00608473
*RES
1 wb_rst_i *541:7 15.185 
2 *541:7 *541:8 63.93 
3 *541:8 *646:rst 23.8775 
*END

*D_NET *542 0.0300757
*CONN
*P wbs_ack_o O
*I *646:ack O *D Wishbone_VGA_controller
*CAP
1 wbs_ack_o 0.000657135
2 *646:ack 0.000957958
3 *542:10 0.00405721
4 *542:9 0.00435803
5 *542:10 *575:8 0.000197602
6 *542:10 *576:8 0.000505533
7 *542:10 *587:8 0.000273764
8 *542:10 *619:16 0.00937586
9 *542:10 *630:10 0
10 *542:10 *636:10 0
11 *542:10 *644:8 0.00963654
12 *541:8 *542:10 5.60449e-05
*RES
1 *646:ack *542:9 17.0075 
2 *542:9 *542:10 130.86 
3 *542:10 wbs_ack_o 13.91 
*END

*D_NET *543 0.179749
*CONN
*P wbs_adr_i[0] I
*I *646:adr[0] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[0] 0.0014083
2 *646:adr[0] 0.000133969
3 *543:8 0.0142936
4 *543:7 0.0155679
5 *543:8 *568:14 0.0700933
6 *543:8 *573:8 0.0643986
7 *543:8 *598:8 0
8 *543:8 *601:8 0
9 *543:8 *602:8 0.000614979
10 *139:10 *543:8 0.01292
11 *141:10 *543:8 0.00031845
*RES
1 wbs_adr_i[0] *543:7 26.15 
2 *543:7 *543:8 716.67 
3 *543:8 *646:adr[0] 4.0775 
*END

*D_NET *544 0.189922
*CONN
*P wbs_adr_i[10] I
*I *646:adr[10] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[10] 0.00148008
2 *646:adr[10] 0.000201382
3 *544:8 0.0118614
4 *544:7 0.0131401
5 *544:8 *553:8 0.0656814
6 *544:8 *573:8 0.0751971
7 *544:8 *602:8 0.00530639
8 *139:10 *544:8 0.000404006
9 *140:10 *544:8 0.0163676
10 *141:10 *544:8 0.000282089
*RES
1 wbs_adr_i[10] *544:7 25.64 
2 *544:7 *544:8 723.915 
3 *544:8 *646:adr[10] 5.2775 
*END

*D_NET *545 0.190628
*CONN
*P wbs_adr_i[11] I
*I *646:adr[11] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[11] 0.000518011
2 *646:adr[11] 0.00123922
3 *545:8 0.0132387
4 *545:7 0.0125175
5 *545:8 *546:8 0.0787716
6 *545:8 *554:8 0.0627924
7 *545:8 *572:8 0.00625321
8 *545:8 *605:8 0
9 *545:8 *613:10 0.00138567
10 *545:8 *617:10 0.0139115
11 *545:8 *634:10 0
*RES
1 wbs_adr_i[11] *545:7 10.595 
2 *545:7 *545:8 726.675 
3 *545:8 *646:adr[11] 20.3225 
*END

*D_NET *546 0.19744
*CONN
*P wbs_adr_i[12] I
*I *646:adr[12] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[12] 0.000508538
2 *646:adr[12] 0.00125651
3 *546:8 0.0119497
4 *546:7 0.0112017
5 *546:8 *547:8 0.0790921
6 *546:8 *605:8 0
7 *546:8 *613:10 0.00161316
8 *546:8 *617:10 0.0130469
9 *546:8 *634:10 0
10 *545:8 *546:8 0.0787716
*RES
1 wbs_adr_i[12] *546:7 10.34 
2 *546:7 *546:8 729.09 
3 *546:8 *646:adr[12] 20.5775 
*END

*D_NET *547 0.198273
*CONN
*P wbs_adr_i[13] I
*I *646:adr[13] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[13] 0.000494493
2 *646:adr[13] 0.00127566
3 *547:8 0.0119029
4 *547:7 0.0111217
5 *547:8 *548:8 0.0793681
6 *547:8 *605:8 0.00018802
7 *547:8 *613:10 0.00139436
8 *547:8 *617:10 0.0134357
9 *546:8 *547:8 0.0790921
*RES
1 wbs_adr_i[13] *547:7 10.085 
2 *547:7 *547:8 731.85 
3 *547:8 *646:adr[13] 20.8325 
*END

*D_NET *548 0.200189
*CONN
*P wbs_adr_i[14] I
*I *646:adr[14] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[14] 0.000485034
2 *646:adr[14] 0.00125574
3 *548:8 0.0118247
4 *548:7 0.011054
5 *548:8 *549:8 0.0797868
6 *548:8 *605:8 0.000482554
7 *548:8 *613:10 0.000721118
8 *548:8 *617:10 0.0152114
9 *547:8 *548:8 0.0793681
*RES
1 wbs_adr_i[14] *548:7 9.83 
2 *548:7 *548:8 735.3 
3 *548:8 *646:adr[14] 20.0525 
*END

*D_NET *549 0.199638
*CONN
*P wbs_adr_i[15] I
*I *646:adr[15] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[15] 0.000475547
2 *646:adr[15] 0.00126555
3 *549:8 0.0118115
4 *549:7 0.0110215
5 *549:8 *550:8 0.0800135
6 *549:8 *552:8 0.00032631
7 *549:8 *605:8 0.000618599
8 *549:8 *617:10 0.0143192
9 *548:8 *549:8 0.0797868
*RES
1 wbs_adr_i[15] *549:7 9.575 
2 *549:7 *549:8 737.715 
3 *549:8 *646:adr[15] 20.6525 
*END

*D_NET *550 0.199599
*CONN
*P wbs_adr_i[16] I
*I *646:adr[16] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[16] 0.000461502
2 *646:adr[16] 0.00129835
3 *550:8 0.0118385
4 *550:7 0.0110017
5 *550:8 *551:8 0.0802789
6 *550:8 *552:8 0.000665821
7 *550:8 *605:8 0.000863527
8 *550:8 *617:10 0.013177
9 *549:8 *550:8 0.0800135
*RES
1 wbs_adr_i[16] *550:7 9.32 
2 *550:7 *550:8 739.785 
3 *550:8 *646:adr[16] 21.2525 
*END

*D_NET *551 0.199576
*CONN
*P wbs_adr_i[17] I
*I *646:adr[17] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[17] 0.000447469
2 *646:adr[17] 0.0013124
3 *551:8 0.011979
4 *551:7 0.0111141
5 *551:8 *552:8 0.0143593
6 *551:8 *561:8 0.0688437
7 *551:8 *580:8 0.00287495
8 *551:8 *605:8 0.00836609
9 *550:8 *551:8 0.0802789
*RES
1 wbs_adr_i[17] *551:7 9.065 
2 *551:7 *551:8 742.545 
3 *551:8 *646:adr[17] 21.5075 
*END

*D_NET *552 0.200836
*CONN
*P wbs_adr_i[18] I
*I *646:adr[18] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[18] 0.000390464
2 *646:adr[18] 0.00139013
3 *552:8 0.0422221
4 *552:7 0.0412224
5 *552:8 *561:8 0.0152886
6 *552:8 *567:8 0.0231401
7 *552:8 *577:8 0.00291786
8 *552:8 *578:8 0.00231357
9 *552:8 *580:8 0.00341229
10 *552:8 *590:8 0.0102879
11 *552:8 *596:8 0.00772633
12 *552:8 *600:8 0.00836567
13 *552:8 *603:8 0.000442447
14 *552:8 *605:8 0.0012398
15 *552:8 *613:10 0.00186112
16 *552:8 *617:10 0.0232635
17 *549:8 *552:8 0.00032631
18 *550:8 *552:8 0.000665821
19 *551:8 *552:8 0.0143593
*RES
1 wbs_adr_i[18] *552:7 6.6725 
2 *552:7 *552:8 125.777 
3 *552:8 *646:adr[18] 21.245 
*END

*D_NET *553 0.196323
*CONN
*P wbs_adr_i[19] I
*I *646:adr[19] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[19] 0.00155206
2 *646:adr[19] 0.000218666
3 *553:8 0.01413
4 *553:7 0.0154634
5 *553:7 *646:dat[5] 0
6 *553:8 *555:8 0.0797404
7 *553:8 *602:8 9.13235e-05
8 *553:8 *604:8 0.000150468
9 *141:10 *553:8 0.0192952
10 *544:8 *553:8 0.0656814
*RES
1 wbs_adr_i[19] *553:7 25.385 
2 *553:7 *553:8 747.375 
3 *553:8 *646:adr[19] 5.5325 
*END

*D_NET *554 0.175684
*CONN
*P wbs_adr_i[1] I
*I *646:adr[1] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[1] 0.000497164
2 *646:adr[1] 0.00120672
3 *554:8 0.0165214
4 *554:7 0.0158119
5 *554:8 *568:13 0
6 *554:8 *572:8 0.0686473
7 *554:8 *605:8 0
8 *554:8 *613:10 0.0102075
9 *554:8 *633:10 0
10 *554:8 *634:10 0
11 *545:8 *554:8 0.0627924
*RES
1 wbs_adr_i[1] *554:7 10.85 
2 *554:7 *554:8 714.945 
3 *554:8 *646:adr[1] 19.3775 
*END

*D_NET *555 0.202917
*CONN
*P wbs_adr_i[20] I
*I *646:adr[20] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[20] 0.00153653
2 *646:adr[20] 0.00023595
3 *555:8 0.0114898
4 *555:7 0.0127903
5 *555:7 *613:15 0
6 *555:8 *557:8 0.0785827
7 *555:8 *604:8 0.000669481
8 *555:8 *611:10 1.98482e-05
9 *555:8 *615:10 0.00017452
10 *141:10 *555:8 0.0176774
11 *553:8 *555:8 0.0797404
*RES
1 wbs_adr_i[20] *555:7 25.13 
2 *555:7 *555:8 749.79 
3 *555:8 *646:adr[20] 5.7875 
*END

*D_NET *556 0.195794
*CONN
*P wbs_adr_i[21] I
*I *646:adr[21] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[21] 0.00111427
2 *646:adr[21] 0.000666418
3 *556:8 0.012018
4 *556:7 0.0124658
5 *556:8 *570:12 0.0550632
6 *556:8 *588:8 0.00324786
7 *556:8 *594:8 0.000364606
8 *556:8 *618:10 0.0747042
9 *125:10 *556:8 0.0193783
10 *142:12 *556:8 0.0167709
*RES
1 wbs_adr_i[21] *556:7 19.01 
2 *556:7 *556:8 752.205 
3 *556:8 *646:adr[21] 11.9075 
*END

*D_NET *557 0.201418
*CONN
*P wbs_adr_i[22] I
*I *646:adr[22] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[22] 0.00152676
2 *646:adr[22] 0.000253234
3 *557:8 0.0120375
4 *557:7 0.013311
5 *557:8 *562:8 0.0748021
6 *557:8 *615:10 0.0029571
7 *141:10 *557:8 0.0179478
8 *555:8 *557:8 0.0785827
*RES
1 wbs_adr_i[22] *557:7 24.875 
2 *557:7 *557:8 754.965 
3 *557:8 *646:adr[22] 6.0425 
*END

*D_NET *558 0.195667
*CONN
*P wbs_adr_i[23] I
*I *646:adr[23] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[23] 0.000197781
2 *646:adr[23] 0.0016993
3 *558:10 0.0169817
4 *558:9 0.0154802
5 *558:10 *559:10 0.0821385
6 *558:10 *574:10 0.0590036
7 *558:10 *606:10 0.000374461
8 *558:10 *607:10 4.40174e-05
9 *558:10 *609:10 0.0197473
*RES
1 wbs_adr_i[23] *558:9 3.92 
2 *558:9 *558:10 756 
3 *558:10 *646:adr[23] 28.4825 
*END

*D_NET *559 0.208329
*CONN
*P wbs_adr_i[24] I
*I *646:adr[24] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[24] 0.000185837
2 *646:adr[24] 0.00171658
3 *559:10 0.0123338
4 *559:9 0.010803
5 *559:10 *560:10 0.082683
6 *559:10 *607:10 0.000426719
7 *559:10 *609:10 0.0180412
8 *558:10 *559:10 0.0821385
*RES
1 wbs_adr_i[24] *559:9 3.665 
2 *559:9 *559:10 758.76 
3 *559:10 *646:adr[24] 28.7375 
*END

*D_NET *560 0.210802
*CONN
*P wbs_adr_i[25] I
*I *646:adr[25] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[25] 0.000136718
2 *646:adr[25] 0.00173291
3 *560:10 0.0131959
4 *560:9 0.0115997
5 *560:10 *563:10 0.079967
6 *560:10 *607:10 6.6925e-05
7 *560:10 *612:10 0.0214196
8 *559:10 *560:10 0.082683
*RES
1 wbs_adr_i[25] *560:9 2.975 
2 *560:9 *560:10 763.935 
3 *560:10 *646:adr[25] 28.3025 
*END

*D_NET *561 0.199305
*CONN
*P wbs_adr_i[26] I
*I *646:adr[26] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[26] 0.000452625
2 *646:adr[26] 0.00133374
3 *561:8 0.0149711
4 *561:7 0.01409
5 *561:7 *646:dat[10] 0
6 *561:8 *567:8 0.077261
7 *561:8 *580:8 0.00563526
8 *561:8 *596:8 0.000706865
9 *561:8 *617:10 0.000722178
10 *551:8 *561:8 0.0688437
11 *552:8 *561:8 0.0152886
*RES
1 wbs_adr_i[26] *561:7 8.81 
2 *561:7 *561:8 765.315 
3 *561:8 *646:adr[26] 22.1075 
*END

*D_NET *562 0.206283
*CONN
*P wbs_adr_i[27] I
*I *646:adr[27] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[27] 0.00155648
2 *646:adr[27] 0.0002684
3 *562:8 0.0129716
4 *562:7 0.0142597
5 *562:7 *618:15 0
6 *562:8 *615:10 0.00160019
7 *562:8 *619:10 0.0806908
8 *141:10 *562:8 0.0201342
9 *557:8 *562:8 0.0748021
*RES
1 wbs_adr_i[27] *562:7 24.62 
2 *562:7 *562:8 767.73 
3 *562:8 *646:adr[27] 6.2975 
*END

*D_NET *563 0.209788
*CONN
*P wbs_adr_i[28] I
*I *646:adr[28] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[28] 9.09002e-05
2 *646:adr[28] 0.00174187
3 *563:10 0.0133404
4 *563:9 0.0116894
5 *563:10 *564:10 0.0838236
6 *563:10 *612:10 0.0191345
7 *560:10 *563:10 0.079967
*RES
1 wbs_adr_i[28] *563:9 2.975 
2 *563:9 *563:10 769.8 
3 *563:10 *646:adr[28] 29.2475 
*END

*D_NET *564 0.214667
*CONN
*P wbs_adr_i[29] I
*I *646:adr[29] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[29] 0.000113123
2 *646:adr[29] 0.00170288
3 *564:10 0.0127684
4 *564:9 0.0111786
5 *564:10 *566:10 0.0839831
6 *564:10 *616:10 0.021097
7 *563:10 *564:10 0.0838236
*RES
1 wbs_adr_i[29] *564:9 2.975 
2 *564:9 *564:10 774.63 
3 *564:10 *646:adr[29] 28.4675 
*END

*D_NET *565 0.19121
*CONN
*P wbs_adr_i[2] I
*I *646:adr[2] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[2] 6.26584e-05
2 *646:adr[2] 0.00174643
3 *565:8 0.0149105
4 *565:7 0.0132267
5 *565:8 *569:8 0.00174186
6 *565:8 *571:8 0.0717953
7 *565:8 *574:10 0.0672303
8 *565:8 *606:10 0
9 *565:8 *608:10 0.0204958
*RES
1 wbs_adr_i[2] *565:7 2.945 
2 *565:7 *565:8 712.53 
3 *565:8 *646:adr[2] 27.9725 
*END

*D_NET *566 0.181704
*CONN
*P wbs_adr_i[30] I
*I *646:adr[30] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[30] 0.000174095
2 *646:adr[30] 0.00175575
3 *566:10 0.0297154
4 *566:9 0.0281337
5 *566:10 *616:10 0.037942
6 *564:10 *566:10 0.0839831
*RES
1 wbs_adr_i[30] *566:9 3.665 
2 *566:9 *566:10 774.975 
3 *566:10 *646:adr[30] 28.7225 
*END

*D_NET *567 0.181152
*CONN
*P wbs_adr_i[31] I
*I *646:adr[31] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[31] 0.000346594
2 *646:adr[31] 0.00135046
3 *567:8 0.0249523
4 *567:7 0.0239485
5 *567:7 *646:dat[14] 0.000367395
6 *567:8 *596:8 0.000291649
7 *567:8 *600:8 0.0294944
8 *552:8 *567:8 0.0231401
9 *561:8 *567:8 0.077261
*RES
1 wbs_adr_i[31] *567:7 8.555 
2 *567:7 *567:8 778.425 
3 *567:8 *646:adr[31] 22.0175 
*END

*D_NET *568 0.164041
*CONN
*P wbs_adr_i[3] I
*I *646:adr[3] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[3] 0.00193746
2 *646:adr[3] 0.000150802
3 *568:14 0.0175199
4 *568:13 0.0193066
5 *568:13 *619:16 0.00199584
6 *568:13 *633:10 0.00102326
7 *568:14 *573:8 0.00299904
8 *568:14 *583:8 0.000500307
9 *568:14 *586:8 0.000906302
10 *568:14 *589:8 0.00237076
11 *568:14 *593:8 0.00169639
12 *568:14 *595:8 0.0278825
13 *139:10 *568:14 0.0154232
14 *141:10 *568:14 0.000235376
15 *543:8 *568:14 0.0700933
16 *554:8 *568:13 0
*RES
1 wbs_adr_i[3] *568:13 48.9 
2 *568:13 *568:14 692.175 
3 *568:14 *646:adr[3] 4.5125 
*END

*D_NET *569 0.162683
*CONN
*P wbs_adr_i[4] I
*I *646:adr[4] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[4] 9.43977e-05
2 *646:adr[4] 0.00170458
3 *569:8 0.0181338
4 *569:7 0.0165237
5 *569:8 *571:8 0.0753121
6 *569:8 *581:8 0.00147681
7 *569:8 *584:8 0.00364874
8 *569:8 *591:8 0.0052251
9 *569:8 *597:8 0.0288116
10 *569:8 *608:10 0.0100101
11 *565:8 *569:8 0.00174186
*RES
1 wbs_adr_i[4] *569:7 3.455 
2 *569:7 *569:8 708.735 
3 *569:8 *646:adr[4] 27.4625 
*END

*D_NET *570 0.186181
*CONN
*P wbs_adr_i[5] I
*I *646:adr[5] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[5] 0.00142778
2 *646:adr[5] 0.000662582
3 *570:12 0.0115367
4 *570:10 0.0123019
5 *570:10 *646:we 0.00142557
6 *570:10 *576:13 0
7 *570:10 *576:14 0.000576375
8 *570:12 *576:14 0.0113102
9 *570:12 *579:8 0.000890935
10 *570:12 *587:14 0.00111177
11 *570:12 *588:8 0.000325541
12 *125:10 *570:10 0.00041403
13 *125:10 *570:12 0.015927
14 *126:10 *570:10 0.0014361
15 *126:10 *570:12 0.00116196
16 *142:12 *570:12 0.0664835
17 *143:10 *570:12 0.00412563
18 *556:8 *570:12 0.0550632
*RES
1 wbs_adr_i[5] *570:10 41.5475 
2 *570:10 *570:12 689.588 
3 *570:12 *646:adr[5] 11.6525 
*END

*D_NET *571 0.192524
*CONN
*P wbs_adr_i[6] I
*I *646:adr[6] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[6] 8.03654e-05
2 *646:adr[6] 0.00171425
3 *571:8 0.0125138
4 *571:7 0.0108799
5 *571:8 *574:10 0.0042086
6 *571:8 *608:10 0.0160192
7 *565:8 *571:8 0.0717953
8 *569:8 *571:8 0.0753121
*RES
1 wbs_adr_i[6] *571:7 3.2 
2 *571:7 *571:8 713.91 
3 *571:8 *646:adr[6] 27.7175 
*END

*D_NET *572 0.150616
*CONN
*P wbs_adr_i[7] I
*I *646:adr[7] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[7] 0.000533974
2 *646:adr[7] 0.00121457
3 *572:8 0.0239714
4 *572:7 0.0232908
5 *572:8 *613:10 0.0137177
6 *572:8 *613:16 0.00340712
7 *572:8 *617:16 0.00958021
8 *572:8 *618:16 0
9 *572:8 *634:10 0
10 *545:8 *572:8 0.00625321
11 *554:8 *572:8 0.0686473
*RES
1 wbs_adr_i[7] *572:7 11.105 
2 *572:7 *572:8 716.325 
3 *572:8 *646:adr[7] 19.8125 
*END

*D_NET *573 0.189609
*CONN
*P wbs_adr_i[8] I
*I *646:adr[8] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[8] 0.00146931
2 *646:adr[8] 0.000185969
3 *573:8 0.012494
4 *573:7 0.0137773
5 *573:8 *602:8 0.000918204
6 *124:16 *573:8 0.000333189
7 *139:10 *573:8 0.000370309
8 *140:10 *573:8 0.0171195
9 *141:10 *573:8 0.000346278
10 *543:8 *573:8 0.0643986
11 *544:8 *573:8 0.0751971
12 *568:14 *573:8 0.00299904
*RES
1 wbs_adr_i[8] *573:7 25.895 
2 *573:7 *573:8 719.085 
3 *573:8 *646:adr[8] 5.0225 
*END

*D_NET *574 0.181289
*CONN
*P wbs_adr_i[9] I
*I *646:adr[9] I *D Wishbone_VGA_controller
*CAP
1 wbs_adr_i[9] 0.000177458
2 *646:adr[9] 0.00177451
3 *574:10 0.0157995
4 *574:9 0.0142025
5 *574:10 *606:10 0.00266002
6 *574:10 *608:10 0.0162322
7 *558:10 *574:10 0.0590036
8 *565:8 *574:10 0.0672303
9 *571:8 *574:10 0.0042086
*RES
1 wbs_adr_i[9] *574:9 4.175 
2 *574:9 *574:10 720.12 
3 *574:10 *646:adr[9] 28.2275 
*END

*D_NET *575 0.020409
*CONN
*P wbs_cyc_i I
*I *646:cyc I *D Wishbone_VGA_controller
*CAP
1 wbs_cyc_i 0.000703299
2 *646:cyc 0.000863297
3 *575:8 0.00218573
4 *575:7 0.00202573
5 *575:8 *576:8 0.00664394
6 *575:8 *587:8 0.00469361
7 *575:8 *644:8 0.000830211
8 *541:8 *575:8 0.00226561
9 *542:10 *575:8 0.000197602
*RES
1 wbs_cyc_i *575:7 14.675 
2 *575:7 *575:8 78.765 
3 *575:8 *646:cyc 16.2425 
*END

*D_NET *576 0.05512
*CONN
*P wbs_dat_i[0] I
*I *646:dat[0] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[0] 0.000694202
2 *646:dat[0] 0.000671083
3 *576:14 0.00251866
4 *576:13 0.00211895
5 *576:8 0.00158537
6 *576:7 0.0020082
7 *576:8 *587:8 0.00142246
8 *576:8 *644:8 0.00821502
9 *576:14 *646:we 0.0010442
10 *576:14 *587:14 0.0124376
11 *125:10 *576:14 0.00336814
12 *542:10 *576:8 0.000505533
13 *570:10 *576:13 0
14 *570:10 *576:14 0.000576375
15 *570:12 *576:14 0.0113102
16 *575:8 *576:8 0.00664394
*RES
1 wbs_dat_i[0] *576:7 14.42 
2 *576:7 *576:8 83.595 
3 *576:8 *576:13 8.695 
4 *576:13 *576:14 120.51 
5 *576:14 *646:dat[0] 11.9075 
*END

*D_NET *577 0.0559065
*CONN
*P wbs_dat_i[10] I
*I *646:dat[10] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[10] 0.000376453
2 *646:dat[10] 0.00140845
3 *577:8 0.00556955
4 *577:7 0.00453755
5 *646:dat[10] *594:7 0.000305405
6 *577:8 *578:8 0.0218638
7 *577:8 *590:8 0.00575977
8 *577:8 *603:8 0.0125515
9 *577:8 *605:8 0.000616147
10 *552:8 *577:8 0.00291786
11 *561:7 *646:dat[10] 0
*RES
1 wbs_dat_i[10] *577:7 8.045 
2 *577:7 *577:8 211.935 
3 *577:8 *646:dat[10] 22.8725 
*END

*D_NET *578 0.0580269
*CONN
*P wbs_dat_i[11] I
*I *646:dat[11] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[11] 0.000387054
2 *646:dat[11] 0.00156852
3 *578:8 0.00480221
4 *578:7 0.00362075
5 *646:dat[11] wbs_dat_o[27] 0
6 *646:dat[11] *595:7 0
7 *578:8 *580:8 0.0206941
8 *578:8 *590:8 0.00104323
9 *578:8 *605:8 0.00173364
10 *552:8 *578:8 0.00231357
11 *577:8 *578:8 0.0218638
*RES
1 wbs_dat_i[11] *578:7 8.3 
2 *578:7 *578:8 214.35 
3 *578:8 *646:dat[11] 22.6175 
*END

*D_NET *579 0.0395856
*CONN
*P wbs_dat_i[12] I
*I *646:dat[12] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[12] 0.00098635
2 *646:dat[12] 0.000894374
3 *579:8 0.0100194
4 *579:7 0.0101114
5 *646:dat[12] *619:15 0
6 *579:8 *646:dat[5] 0
7 *579:8 *587:14 0.00201056
8 *579:8 *588:8 0.0121851
9 *579:8 *630:10 0
10 *125:10 *579:8 0.00248749
11 *570:12 *579:8 0.000890935
*RES
1 wbs_dat_i[12] *579:7 17.99 
2 *579:7 *579:8 217.11 
3 *579:8 *646:dat[12] 12.9275 
*END

*D_NET *580 0.0589237
*CONN
*P wbs_dat_i[13] I
*I *646:dat[13] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[13] 0.000405672
2 *646:dat[13] 0.0015465
3 *580:8 0.00495868
4 *580:7 0.00381785
5 *646:dat[13] wbs_dat_o[29] 0
6 *580:8 *590:8 0.000531752
7 *580:8 *596:8 0.00131603
8 *580:8 *605:8 0.0137305
9 *551:8 *580:8 0.00287495
10 *552:8 *580:8 0.00341229
11 *561:8 *580:8 0.00563526
12 *578:8 *580:8 0.0206941
*RES
1 wbs_dat_i[13] *580:7 8.555 
2 *580:7 *580:8 219.525 
3 *580:8 *646:dat[13] 22.3625 
*END

*D_NET *581 0.0433877
*CONN
*P wbs_dat_i[14] I
*I *646:dat[14] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[14] 0.000167222
2 *646:dat[14] 0.00170433
3 *581:8 0.0101526
4 *581:7 0.00861547
5 *581:8 *584:8 0.0200786
6 *581:8 *608:10 0.000825284
7 *567:7 *646:dat[14] 0.000367395
8 *569:8 *581:8 0.00147681
*RES
1 wbs_dat_i[14] *581:7 4.475 
2 *581:7 *581:8 221.94 
3 *581:8 *646:dat[14] 26.4425 
*END

*D_NET *582 0.0468328
*CONN
*P wbs_dat_i[15] I
*I *646:dat[15] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[15] 0.0013675
2 *646:dat[15] 0.000521145
3 *582:8 0.00891972
4 *582:7 0.00976607
5 *582:7 *646:dat[1] 0
6 *582:8 *585:8 0.020371
7 *582:8 *604:8 0.00051482
8 *582:8 *611:10 0.00121816
9 *124:16 *582:8 0.00415439
10 *132:10 *582:8 0
*RES
1 wbs_dat_i[15] *582:7 23.09 
2 *582:7 *582:8 224.7 
3 *582:8 *646:dat[15] 7.8275 
*END

*D_NET *583 0.0477531
*CONN
*P wbs_dat_i[16] I
*I *646:dat[16] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[16] 0.00148788
2 *646:dat[16] 8.63926e-05
3 *583:8 0.00882356
4 *583:7 0.0102251
5 *583:7 *611:15 0.000854526
6 *583:8 *586:8 0.020435
7 *583:8 *610:5 0.00534032
8 *568:14 *583:8 0.000500307
*RES
1 wbs_dat_i[16] *583:7 27.68 
2 *583:7 *583:8 227.805 
3 *583:8 *646:dat[16] 2.8025 
*END

*D_NET *584 0.0549744
*CONN
*P wbs_dat_i[17] I
*I *646:dat[17] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[17] 0.000156232
2 *646:dat[17] 0.00170898
3 *584:8 0.0064955
4 *584:7 0.00494275
5 *584:8 *591:8 0.0166006
6 *584:8 *608:10 0.00134303
7 *569:8 *584:8 0.00364874
8 *581:8 *584:8 0.0200786
*RES
1 wbs_dat_i[17] *584:7 4.22 
2 *584:7 *584:8 230.565 
3 *584:8 *646:dat[17] 26.0075 
*END

*D_NET *585 0.0603034
*CONN
*P wbs_dat_i[18] I
*I *646:dat[18] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[18] 0.00140122
2 *646:dat[18] 0.000439924
3 *585:8 0.00499404
4 *585:7 0.00595534
5 *585:8 *592:8 0.0168836
6 *585:8 *611:10 0.00523309
7 *124:16 *585:8 0.00502514
8 *132:10 *585:8 0
9 *582:8 *585:8 0.020371
*RES
1 wbs_dat_i[18] *585:7 23.345 
2 *585:7 *585:8 232.635 
3 *585:8 *646:dat[18] 7.2275 
*END

*D_NET *586 0.0629096
*CONN
*P wbs_dat_i[19] I
*I *646:dat[19] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[19] 0.00169944
2 *646:dat[19] 0.000140266
3 *586:8 0.00469595
4 *586:7 0.00625512
5 *586:7 *646:dat[4] 0
6 *586:8 *589:8 0.022647
7 *586:8 *614:10 0.00613052
8 *568:14 *586:8 0.000906302
9 *583:8 *586:8 0.020435
*RES
1 wbs_dat_i[19] *586:7 27.425 
2 *586:7 *586:8 235.05 
3 *586:8 *646:dat[19] 3.4925 
*END

*D_NET *587 0.0430918
*CONN
*P wbs_dat_i[1] I
*I *646:dat[1] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[1] 0.000769756
2 *646:dat[1] 0.000527765
3 *587:14 0.00448104
4 *587:13 0.00417992
5 *587:8 0.00229517
6 *587:7 0.00283828
7 *646:dat[1] wbs_dat_o[15] 0.000242758
8 *587:8 *630:10 0.000645177
9 *587:14 *630:10 0
10 *646:rst *587:8 0
11 *125:10 *587:14 0.00305258
12 *541:8 *587:8 0.00210956
13 *542:10 *587:8 0.000273764
14 *570:12 *587:14 0.00111177
15 *575:8 *587:8 0.00469361
16 *576:8 *587:8 0.00142246
17 *576:14 *587:14 0.0124376
18 *579:8 *587:14 0.00201056
19 *582:7 *646:dat[1] 0
*RES
1 wbs_dat_i[1] *587:7 14.93 
2 *587:7 *587:8 73.59 
3 *587:8 *587:13 7.93 
4 *587:13 *587:14 129.48 
5 *587:14 *646:dat[1] 11.1275 
*END

*D_NET *588 0.0542694
*CONN
*P wbs_dat_i[20] I
*I *646:dat[20] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[20] 0.00102901
2 *646:dat[20] 0.000806091
3 *588:8 0.00735115
4 *588:7 0.00757407
5 *646:dat[20] *590:16 8.53113e-06
6 *588:7 *646:dat[5] 9.50691e-05
7 *588:8 *594:8 0.0174275
8 *588:8 *630:10 0
9 *125:10 *588:8 0.00421947
10 *556:8 *588:8 0.00324786
11 *570:12 *588:8 0.000325541
12 *579:8 *588:8 0.0121851
*RES
1 wbs_dat_i[20] *588:7 18.245 
2 *588:7 *588:8 237.465 
3 *588:8 *646:dat[20] 12.6725 
*END

*D_NET *589 0.0633884
*CONN
*P wbs_dat_i[21] I
*I *646:dat[21] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[21] 0.00170166
2 *646:dat[21] 0.000136076
3 *589:8 0.00453311
4 *589:7 0.0060987
5 *589:7 *646:dat[6] 0
6 *589:8 *593:8 0.0202904
7 *589:8 *614:10 0.00561077
8 *568:14 *589:8 0.00237076
9 *586:8 *589:8 0.022647
*RES
1 wbs_dat_i[21] *589:7 27.17 
2 *589:7 *589:8 240.225 
3 *589:8 *646:dat[21] 3.7475 
*END

*D_NET *590 0.0579229
*CONN
*P wbs_dat_i[22] I
*I *646:dat[22] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[22] 0.000358949
2 *646:dat[22] 0.00078635
3 *590:16 0.00267111
4 *590:8 0.00967076
5 *590:7 0.00814495
6 *590:8 *596:8 0.0145285
7 *590:16 *594:8 0.00347974
8 *590:16 *630:10 0
9 *646:dat[20] *590:16 8.53113e-06
10 *125:10 *590:16 0.000651392
11 *552:8 *590:8 0.0102879
12 *577:8 *590:8 0.00575977
13 *578:8 *590:8 0.00104323
14 *580:8 *590:8 0.000531752
*RES
1 wbs_dat_i[22] *590:7 7.79 
2 *590:7 *590:8 211.245 
3 *590:8 *590:16 48.06 
4 *590:16 *646:dat[22] 10.6725 
*END

*D_NET *591 0.057895
*CONN
*P wbs_dat_i[23] I
*I *646:dat[23] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[23] 0.000143451
2 *646:dat[23] 0.00174436
3 *591:8 0.00748425
4 *591:7 0.00588335
5 *591:8 *597:8 0.0182782
6 *591:8 *608:10 0.00253572
7 *569:8 *591:8 0.0052251
8 *584:8 *591:8 0.0166006
*RES
1 wbs_dat_i[23] *591:7 3.965 
2 *591:7 *591:8 245.055 
3 *591:8 *646:dat[23] 26.9525 
*END

*D_NET *592 0.0653184
*CONN
*P wbs_dat_i[24] I
*I *646:dat[24] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[24] 0.00145915
2 *646:dat[24] 0.000420557
3 *592:8 0.00594781
4 *592:7 0.00698639
5 *592:7 *620:10 0
6 *592:8 *611:10 0.0273706
7 *124:16 *592:8 0.00625039
8 *132:10 *592:8 0
9 *585:8 *592:8 0.0168836
*RES
1 wbs_dat_i[24] *592:7 23.6 
2 *592:7 *592:8 247.815 
3 *592:8 *646:dat[24] 7.3175 
*END

*D_NET *593 0.0660594
*CONN
*P wbs_dat_i[25] I
*I *646:dat[25] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[25] 0.00169413
2 *646:dat[25] 0.000135999
3 *593:8 0.0051394
4 *593:7 0.00669753
5 *593:7 *617:15 9.65307e-05
6 *593:8 *595:8 0.0243012
7 *593:8 *614:10 0.00600793
8 *568:14 *593:8 0.00169639
9 *589:8 *593:8 0.0202904
*RES
1 wbs_dat_i[25] *593:7 26.915 
2 *593:7 *593:8 250.23 
3 *593:8 *646:dat[25] 4.0025 
*END

*D_NET *594 0.0675483
*CONN
*P wbs_dat_i[26] I
*I *646:dat[26] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[26] 0.000983879
2 *646:dat[26] 0.000744653
3 *594:8 0.00564676
4 *594:7 0.00588599
5 *594:8 *618:10 0.0273324
6 *594:8 *630:10 0
7 *646:dat[10] *594:7 0.000305405
8 *125:10 *594:8 0.00537737
9 *556:8 *594:8 0.000364606
10 *588:8 *594:8 0.0174275
11 *590:16 *594:8 0.00347974
*RES
1 wbs_dat_i[26] *594:7 18.5 
2 *594:7 *594:8 252.99 
3 *594:8 *646:dat[26] 12.4175 
*END

*D_NET *595 0.0711864
*CONN
*P wbs_dat_i[27] I
*I *646:dat[27] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[27] 0.00172147
2 *646:dat[27] 6.49209e-05
3 *595:8 0.00443344
4 *595:7 0.00608999
5 *595:8 *614:10 0.00669296
6 *646:dat[11] *595:7 0
7 *568:14 *595:8 0.0278825
8 *593:8 *595:8 0.0243012
*RES
1 wbs_dat_i[27] *595:7 26.66 
2 *595:7 *595:8 256.612 
3 *595:8 *646:dat[27] 2.945 
*END

*D_NET *596 0.0649122
*CONN
*P wbs_dat_i[28] I
*I *646:dat[28] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[28] 0.000392927
2 *646:dat[28] 0.000744193
3 *596:16 0.00260892
4 *596:8 0.00731612
5 *596:7 0.00584432
6 *596:8 *600:8 0.0208689
7 *596:16 *618:10 0.00195945
8 *596:16 *630:10 0
9 *125:10 *596:16 0.000607965
10 *552:8 *596:8 0.00772633
11 *561:8 *596:8 0.000706865
12 *567:8 *596:8 0.000291649
13 *580:8 *596:8 0.00131603
14 *590:8 *596:8 0.0145285
*RES
1 wbs_dat_i[28] *596:7 8.045 
2 *596:7 *596:8 228.84 
3 *596:8 *596:16 45.735 
4 *596:16 *646:dat[28] 10.6725 
*END

*D_NET *597 0.0670992
*CONN
*P wbs_dat_i[29] I
*I *646:dat[29] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[29] 0.000133791
2 *646:dat[29] 0.001742
3 *597:8 0.00738108
4 *597:7 0.00577287
5 *597:8 *608:10 0.00497962
6 *569:8 *597:8 0.0288116
7 *591:8 *597:8 0.0182782
*RES
1 wbs_dat_i[29] *597:7 3.71 
2 *597:7 *597:8 260.58 
3 *597:8 *646:dat[29] 27.2075 
*END

*D_NET *598 0.0539799
*CONN
*P wbs_dat_i[2] I
*I *646:dat[2] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[2] 0.00133642
2 *646:dat[2] 0.000279126
3 *598:8 0.00488951
4 *598:7 0.0059468
5 *598:8 *601:8 0.0198676
6 *598:8 *604:8 0.0150751
7 *124:16 *598:8 0.00658535
8 *543:8 *598:8 0
*RES
1 wbs_dat_i[2] *598:7 24.365 
2 *598:7 *598:8 200.895 
3 *598:8 *646:dat[2] 5.8625 
*END

*D_NET *599 0.0563784
*CONN
*P wbs_dat_i[30] I
*I *646:dat[30] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[30] 0.00188111
2 *646:dat[30] 0.0116617
3 *599:7 0.0135428
4 *646:dat[30] *620:5 0.0292929
*RES
1 wbs_dat_i[30] *599:7 27.0725 
2 *599:7 *646:dat[30] 45.1994 
*END

*D_NET *600 0.0730305
*CONN
*P wbs_dat_i[31] I
*I *646:dat[31] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[31] 0.000414545
2 *646:dat[31] 0.00139043
3 *600:8 0.00673623
4 *600:7 0.00576034
5 *552:8 *600:8 0.00836567
6 *567:8 *600:8 0.0294944
7 *596:8 *600:8 0.0208689
*RES
1 wbs_dat_i[31] *600:7 8.3 
2 *600:7 *600:8 266.79 
3 *600:8 *646:dat[31] 21.5825 
*END

*D_NET *601 0.0551271
*CONN
*P wbs_dat_i[3] I
*I *646:dat[3] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[3] 0.00135951
2 *646:dat[3] 0.000286442
3 *601:8 0.0035694
4 *601:7 0.00464246
5 *601:8 *602:8 0.019646
6 *601:8 *604:8 0.000993989
7 *124:16 *601:8 0.00204215
8 *141:10 *601:8 0.00271956
9 *543:8 *601:8 0
10 *598:8 *601:8 0.0198676
*RES
1 wbs_dat_i[3] *601:7 24.62 
2 *601:7 *601:8 198.48 
3 *601:8 *646:dat[3] 5.9525 
*END

*D_NET *602 0.0439995
*CONN
*P wbs_dat_i[4] I
*I *646:dat[4] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[4] 0.00137744
2 *646:dat[4] 0.00029719
3 *602:8 0.0047808
4 *602:7 0.00586105
5 *602:8 *604:8 0.000690683
6 *124:16 *602:8 0.00158475
7 *141:10 *602:8 0.00283072
8 *543:8 *602:8 0.000614979
9 *544:8 *602:8 0.00530639
10 *553:8 *602:8 9.13235e-05
11 *573:8 *602:8 0.000918204
12 *586:7 *646:dat[4] 0
13 *601:8 *602:8 0.019646
*RES
1 wbs_dat_i[4] *602:7 24.875 
2 *602:7 *602:8 196.41 
3 *602:8 *646:dat[4] 6.0425 
*END

*D_NET *603 0.0365669
*CONN
*P wbs_dat_i[5] I
*I *646:dat[5] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[5] 0.000337734
2 *646:dat[5] 0.00214558
3 *603:8 0.00963114
4 *603:7 0.00782329
5 *646:dat[5] wbs_dat_o[18] 0
6 *646:dat[5] *630:10 0.00206439
7 *603:8 *605:8 0.00147577
8 *552:8 *603:8 0.000442447
9 *553:7 *646:dat[5] 0
10 *577:8 *603:8 0.0125515
11 *579:8 *646:dat[5] 0
12 *588:7 *646:dat[5] 9.50691e-05
*RES
1 wbs_dat_i[5] *603:7 7.79 
2 *603:7 *603:8 180.195 
3 *603:8 *646:dat[5] 45.9675 
*END

*D_NET *604 0.0483858
*CONN
*P wbs_dat_i[6] I
*I *646:dat[6] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[6] 0.00133901
2 *646:dat[6] 0.000398904
3 *604:8 0.00639928
4 *604:7 0.00733939
5 *604:8 *611:10 0.00739262
6 *124:16 *604:8 0.00742199
7 *553:8 *604:8 0.000150468
8 *555:8 *604:8 0.000669481
9 *582:8 *604:8 0.00051482
10 *589:7 *646:dat[6] 0
11 *598:8 *604:8 0.0150751
12 *601:8 *604:8 0.000993989
13 *602:8 *604:8 0.000690683
*RES
1 wbs_dat_i[6] *604:7 24.11 
2 *604:7 *604:8 201.585 
3 *604:8 *646:dat[6] 6.8075 
*END

*D_NET *605 0.0440859
*CONN
*P wbs_dat_i[7] I
*I *646:dat[7] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[7] 0.000415759
2 *646:dat[7] 0.00128272
3 *605:8 0.00672665
4 *605:7 0.00585969
5 *646:dat[7] wbs_dat_o[22] 0.00048636
6 *545:8 *605:8 0
7 *546:8 *605:8 0
8 *547:8 *605:8 0.00018802
9 *548:8 *605:8 0.000482554
10 *549:8 *605:8 0.000618599
11 *550:8 *605:8 0.000863527
12 *551:8 *605:8 0.00836609
13 *552:8 *605:8 0.0012398
14 *554:8 *605:8 0
15 *577:8 *605:8 0.000616147
16 *578:8 *605:8 0.00173364
17 *580:8 *605:8 0.0137305
18 *603:8 *605:8 0.00147577
*RES
1 wbs_dat_i[7] *605:7 8.81 
2 *605:7 *605:8 204.345 
3 *605:8 *646:dat[7] 21.7625 
*END

*D_NET *606 0.0463343
*CONN
*P wbs_dat_i[8] I
*I *646:dat[8] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[8] 9.66434e-05
2 *646:dat[8] 0.00194925
3 *606:10 0.00815944
4 *606:9 0.00630683
5 *646:dat[8] wbs_dat_o[23] 0
6 *606:10 *607:10 0.0214554
7 *606:10 *608:10 0.000879558
8 *606:10 *609:10 0.000986386
9 *606:10 *612:10 0.00130135
10 *606:10 *616:10 0.00216491
11 *558:10 *606:10 0.000374461
12 *565:8 *606:10 0
13 *574:10 *606:10 0.00266002
*RES
1 wbs_dat_i[8] *606:9 3.665 
2 *606:9 *606:10 205.38 
3 *606:10 *646:dat[8] 29.5025 
*END

*D_NET *607 0.0512164
*CONN
*P wbs_dat_i[9] I
*I *646:dat[9] I *D Wishbone_VGA_controller
*CAP
1 wbs_dat_i[9] 8.01616e-05
2 *646:dat[9] 0.00196704
3 *607:10 0.00958102
4 *607:9 0.00769413
5 *646:dat[9] *617:15 0
6 *607:10 *608:10 0.00060103
7 *607:10 *609:10 0.00181864
8 *607:10 *612:10 0.00283955
9 *607:10 *616:10 0.00464179
10 *558:10 *607:10 4.40174e-05
11 *559:10 *607:10 0.000426719
12 *560:10 *607:10 6.6925e-05
13 *606:10 *607:10 0.0214554
*RES
1 wbs_dat_i[9] *607:9 2.975 
2 *607:9 *607:10 209.865 
3 *607:10 *646:dat[9] 29.7575 
*END

*D_NET *608 0.318378
*CONN
*P wbs_dat_o[0] O
*I *646:dout[0] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[0] 8.04247e-05
2 *646:dout[0] 0.00165507
3 *608:10 0.0599123
4 *608:9 0.0614869
5 *608:10 *609:10 0.121321
6 *565:8 *608:10 0.0204958
7 *569:8 *608:10 0.0100101
8 *571:8 *608:10 0.0160192
9 *574:10 *608:10 0.0162322
10 *581:8 *608:10 0.000825284
11 *584:8 *608:10 0.00134303
12 *591:8 *608:10 0.00253572
13 *597:8 *608:10 0.00497962
14 *606:10 *608:10 0.000879558
15 *607:10 *608:10 0.00060103
*RES
1 *646:dout[0] *608:9 26.51 
2 *608:9 *608:10 205.428 
3 *608:10 wbs_dat_o[0] 1.8575 
*END

*D_NET *609 0.351377
*CONN
*P wbs_dat_o[10] O
*I *646:dout[10] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[10] 0.000160292
2 *646:dout[10] 0.00166142
3 *609:10 0.0256291
4 *609:9 0.0271302
5 *609:10 *612:10 0.134881
6 *558:10 *609:10 0.0197473
7 *559:10 *609:10 0.0180412
8 *606:10 *609:10 0.000986386
9 *607:10 *609:10 0.00181864
10 *608:10 *609:10 0.121321
*RES
1 *646:dout[10] *609:9 27.365 
2 *609:9 *609:10 206.36 
3 *609:10 wbs_dat_o[10] 1.9325 
*END

*D_NET *610 0.323677
*CONN
*P wbs_dat_o[11] O
*I *646:dout[11] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[11] 0.0016617
2 *646:dout[11] 0
3 *610:5 0.0346286
4 *610:4 0.0329669
5 *610:5 *614:10 0.129689
6 *610:5 *620:5 0.117202
7 *139:10 *610:5 0.00218803
8 *583:8 *610:5 0.00534032
*RES
1 *646:dout[11] *610:4 0.5 
2 *610:4 *610:5 207.147 
3 *610:5 wbs_dat_o[11] 26.6075 
*END

*D_NET *611 0.273058
*CONN
*P wbs_dat_o[12] O
*I *646:dout[12] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[12] 0.00074007
2 *646:dout[12] 0.000259488
3 *611:16 0.00221979
4 *611:15 0.00192076
5 *611:10 0.0357464
6 *611:9 0.0355648
7 *611:10 *615:10 0.120639
8 *611:16 *619:16 0.00537018
9 *611:16 *639:10 0.000624277
10 *124:16 *611:10 0.027885
11 *132:10 *611:10 0
12 *555:8 *611:10 1.98482e-05
13 *582:8 *611:10 0.00121816
14 *583:7 *611:15 0.000854526
15 *585:8 *611:10 0.00523309
16 *592:8 *611:10 0.0273706
17 *604:8 *611:10 0.00739262
*RES
1 *646:dout[12] *611:9 6.0275 
2 *611:9 *611:10 1180.01 
3 *611:10 *611:15 14.05 
4 *611:15 *611:16 49.44 
5 *611:16 wbs_dat_o[12] 13.91 
*END

*D_NET *612 0.363337
*CONN
*P wbs_dat_o[13] O
*I *646:dout[13] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[13] 0.000128074
2 *646:dout[13] 0.00164349
3 *612:10 0.0230946
4 *612:9 0.02461
5 *612:10 *616:10 0.134284
6 *560:10 *612:10 0.0214196
7 *563:10 *612:10 0.0191345
8 *606:10 *612:10 0.00130135
9 *607:10 *612:10 0.00283955
10 *609:10 *612:10 0.134881
*RES
1 *646:dout[13] *612:9 27.185 
2 *612:9 *612:10 207.759 
3 *612:10 wbs_dat_o[13] 1.9325 
*END

*D_NET *613 0.273219
*CONN
*P wbs_dat_o[14] O
*I *646:dout[14] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[14] 0.00063366
2 *646:dout[14] 0.00114366
3 *613:16 0.00288124
4 *613:15 0.00232197
5 *613:10 0.0377862
6 *613:9 0.0388554
7 *613:10 *617:10 0.124503
8 *613:10 *617:16 0.00139436
9 *613:10 *618:16 0.000425452
10 *613:10 *623:10 0
11 *613:10 *627:10 0
12 *613:10 *628:10 0
13 *613:10 *631:10 0
14 *613:10 *632:10 0.0263066
15 *613:15 wbs_dat_o[19] 0
16 *613:16 *617:16 0.00172786
17 *613:16 *618:16 9.47245e-05
18 *613:16 *634:10 0.000836878
19 *545:8 *613:10 0.00138567
20 *546:8 *613:10 0.00161316
21 *547:8 *613:10 0.00139436
22 *548:8 *613:10 0.000721118
23 *552:8 *613:10 0.00186112
24 *554:8 *613:10 0.0102075
25 *555:7 *613:15 0
26 *572:8 *613:10 0.0137177
27 *572:8 *613:16 0.00340712
*RES
1 *646:dout[14] *613:9 18.35 
2 *613:9 *613:10 196.688 
3 *613:10 *613:15 3.4975 
4 *613:15 *613:16 69.45 
5 *613:16 wbs_dat_o[14] 11.615 
*END

*D_NET *614 0.300501
*CONN
*P wbs_dat_o[15] O
*I *646:dout[15] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[15] 0.00154028
2 *646:dout[15] 0.000107921
3 *614:10 0.0336091
4 *614:9 0.0321767
5 *614:10 *620:5 0.0037965
6 *646:dat[1] wbs_dat_o[15] 0.000242758
7 *139:10 *614:10 0.0748963
8 *586:8 *614:10 0.00613052
9 *589:8 *614:10 0.00561077
10 *593:8 *614:10 0.00600793
11 *595:8 *614:10 0.00669296
12 *610:5 *614:10 0.129689
*RES
1 *646:dout[15] *614:9 2.375 
2 *614:9 *614:10 208.749 
3 *614:10 wbs_dat_o[15] 25.5425 
*END

*D_NET *615 0.309301
*CONN
*P wbs_dat_o[16] O
*I *646:dout[16] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[16] 0.000772083
2 *646:dout[16] 0.000295712
3 *615:16 0.00258149
4 *615:15 0.0025017
5 *615:10 0.0242492
6 *615:9 0.0238526
7 *615:10 *619:10 0.0910748
8 *615:15 wbs_dat_o[21] 5.12869e-05
9 *615:16 *619:16 0.00712283
10 *615:16 *620:13 0.00135624
11 *615:16 *639:10 0.000666835
12 *124:16 *615:10 0.029406
13 *555:8 *615:10 0.00017452
14 *557:8 *615:10 0.0029571
15 *562:8 *615:10 0.00160019
16 *611:10 *615:10 0.120639
*RES
1 *646:dout[16] *615:9 6.8075 
2 *615:9 *615:10 1172.76 
3 *615:10 *615:15 14.305 
4 *615:15 *615:16 65.655 
5 *615:16 wbs_dat_o[16] 13.91 
*END

*D_NET *616 0.306577
*CONN
*P wbs_dat_o[17] O
*I *646:dout[17] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[17] 0.000137815
2 *646:dout[17] 0.00163526
3 *616:10 0.0515882
4 *616:9 0.0530857
5 *564:10 *616:10 0.021097
6 *566:10 *616:10 0.037942
7 *606:10 *616:10 0.00216491
8 *607:10 *616:10 0.00464179
9 *612:10 *616:10 0.134284
*RES
1 *646:dout[17] *616:9 27.35 
2 *616:9 *616:10 209.565 
3 *616:10 wbs_dat_o[17] 1.9325 
*END

*D_NET *617 0.331939
*CONN
*P wbs_dat_o[18] O
*I *646:dout[18] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[18] 0.000625388
2 *646:dout[18] 0.00117941
3 *617:16 0.00311526
4 *617:15 0.00256268
5 *617:10 0.0390284
6 *617:9 0.040135
7 *617:10 *632:10 0
8 *617:16 *618:16 0.000903753
9 *646:dat[5] wbs_dat_o[18] 0
10 *646:dat[9] *617:15 0
11 *545:8 *617:10 0.0139115
12 *546:8 *617:10 0.0130469
13 *547:8 *617:10 0.0134357
14 *548:8 *617:10 0.0152114
15 *549:8 *617:10 0.0143192
16 *550:8 *617:10 0.013177
17 *552:8 *617:10 0.0232635
18 *561:8 *617:10 0.000722178
19 *572:8 *617:16 0.00958021
20 *593:7 *617:15 9.65307e-05
21 *613:10 *617:10 0.124503
22 *613:10 *617:16 0.00139436
23 *613:16 *617:16 0.00172786
*RES
1 *646:dout[18] *617:9 19.205 
2 *617:9 *617:10 195.115 
3 *617:10 *617:15 3.7525 
4 *617:15 *617:16 88.425 
5 *617:16 wbs_dat_o[18] 11.36 
*END

*D_NET *618 0.256677
*CONN
*P wbs_dat_o[19] O
*I *646:dout[19] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[19] 0.000699389
2 *646:dout[19] 0.000647284
3 *618:16 0.00369712
4 *618:15 0.00341428
5 *618:10 0.037997
6 *618:9 0.0382277
7 *618:10 *630:10 0
8 *618:15 wbs_dat_o[26] 3.54125e-05
9 *618:16 *634:10 0.0102181
10 *125:10 *618:10 0.0343013
11 *142:12 *618:10 0.0220191
12 *556:8 *618:10 0.0747042
13 *562:7 *618:15 0
14 *572:8 *618:16 0
15 *594:8 *618:10 0.0273324
16 *596:16 *618:10 0.00195945
17 *613:10 *618:16 0.000425452
18 *613:15 wbs_dat_o[19] 0
19 *613:16 *618:16 9.47245e-05
20 *617:16 *618:16 0.000903753
*RES
1 *646:dout[19] *618:9 12.1625 
2 *618:9 *618:10 1152.06 
3 *618:10 *618:15 10.225 
4 *618:15 *618:16 94.29 
5 *618:16 wbs_dat_o[19] 12.635 
*END

*D_NET *619 0.307286
*CONN
*P wbs_dat_o[1] O
*I *646:dout[1] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[1] 0.000654299
2 *646:dout[1] 0.000263466
3 *619:16 0.00871349
4 *619:15 0.00883596
5 *619:10 0.01473
6 *619:9 0.0142167
7 *619:15 wbs_dat_o[28] 0
8 *619:16 *620:13 0.00216991
9 *619:16 *622:10 0.000218061
10 *619:16 *624:10 0.000575953
11 *619:16 *625:10 0.000853376
12 *619:16 *626:10 0.00322505
13 *619:16 *627:10 0.000267785
14 *619:16 *633:10 0.00135619
15 *619:16 *635:10 0.0335509
16 *619:16 *636:10 0
17 *619:16 *637:10 0
18 *619:16 *638:10 0
19 *619:16 *639:10 0
20 *646:dat[12] *619:15 0
21 *124:16 *619:10 0.0220241
22 *542:10 *619:16 0.00937586
23 *562:8 *619:10 0.0806908
24 *568:13 *619:16 0.00199584
25 *611:16 *619:16 0.00537018
26 *615:10 *619:10 0.0910748
27 *615:16 *619:16 0.00712283
*RES
1 *646:dout[1] *619:9 6.2075 
2 *619:9 *619:10 838.11 
3 *619:10 *619:15 14.815 
4 *619:15 *619:16 375.465 
5 *619:16 wbs_dat_o[1] 13.655 
*END

*D_NET *620 0.261077
*CONN
*P wbs_dat_o[20] O
*I *646:dout[20] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[20] 0.000835312
2 *646:dout[20] 0
3 *620:13 0.00187345
4 *620:10 0.00202573
5 *620:5 0.0494217
6 *620:4 0.0484341
7 *620:13 *621:10 0.000595807
8 *620:13 *622:10 0.00127556
9 *620:13 *639:10 0.000438382
10 *646:dat[30] *620:5 0.0292929
11 *139:10 *620:5 0.00235905
12 *592:7 *620:10 0
13 *610:5 *620:5 0.117202
14 *614:10 *620:5 0.0037965
15 *615:16 *620:13 0.00135624
16 *619:16 *620:13 0.00216991
*RES
1 *646:dout[20] *620:4 0.5 
2 *620:4 *620:5 203.243 
3 *620:5 *620:10 16.5025 
4 *620:10 *620:13 48.68 
5 *620:13 wbs_dat_o[20] 12.165 
*END

*D_NET *621 0.326961
*CONN
*P wbs_dat_o[21] O
*I *646:dout[21] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[21] 0.000860946
2 *646:dout[21] 0.000866129
3 *621:10 0.0227567
4 *621:9 0.0227619
5 *621:10 *622:10 0.134531
6 *621:10 *623:10 0.000912612
7 *621:10 *627:10 0.0283332
8 *621:10 *639:10 0.115291
9 *615:15 wbs_dat_o[21] 5.12869e-05
10 *620:13 *621:10 0.000595807
*RES
1 *646:dout[21] *621:9 15.9875 
2 *621:9 *621:10 1251.42 
3 *621:10 wbs_dat_o[21] 14.93 
*END

*D_NET *622 0.341591
*CONN
*P wbs_dat_o[22] O
*I *646:dout[22] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[22] 0.000720916
2 *646:dout[22] 0.000883413
3 *622:10 0.0189822
4 *622:9 0.0191447
5 *622:10 *623:10 0.000748219
6 *622:10 *624:10 0.133375
7 *622:10 *627:10 0.000314132
8 *622:10 *628:10 0.0309115
9 *646:dat[7] wbs_dat_o[22] 0.00048636
10 *619:16 *622:10 0.000218061
11 *620:13 *622:10 0.00127556
12 *621:10 *622:10 0.134531
*RES
1 *646:dout[22] *622:9 16.2425 
2 *622:9 *622:10 1253.83 
3 *622:10 wbs_dat_o[22] 14.675 
*END

*D_NET *623 0.351426
*CONN
*P wbs_dat_o[23] O
*I *646:dout[23] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[23] 0.000923899
2 *646:dout[23] 0.000837217
3 *623:10 0.0599181
4 *623:9 0.0598314
5 *623:10 *624:10 0.000493804
6 *623:10 *625:10 0.00026777
7 *623:10 *627:10 0.133045
8 *623:10 *630:10 0.0200355
9 *623:10 *636:10 0.023511
10 *623:10 *637:10 0.0260161
11 *623:10 *638:10 0.0241419
12 *623:10 *639:10 0.000743556
13 *646:dat[8] wbs_dat_o[23] 0
14 *125:10 *623:10 0
15 *613:10 *623:10 0
16 *621:10 *623:10 0.000912612
17 *622:10 *623:10 0.000748219
*RES
1 *646:dout[23] *623:9 14.105 
2 *623:9 *623:10 212.245 
3 *623:10 wbs_dat_o[23] 13.8125 
*END

*D_NET *624 0.340015
*CONN
*P wbs_dat_o[24] O
*I *646:dout[24] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[24] 0.000858303
2 *646:dout[24] 0.000893856
3 *624:10 0.0194632
4 *624:9 0.0194988
5 *624:10 *625:10 0.135405
6 *624:10 *627:10 0.000341094
7 *624:10 *628:10 0.0291107
8 *619:16 *624:10 0.000575953
9 *622:10 *624:10 0.133375
10 *623:10 *624:10 0.000493804
*RES
1 *646:dout[24] *624:9 16.4975 
2 *624:9 *624:10 1259.01 
3 *624:10 wbs_dat_o[24] 14.42 
*END

*D_NET *625 0.344649
*CONN
*P wbs_dat_o[25] O
*I *646:dout[25] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[25] 0.000821643
2 *646:dout[25] 0.00091114
3 *625:10 0.0190919
4 *625:9 0.0191814
5 *625:10 *626:10 0.135669
6 *625:10 *627:10 0.000314605
7 *625:10 *628:10 0.000550705
8 *625:10 *631:10 0.031583
9 *619:16 *625:10 0.000853376
10 *623:10 *625:10 0.00026777
11 *624:10 *625:10 0.135405
*RES
1 *646:dout[25] *625:9 16.7525 
2 *625:9 *625:10 1261.77 
3 *625:10 wbs_dat_o[25] 14.165 
*END

*D_NET *626 0.342873
*CONN
*P wbs_dat_o[26] O
*I *646:dout[26] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[26] 0.000792658
2 *646:dout[26] 0.000928423
3 *626:10 0.0190784
4 *626:9 0.0192142
5 *626:10 *627:10 0.000290025
6 *626:10 *628:10 0.000599195
7 *626:10 *629:10 0.133055
8 *626:10 *631:10 0.0293304
9 *626:10 *635:10 0.000655048
10 *618:15 wbs_dat_o[26] 3.54125e-05
11 *619:16 *626:10 0.00322505
12 *625:10 *626:10 0.135669
*RES
1 *646:dout[26] *626:9 17.0075 
2 *626:9 *626:10 1264.19 
3 *626:10 wbs_dat_o[26] 13.91 
*END

*D_NET *627 0.386643
*CONN
*P wbs_dat_o[27] O
*I *646:dout[27] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[27] 0.00089109
2 *646:dout[27] 0.000806215
3 *627:10 0.0286604
4 *627:9 0.0285755
5 *627:10 *628:10 0.13873
6 *627:10 *635:10 0.000197928
7 *627:10 *639:10 0.0258763
8 *646:dat[11] wbs_dat_o[27] 0
9 *125:10 *627:10 0
10 *613:10 *627:10 0
11 *619:16 *627:10 0.000267785
12 *621:10 *627:10 0.0283332
13 *622:10 *627:10 0.000314132
14 *623:10 *627:10 0.133045
15 *624:10 *627:10 0.000341094
16 *625:10 *627:10 0.000314605
17 *626:10 *627:10 0.000290025
*RES
1 *646:dout[27] *627:9 13.58 
2 *627:9 *627:10 214.11 
3 *627:10 wbs_dat_o[27] 13.3025 
*END

*D_NET *628 0.396923
*CONN
*P wbs_dat_o[28] O
*I *646:dout[28] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[28] 0.000856892
2 *646:dout[28] 0.000875958
3 *628:10 0.0282614
4 *628:9 0.0282804
5 *628:10 *629:10 0.000255063
6 *628:10 *631:10 0.137512
7 *628:10 *633:10 0.000405289
8 *628:10 *634:10 0.000203278
9 *628:10 *635:10 0.000371124
10 *125:10 *628:10 0
11 *613:10 *628:10 0
12 *619:15 wbs_dat_o[28] 0
13 *622:10 *628:10 0.0309115
14 *624:10 *628:10 0.0291107
15 *625:10 *628:10 0.000550705
16 *626:10 *628:10 0.000599195
17 *627:10 *628:10 0.13873
*RES
1 *646:dout[28] *628:9 14.435 
2 *628:9 *628:10 214.518 
3 *628:10 wbs_dat_o[28] 12.7925 
*END

*D_NET *629 0.331201
*CONN
*P wbs_dat_o[29] O
*I *646:dout[29] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[29] 0.000810754
2 *646:dout[29] 0.000934515
3 *629:10 0.0279092
4 *629:9 0.028033
5 *629:10 *631:10 0.000314114
6 *629:10 *632:10 0.0430701
7 *629:10 *635:10 0.0968193
8 *646:dat[13] wbs_dat_o[29] 0
9 *626:10 *629:10 0.133055
10 *628:10 *629:10 0.000255063
*RES
1 *646:dout[29] *629:9 16.9175 
2 *629:9 *629:10 1272.12 
3 *629:10 wbs_dat_o[29] 13.655 
*END

*D_NET *630 0.240447
*CONN
*P wbs_dat_o[2] O
*I *646:dout[2] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[2] 0.000825516
2 *646:dout[2] 0.000811897
3 *630:10 0.0453131
4 *630:9 0.0452995
5 *630:10 *636:10 0.124872
6 *630:10 *645:8 0
7 *646:dat[5] *630:10 0.00206439
8 *646:rst *630:10 0.000579284
9 *542:10 *630:10 0
10 *579:8 *630:10 0
11 *587:8 *630:10 0.000645177
12 *587:14 *630:10 0
13 *588:8 *630:10 0
14 *590:16 *630:10 0
15 *594:8 *630:10 0
16 *596:16 *630:10 0
17 *618:10 *630:10 0
18 *623:10 *630:10 0.0200355
*RES
1 *646:dout[2] *630:9 14.7125 
2 *630:9 *630:10 1211.4 
3 *630:10 wbs_dat_o[2] 16.205 
*END

*D_NET *631 0.396909
*CONN
*P wbs_dat_o[30] O
*I *646:dout[30] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[30] 0.000818564
2 *646:dout[30] 0.000917935
3 *631:10 0.0279688
4 *631:9 0.0280682
5 *631:10 *632:10 0.13945
6 *631:10 *633:10 0.000314586
7 *631:10 *634:10 0.000290008
8 *631:10 *635:10 0.000341074
9 *613:10 *631:10 0
10 *625:10 *631:10 0.031583
11 *626:10 *631:10 0.0293304
12 *628:10 *631:10 0.137512
13 *629:10 *631:10 0.000314114
*RES
1 *646:dout[30] *631:9 15.635 
2 *631:9 *631:10 215.275 
3 *631:10 wbs_dat_o[30] 12.2825 
*END

*D_NET *632 0.371209
*CONN
*P wbs_dat_o[31] O
*I *646:dout[31] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[31] 0.000784595
2 *646:dout[31] 0.000945661
3 *632:10 0.0433269
4 *632:9 0.043488
5 *632:10 *633:10 0.0201366
6 *632:10 *634:10 0.0324234
7 *632:10 *635:10 0.0212773
8 *613:10 *632:10 0.0263066
9 *617:10 *632:10 0
10 *629:10 *632:10 0.0430701
11 *631:10 *632:10 0.13945
*RES
1 *646:dout[31] *632:9 16.145 
2 *632:9 *632:10 215.683 
3 *632:10 wbs_dat_o[31] 11.7725 
*END

*D_NET *633 0.319738
*CONN
*P wbs_dat_o[3] O
*I *646:dout[3] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[3] 0.000653906
2 *646:dout[3] 0.00105954
3 *633:10 0.0184442
4 *633:9 0.0188498
5 *633:10 *634:10 0.129459
6 *633:10 *635:10 0.128036
7 *554:8 *633:10 0
8 *568:13 *633:10 0.00102326
9 *619:16 *633:10 0.00135619
10 *628:10 *633:10 0.000405289
11 *631:10 *633:10 0.000314586
12 *632:10 *633:10 0.0201366
*RES
1 *646:dout[3] *633:9 17.7725 
2 *633:9 *633:10 1209.33 
3 *633:10 wbs_dat_o[3] 13.145 
*END

*D_NET *634 0.259273
*CONN
*P wbs_dat_o[4] O
*I *646:dout[4] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[4] 0.000621829
2 *646:dout[4] 0.00107459
3 *634:10 0.0413398
4 *634:9 0.0417926
5 *634:10 *635:10 0.00101396
6 *545:8 *634:10 0
7 *546:8 *634:10 0
8 *554:8 *634:10 0
9 *572:8 *634:10 0
10 *613:16 *634:10 0.000836878
11 *618:16 *634:10 0.0102181
12 *628:10 *634:10 0.000203278
13 *631:10 *634:10 0.000290008
14 *632:10 *634:10 0.0324234
15 *633:10 *634:10 0.129459
*RES
1 *646:dout[4] *634:9 18.0275 
2 *634:9 *634:10 1207.6 
3 *634:10 wbs_dat_o[4] 12.89 
*END

*D_NET *635 0.321189
*CONN
*P wbs_dat_o[5] O
*I *646:dout[5] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[5] 0.000663455
2 *646:dout[5] 0.00103793
3 *635:10 0.0184254
4 *635:9 0.0187999
5 *619:16 *635:10 0.0335509
6 *626:10 *635:10 0.000655048
7 *627:10 *635:10 0.000197928
8 *628:10 *635:10 0.000371124
9 *629:10 *635:10 0.0968193
10 *631:10 *635:10 0.000341074
11 *632:10 *635:10 0.0212773
12 *633:10 *635:10 0.128036
13 *634:10 *635:10 0.00101396
*RES
1 *646:dout[5] *635:9 17.5175 
2 *635:9 *635:10 1210.36 
3 *635:10 wbs_dat_o[5] 13.4 
*END

*D_NET *636 0.319882
*CONN
*P wbs_dat_o[6] O
*I *646:dout[6] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[6] 0.000820587
2 *646:dout[6] 0.000825882
3 *636:10 0.0197688
4 *636:9 0.0197741
5 *636:10 *637:10 0.130309
6 *542:10 *636:10 0
7 *619:16 *636:10 0
8 *623:10 *636:10 0.023511
9 *630:10 *636:10 0.124872
*RES
1 *646:dout[6] *636:9 14.9675 
2 *636:9 *636:10 1212.78 
3 *636:10 wbs_dat_o[6] 15.95 
*END

*D_NET *637 0.326156
*CONN
*P wbs_dat_o[7] O
*I *646:dout[7] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[7] 0.000811229
2 *646:dout[7] 0.000839705
3 *637:10 0.01877
4 *637:9 0.0187985
5 *637:10 *638:10 0.130611
6 *619:16 *637:10 0
7 *623:10 *637:10 0.0260161
8 *636:10 *637:10 0.130309
*RES
1 *646:dout[7] *637:9 15.2225 
2 *637:9 *637:10 1215.19 
3 *637:10 wbs_dat_o[7] 15.695 
*END

*D_NET *638 0.324931
*CONN
*P wbs_dat_o[8] O
*I *646:dout[8] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[8] 0.000797366
2 *646:dout[8] 0.000855768
3 *638:10 0.0187971
4 *638:9 0.0188555
5 *638:10 *639:10 0.130872
6 *619:16 *638:10 0
7 *623:10 *638:10 0.0241419
8 *637:10 *638:10 0.130611
*RES
1 *646:dout[8] *638:9 15.4775 
2 *638:9 *638:10 1217.95 
3 *638:10 wbs_dat_o[8] 15.44 
*END

*D_NET *639 0.3186
*CONN
*P wbs_dat_o[9] O
*I *646:dout[9] O *D Wishbone_VGA_controller
*CAP
1 wbs_dat_o[9] 0.00078776
2 *646:dout[9] 0.000873001
3 *639:10 0.0211706
4 *639:9 0.0212559
5 *611:16 *639:10 0.000624277
6 *615:16 *639:10 0.000666835
7 *619:16 *639:10 0
8 *620:13 *639:10 0.000438382
9 *621:10 *639:10 0.115291
10 *623:10 *639:10 0.000743556
11 *627:10 *639:10 0.0258763
12 *638:10 *639:10 0.130872
*RES
1 *646:dout[9] *639:9 15.7325 
2 *639:9 *639:10 1220.37 
3 *639:10 wbs_dat_o[9] 15.185 
*END

*D_NET *644 0.0246995
*CONN
*P wbs_stb_i I
*I *646:stb I *D Wishbone_VGA_controller
*CAP
1 wbs_stb_i 0.000675668
2 *646:stb 0.00098684
3 *644:8 0.00233318
4 *644:7 0.00202201
5 *542:10 *644:8 0.00963654
6 *575:8 *644:8 0.000830211
7 *576:8 *644:8 0.00821502
*RES
1 wbs_stb_i *644:7 14.165 
2 *644:7 *644:8 88.77 
3 *644:8 *646:stb 18.3425 
*END

*D_NET *645 0.0201749
*CONN
*P wbs_we_i I
*I *646:we I *D Wishbone_VGA_controller
*CAP
1 wbs_we_i 0.000945527
2 *646:we 0.00151602
3 *645:8 0.00537535
4 *645:7 0.00480486
5 *646:rst *645:8 0
6 *125:10 *646:we 0.000523866
7 *125:10 *645:8 0.00283015
8 *126:10 *646:we 0.000666201
9 *126:10 *645:8 0.00104317
10 *570:10 *646:we 0.00142557
11 *576:14 *646:we 0.0010442
12 *630:10 *645:8 0
*RES
1 wbs_we_i *645:7 18.755 
2 *645:7 *645:8 74.1075 
3 *645:8 *646:we 39.8 
*END
