verilog xil_defaultlib -i "../../../../../../../data/rsb/busdef" --include "/home/ishfisav/Desktop/amd2025.2/2025.2/data/xilinx_vip/include" --include "../../../../eth_1G.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../eth_1G.gen/sources_1/bd/design_1/ipshared/a0fe/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
