;redcode
;assert 1
	SPL 0, <502
	CMP -279, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #300, 692
	MOV #300, 692
	SUB @0, 0
	JMP 40, <0
	ADD 34, 849
	DJN -279, @-127
	SUB <0, @2
	SPL 4, <802
	SUB 0, 200
	SUB @0, 0
	DJN -1, @-20
	MOV -7, <-20
	SUB 0, 409
	JMZ <403, 6
	ADD #0, -56
	SUB 0, 200
	SUB @0, 0
	JMN -7, @-20
	SUB @0, @2
	JMZ 0, 20
	MOV 271, 60
	SUB 0, 0
	ADD 0, 0
	ADD 0, 0
	ADD 34, 9
	ADD 800, 40
	SUB 0, 20
	SUB 0, 20
	SUB 170, 103
	SUB #12, @800
	MOV 203, 20
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SUB @127, 106
	SPL 0, 20
	JMZ <403, 6
	SPL -279, @-127
	SPL 4, <802
	SPL 4, <802
	SPL -1, @-2
	JMZ <403, 6
	SUB 12, @10
	SPL -0, <560
	DJN -800, <-80
	DJN -800, <-80
	DJN -800, <-80
