# do reg2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/reg2.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:43 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/reg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg2
# -- Compiling architecture ejemplo of reg2
# End time: 16:00:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:43 on May 10,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg2_vhd_tst
# -- Compiling architecture reg2_arch of reg2_vhd_tst
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht(69): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht(81): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/reg2_explicito/simulation/modelsim/reg2.vht(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:00:43 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  reg2_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" reg2_vhd_tst 
# Start time: 16:00:44 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reg2_vhd_tst(reg2_arch)
# Loading work.reg2(ejemplo)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 70 ns
# End time: 16:01:50 on May 10,2021, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
