{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598047011452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598047011459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 22 03:26:51 2020 " "Processing started: Sat Aug 22 03:26:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598047011459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598047011459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32_Pipeline -c MIPS32_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32_Pipeline -c MIPS32_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598047011459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598047012228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598047012228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32_Pipeline " "Found entity 1: MIPS32_Pipeline" {  } { { "MIPS32_Pipeline.v" "" { Text "C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598047025553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598047025553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32_pipeline_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32_pipeline_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32_Pipeline_test " "Found entity 1: MIPS32_Pipeline_test" {  } { { "MIPS32_Pipeline_test.v" "" { Text "C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598047025560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598047025560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32_Pipeline " "Elaborating entity \"MIPS32_Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598047025596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TAKEN_BRANCH1 MIPS32_Pipeline.v(16) " "Verilog HDL or VHDL warning at MIPS32_Pipeline.v(16): object \"TAKEN_BRANCH1\" assigned a value but never read" {  } { { "MIPS32_Pipeline.v" "" { Text "C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598047025603 "|MIPS32_Pipeline"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIPS32_Pipeline.v(83) " "Verilog HDL Case Statement information at MIPS32_Pipeline.v(83): all case item expressions in this case statement are onehot" {  } { { "MIPS32_Pipeline.v" "" { Text "C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598047025608 "|MIPS32_Pipeline"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIPS32_Pipeline.v(120) " "Verilog HDL Case Statement information at MIPS32_Pipeline.v(120): all case item expressions in this case statement are onehot" {  } { { "MIPS32_Pipeline.v" "" { Text "C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598047025610 "|MIPS32_Pipeline"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIPS32_Pipeline.v(131) " "Verilog HDL Case Statement information at MIPS32_Pipeline.v(131): all case item expressions in this case statement are onehot" {  } { { "MIPS32_Pipeline.v" "" { Text "C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v" 131 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598047025612 "|MIPS32_Pipeline"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "272 " "272 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598047026250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598047026353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598047026353 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk2 " "No output dependent on input pin \"clk2\"" {  } { { "MIPS32_Pipeline.v" "" { Text "C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598047026391 "|MIPS32_Pipeline|clk2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk1 " "No output dependent on input pin \"clk1\"" {  } { { "MIPS32_Pipeline.v" "" { Text "C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598047026391 "|MIPS32_Pipeline|clk1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598047026391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598047026392 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598047026392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598047026392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598047026409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 22 03:27:06 2020 " "Processing ended: Sat Aug 22 03:27:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598047026409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598047026409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598047026409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598047026409 ""}
