
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version B-2008.09-SP3 for amd64 -- Jan 19, 2009
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list and2.v decoder2_4.v dff.v fifo_ctr.v fifo_reg.v fifo.v mux2_1_16bit.v mux2_1.v mux4_1_16bit.v mux4_1_64bit.v mux4_1.v nand2.v nor2.v not1.v or2.v reg_16bit.v reg_64bit.v statereg.v  ]
and2.v decoder2_4.v dff.v fifo_ctr.v fifo_reg.v fifo.v mux2_1_16bit.v mux2_1.v mux4_1_16bit.v mux4_1_64bit.v mux4_1.v nand2.v nor2.v not1.v or2.v reg_16bit.v reg_64bit.v statereg.v
set my_toplevel fifo
fifo
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Searching for ./and2.v
Searching for ./decoder2_4.v
Searching for ./dff.v
Searching for ./fifo_ctr.v
Searching for ./fifo_reg.v
Searching for ./fifo.v
Searching for ./mux2_1_16bit.v
Searching for ./mux2_1.v
Searching for ./mux4_1_16bit.v
Searching for ./mux4_1_64bit.v
Searching for ./mux4_1.v
Searching for ./nand2.v
Searching for ./nor2.v
Searching for ./not1.v
Searching for ./or2.v
Searching for ./reg_16bit.v
Searching for ./reg_64bit.v
Searching for ./statereg.v
Compiling source file ./and2.v
Compiling source file ./decoder2_4.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./fifo_ctr.v
Compiling source file ./fifo_reg.v
Compiling source file ./fifo.v
Compiling source file ./mux2_1_16bit.v
Compiling source file ./mux2_1.v
Compiling source file ./mux4_1_16bit.v
Compiling source file ./mux4_1_64bit.v
Compiling source file ./mux4_1.v
Compiling source file ./nand2.v
Compiling source file ./nor2.v
Compiling source file ./not1.v
Compiling source file ./or2.v
Compiling source file ./reg_16bit.v
Compiling source file ./reg_64bit.v
Compiling source file ./statereg.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fifo'.
Information: Building the design 'fifo_ctr'. (HDL-193)

Inferred memory devices in process
	in routine fifo_ctr line 19 in file
		'./fifo_ctr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       err_reg       |   Latch   |   1   |  N  | N  | Y  | N  | -  | -  | -  |
|  fifo_counter_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fifo_counter_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_ctr line 35 in file
		'./fifo_ctr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rp_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       wp_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'statereg'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fifo_reg'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder2_4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'and2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg_64bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4_1_64bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4_1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux2_1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux2_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'not1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nand2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nor2'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'fifo'.
{fifo}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : fifo
Version: B-2008.09-SP3
Date   : Thu Mar 10 23:22:42 2016
****************************************

Information: This design contains unmapped logic. (RPT-7)

fifo
    fifo_ctr
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
    fifo_reg
        GTECH_NOT                                gtech
        and2
            GTECH_AND2                           gtech
        decoder2_4
            GTECH_NOT                            gtech
            and2
                ...
        mux4_1_64bit
            mux4_1_16bit
                mux4_1
                    mux2_1
                        nand2
                            GTECH_AND2           gtech
                            GTECH_NOT            gtech
                        nor2
                            GTECH_NOT            gtech
                            GTECH_OR2            gtech
                        not1
                            GTECH_NOT            gtech
        reg_64bit
            reg_16bit
                dff
                    GTECH_BUF                    gtech
                    GTECH_NOT                    gtech
                mux2_1_16bit
                    mux2_1
                        ...
    statereg
        dff
            ...
1
link

  Linking design 'fifo'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Removing uniquified design 'dff'.
Removing uniquified design 'and2'.
Removing uniquified design 'reg_64bit'.
Removing uniquified design 'reg_16bit'.
Removing uniquified design 'mux4_1_16bit'.
Removing uniquified design 'mux2_1_16bit'.
Removing uniquified design 'mux4_1'.
Removing uniquified design 'mux2_1'.
Removing uniquified design 'not1'.
Removing uniquified design 'nand2'.
Removing uniquified design 'nor2'.
  Uniquified 259 instances of design 'dff'.
  Uniquified 9 instances of design 'and2'.
  Uniquified 4 instances of design 'reg_64bit'.
  Uniquified 16 instances of design 'reg_16bit'.
  Uniquified 4 instances of design 'mux4_1_16bit'.
  Uniquified 16 instances of design 'mux2_1_16bit'.
  Uniquified 64 instances of design 'mux4_1'.
  Uniquified 448 instances of design 'mux2_1'.
  Uniquified 1792 instances of design 'not1'.
  Uniquified 896 instances of design 'nand2'.
  Uniquified 448 instances of design 'nor2'.
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -map_effort low  -area_effort low
Warning: The compile -map_effort low is obsolete. Setting this variable now defaults to compile -map_effort medium. Please update your script accordingly. (OPT-1303)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'fifo'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | B-2008.09-DWBB_0901
                                                               |     *     |
| Licensed DW Building Blocks             |                    |           |
============================================================================


Information: There are 17 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'not1_0'
  Processing 'nor2_0'
  Processing 'nand2_0'
  Processing 'mux2_1_0'
  Processing 'mux4_1_0'
  Processing 'mux4_1_16bit_0'
  Processing 'mux4_1_64bit'
  Processing 'mux2_1_16bit_0'
  Processing 'dff_0'
  Processing 'reg_16bit_0'
  Processing 'reg_64bit_0'
  Processing 'and2_4'
  Processing 'decoder2_4'
  Processing 'fifo_reg'
  Processing 'statereg'
  Processing 'fifo_ctr'
Information: The register 'err_reg' is a constant and will be removed. (OPT-1206)
  Processing 'fifo'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   10407.7      0.00       0.0       4.2                          
    0:00:06   10407.7      0.00       0.0       4.2                          

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   10460.2      0.00       0.0       4.2                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   10460.2      0.00       0.0       4.2                          
    0:00:08   11014.5      0.00       0.0       3.0 fifo_reg/mux0/mux2/mux11/mod3/mod2/out
    0:00:08   11536.3      0.00       0.0       1.9 fifo_reg/reg1/reg_16bit_0/mod16/mux14/mod2/out
    0:00:08   12058.2      0.00       0.0       0.8 fifo_reg/reg3/reg_16bit_1/mod16/mux9/mod2/out
    0:00:09   13309.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   13309.8      0.00       0.0       0.0                          
    0:00:09   13309.8      0.00       0.0       0.0                          
    0:00:10   12512.0      0.00       0.0       0.0                          
    0:00:10   12436.9      0.00       0.0       0.0                          
    0:00:10   12421.4      0.00       0.0       0.0                          
    0:00:10   12410.2      0.00       0.0       0.0                          
    0:00:10   12410.2      0.00       0.0       0.0                          
    0:00:10   12410.2      0.00       0.0       0.0                          
    0:00:10   12410.2      0.00       0.0       0.0                          
    0:00:10   11428.9      0.00       0.0       0.0                          
    0:00:10   11321.9      0.00       0.0       0.0                          
    0:00:10   11321.9      0.00       0.0       0.0                          
    0:00:10   11321.9      0.00       0.0       0.0                          
    0:00:10   11321.9      0.00       0.0       0.0                          
    0:00:10   11321.9      0.00       0.0       0.0                          
    0:00:10   11321.9      0.00       0.0       0.0                          
    0:00:10   11321.9      0.00       0.0       0.0                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'

  Optimization Complete
  ---------------------
1
check_design -summary
Warning: In design 'fifo', there is 1 cell that doesn't drive any nets. (LINT-30)
Warning: In design 'fifo', there is 1 net with no loads. (LINT-30)
Warning: In design 'fifo', there is 1 submodule connected to power or ground. (LINT-30)
Warning: In design 'fifo', there is 1 output port connected directly to power or ground. (LINT-30)
Warning: In design 'fifo_ctr', there is 1 output port connected directly to power or ground. (LINT-30)
Warning: In design 'fifo_reg', there is 1 port not connected to any nets. (LINT-30)

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : fifo
Version: B-2008.09-SP3
Date   : Thu Mar 10 23:22:56 2016
****************************************


   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   fifo_ctr/fifo_counter<0>     0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/fifo_counter<1>     0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/fifo_counter<2>     0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n7                  0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n8                  0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n9                  0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n11                 0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n18                 0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n22                 0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n55                 0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n56                 0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n57                 0.00           0.00           0.00  (VIOLATED: increase signficant digits)
   fifo_ctr/n58                 0.00           0.00           0.00  (VIOLATED: increase signficant digits)


1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
fifo.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/y/u/yudong/private/cs552/coll/cs552/hw4/hw4_2/hw3_3/synth/fifo.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
fifo.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/fifo.ddc'.
1
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Thank you...
