 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: CPLD_top                            Date:  8- 8-2018,  1:46PM
Device Used: XC9536XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
8  /36  ( 22%) 15  /180  (  8%) 13 /108 ( 12%)   2  /36  (  6%) 14 /34  ( 41%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           4/18        5/54        5/90      10/17
FB2           4/18        8/54       10/90       4/17
             -----       -----       -----      -----    
              8/36       13/108      15/180     14/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'ENABLE' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    7           7    |  I/O              :    11      28
Output        :    6           6    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     14          14

** Power Data **

There are 8 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CPLD_top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ENABLE' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'FAST_CLK' based upon the LOC
   constraint 'P44'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'SLOW_CLK' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'SLOW_CLK_IBUF' is ignored. Most likely the signal is gated and therefore
   cannot be used as a global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'FAST_CLK_IBUF' is ignored. Most likely the signal is gated and therefore
   cannot be used as a global control signal.
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal                                      Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                        Pts   Inps          No.  Type    Use     Mode Rate State
ADC_CLK                                     1     2     FB1_2   41   I/O     O       STD  FAST 
RAM_READ_OUT                                1     1     FB1_10  6    I/O     O       STD  FAST 
CLEAR_COUNT                                 2     2     FB2_8   31   I/O     O       STD  SLOW 
ENABLE_COUNT                                2     2     FB2_9   30   I/O     O       STD  SLOW 
COUNTER_CLK                                 2     3     FB2_10  29   I/O     O       STD  FAST 
FILL_COMPLETE                               4     4     FB2_11  28   I/O     O       STD  SLOW SET

** 2 Buried Nodes **

Signal                                      Total Total Loc     Pwr  Reg Init
Name                                        Pts   Inps          Mode State
READY                                       1     1     FB1_17  STD  RESET
FILL_COMPLETE_OBUF/FILL_COMPLETE_OBUF_CLKF  2     2     FB1_18  STD  

** 8 Inputs **

Signal                                      Loc     Pin  Pin     Pin     
Name                                                No.  Type    Use     
SLOW_CLK                                    FB1_3   43   GCK/I/O I
FAST_CLK                                    FB1_5   44   GCK/I/O I
FORCE                                       FB1_6   2    I/O     I
ENABLE                                      FB1_7   1    GCK/I/O GCK
RAM_READ_IN                                 FB1_8   3    I/O     I
EDGE_SW                                     FB1_9   5    I/O     I
RAM_FULL                                    FB1_11  7    I/O     I
TRIGGER_IN                                  FB1_13  12   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     
ADC_CLK               1       0     0   4     FB1_2   41    I/O     O
(unused)              0       0     0   5     FB1_3   43    GCK/I/O I
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0     0   5     FB1_5   44    GCK/I/O I
(unused)              0       0     0   5     FB1_6   2     I/O     I
(unused)              0       0     0   5     FB1_7   1     GCK/I/O GCK
(unused)              0       0     0   5     FB1_8   3     I/O     I
(unused)              0       0     0   5     FB1_9   5     I/O     I
RAM_READ_OUT          1       0     0   4     FB1_10  6     I/O     O
(unused)              0       0     0   5     FB1_11  7     I/O     I
(unused)              0       0     0   5     FB1_12  8     I/O     
(unused)              0       0     0   5     FB1_13  12    I/O     I
(unused)              0       0     0   5     FB1_14  13    I/O     
(unused)              0       0     0   5     FB1_15  14    I/O     
(unused)              0       0     0   5     FB1_16  16    I/O     
READY                 1       0     0   4     FB1_17  18    I/O     (b)
FILL_COMPLETE_OBUF/FILL_COMPLETE_OBUF_CLKF
                      2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: EDGE_SW            3: RAM_FULL           5: TRIGGER_IN 
  2: FAST_CLK           4: RAM_READ_IN      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ADC_CLK              .X.X.................................... 2
RAM_READ_OUT         ...X.................................... 1
READY                ..X..................................... 1
FILL_COMPLETE_OBUF/FILL_COMPLETE_OBUF_CLKF 
                     X...X................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     
(unused)              0       0     0   5     FB2_2   38    I/O     
(unused)              0       0     0   5     FB2_3   36    GTS/I/O 
(unused)              0       0     0   5     FB2_4   37    I/O     
(unused)              0       0     0   5     FB2_5   34    GTS/I/O 
(unused)              0       0     0   5     FB2_6   33    GSR/I/O 
(unused)              0       0     0   5     FB2_7   32    I/O     
CLEAR_COUNT           2       0     0   3     FB2_8   31    I/O     O
ENABLE_COUNT          2       0     0   3     FB2_9   30    I/O     O
COUNTER_CLK           2       0     0   3     FB2_10  29    I/O     O
FILL_COMPLETE         4       0     0   1     FB2_11  28    I/O     O
(unused)              0       0     0   5     FB2_12  27    I/O     
(unused)              0       0     0   5     FB2_13  23    I/O     
(unused)              0       0     0   5     FB2_14  22    I/O     
(unused)              0       0     0   5     FB2_15  21    I/O     
(unused)              0       0     0   5     FB2_16  20    I/O     
(unused)              0       0     0   5     FB2_17  19    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: FAST_CLK                                     4: FORCE              7: READY 
  2: FILL_COMPLETE                                5: RAM_FULL           8: SLOW_CLK 
  3: FILL_COMPLETE_OBUF/FILL_COMPLETE_OBUF_CLKF   6: RAM_READ_IN      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CLEAR_COUNT          .X...X.................................. 2
ENABLE_COUNT         .X...X.................................. 2
COUNTER_CLK          X....X.X................................ 3
FILL_COMPLETE        ..XXX.X................................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


ADC_CLK <= NOT ((NOT FAST_CLK AND NOT RAM_READ_IN));


CLEAR_COUNT <= NOT (FILL_COMPLETE
	 XOR 
CLEAR_COUNT <= NOT (RAM_READ_IN);


COUNTER_CLK <= ((FAST_CLK AND NOT RAM_READ_IN)
	OR (RAM_READ_IN AND SLOW_CLK));


ENABLE_COUNT <= FILL_COMPLETE
	 XOR 
ENABLE_COUNT <= RAM_READ_IN;

FDCPE_FILL_COMPLETE: FDCPE port map (FILL_COMPLETE,NOT READY,FILL_COMPLETE_OBUF/FILL_COMPLETE_OBUF_CLKF,FORCE,NOT RAM_FULL);


FILL_COMPLETE_OBUF/FILL_COMPLETE_OBUF_CLKF <= EDGE_SW
	 XOR 
FILL_COMPLETE_OBUF/FILL_COMPLETE_OBUF_CLKF <= TRIGGER_IN;


RAM_READ_OUT <= NOT RAM_READ_IN;

FDCPE_READY: FDCPE port map (READY,'1',ENABLE,NOT RAM_FULL,'0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9536XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 ENABLE                           23 PGND                          
  2 FORCE                            24 TDO                           
  3 RAM_READ_IN                      25 GND                           
  4 GND                              26 VCC                           
  5 EDGE_SW                          27 PGND                          
  6 RAM_READ_OUT                     28 FILL_COMPLETE                 
  7 RAM_FULL                         29 COUNTER_CLK                   
  8 PGND                             30 ENABLE_COUNT                  
  9 TDI                              31 CLEAR_COUNT                   
 10 TMS                              32 PGND                          
 11 TCK                              33 PGND                          
 12 TRIGGER_IN                       34 PGND                          
 13 PGND                             35 VCC                           
 14 PGND                             36 PGND                          
 15 VCC                              37 PGND                          
 16 PGND                             38 PGND                          
 17 GND                              39 PGND                          
 18 PGND                             40 PGND                          
 19 PGND                             41 ADC_CLK                       
 20 PGND                             42 PGND                          
 21 PGND                             43 SLOW_CLK                      
 22 PGND                             44 FAST_CLK                      


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : ON
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
