$date
	Sun Apr  3 04:59:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_sub_1_bit_tb $end
$var wire 1 ! dif $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module uut $end
$var wire 1 $ X $end
$var wire 1 % Y $end
$var wire 1 ! dif $end
$var wire 1 " vaiUm $end
$var wire 1 # vemUm $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#50000
0"
0!
0#
0%
0$
#100000
1"
1!
1#
#150000
0#
1%
#200000
0!
1#
#250000
0"
1!
0#
0%
1$
#300000
0!
1#
#350000
0#
1%
#400000
1"
1!
1#
#450000
