# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_Proj.srcs/sources_1/new/baud_gen.vhd" \
"../../../../UART_Proj.srcs/sources_1/new/classifier.vhd" \
"../../../../UART_Proj.srcs/sources_1/new/interface_fifo.vhd" \
"../../../../UART_Proj.srcs/sources_1/new/ram.vhd" \
"../../../../UART_Proj.srcs/sources_1/new/uart_rx.vhd" \
"../../../../UART_Proj.srcs/sources_1/new/uart_tx.vhd" \
"../../../../UART_Proj.srcs/sim_1/new/top.vhd" \

# Do not sort compile order
nosort
