#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  9 00:42:58 2020
# Process ID: 18167
# Current directory: /home/gsaied/Desktop/old_rtl/fire8_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire8_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire8_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire8_expand3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18181 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.457 ; gain = 71.000 ; free physical = 3190 ; free virtual = 7484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire8_expand3' [/home/gsaied/Desktop/old_rtl/fire8_expand3/fire8_expand3.sv:2]
	Parameter WOUT bound to: 8 - type: integer 
	Parameter DSP_NO bound to: 256 - type: integer 
	Parameter W_IN bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 112 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire8_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire8_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/fire8_expand3.sv:145]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire8_expand3' [/home/gsaied/Desktop/old_rtl/fire8_expand3/biasing_fire8_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire8_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/fire8_expand3/biasing_fire8_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire8_expand3' [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:307]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{block}" *) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:310]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:783]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:784]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:785]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:786]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:787]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:788]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:789]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:790]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:791]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:792]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:793]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:794]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:795]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:796]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:797]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:798]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:799]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:800]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:801]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:802]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:803]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:804]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:805]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:806]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:807]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:808]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:809]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:810]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:811]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:812]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:813]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:814]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:815]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:816]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:817]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:818]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:819]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:820]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:821]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:822]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:823]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:824]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:825]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:826]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:827]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:828]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:829]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:830]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:831]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:832]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:833]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:834]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:835]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:836]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:837]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:838]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:839]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:840]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:841]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:842]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:843]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:844]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:845]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:846]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:847]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:848]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:849]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:850]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:851]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:852]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:853]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:854]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:855]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:856]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:857]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:858]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:859]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:860]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:861]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:862]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:863]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:864]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:865]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:866]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:867]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:868]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:869]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:870]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:871]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:872]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:873]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:874]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:875]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:876]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:877]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:878]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:879]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:880]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:881]
INFO: [Synth 8-3876] $readmem data file 'file_fire8_expand3_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:882]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire8_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/fire8_expand3/rom_fire8_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire8_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/fire8_expand3/fire8_expand3.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1659.207 ; gain = 303.750 ; free physical = 3062 ; free virtual = 7335
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1659.207 ; gain = 303.750 ; free physical = 3084 ; free virtual = 7356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1659.207 ; gain = 303.750 ; free physical = 3084 ; free virtual = 7356
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire8_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire8_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.434 ; gain = 0.000 ; free physical = 2586 ; free virtual = 6860
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.434 ; gain = 0.000 ; free physical = 2582 ; free virtual = 6856
Constraint Validation Runtime : Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2169.434 ; gain = 2.000 ; free physical = 2582 ; free virtual = 6856
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2169.434 ; gain = 813.977 ; free physical = 2729 ; free virtual = 7003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2169.434 ; gain = 813.977 ; free physical = 2729 ; free virtual = 7003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2169.434 ; gain = 813.977 ; free physical = 2728 ; free virtual = 7003
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2220.465 ; gain = 865.008 ; free physical = 2639 ; free virtual = 6921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 256   
	               16 Bit    Registers := 512   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 256   
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire8_expand3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 256   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rom_fire8_expand3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 256   
+---ROMs : 
	                              ROMs := 256   
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[129].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[129].mac_i/mul_out_reg is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed0 is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[130].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[130].mac_i/mul_out_reg is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed0 is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[131].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[131].mac_i/mul_out_reg is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed0 is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[132].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[132].mac_i/mul_out_reg is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed0 is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[133].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[133].mac_i/mul_out_reg is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed0 is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[134].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[134].mac_i/mul_out_reg is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed0 is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[135].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[135].mac_i/mul_out_reg is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed0 is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[136].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[136].mac_i/mul_out_reg is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed0 is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[138].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[138].mac_i/mul_out_reg is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed0 is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[139].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[139].mac_i/mul_out_reg is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed0 is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[140].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[140].mac_i/mul_out_reg is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed0 is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[141].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[141].mac_i/mul_out_reg is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed0 is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[142].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[142].mac_i/mul_out_reg is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed0 is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[143].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[143].mac_i/mul_out_reg is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed0 is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[144].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[144].mac_i/mul_out_reg is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed0 is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[145].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[145].mac_i/mul_out_reg is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed0 is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[146].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[146].mac_i/mul_out_reg is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed0 is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[148].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[148].mac_i/mul_out_reg is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed0 is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[149].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[149].mac_i/mul_out_reg is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed0 is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[150].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[150].mac_i/mul_out_reg is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed0 is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[151].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[151].mac_i/mul_out_reg is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed0 is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[152].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[152].mac_i/mul_out_reg is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed0 is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[153].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[153].mac_i/mul_out_reg is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed0 is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[154].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[154].mac_i/mul_out_reg is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed0 is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[156].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[156].mac_i/mul_out_reg is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed0 is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[157].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[157].mac_i/mul_out_reg is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed0 is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[158].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[158].mac_i/mul_out_reg is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed0 is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[159].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[159].mac_i/mul_out_reg is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed0 is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[160].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[160].mac_i/mul_out_reg is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed0 is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[161].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[161].mac_i/mul_out_reg is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed0 is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[162].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[162].mac_i/mul_out_reg is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed0 is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[163].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[163].mac_i/mul_out_reg is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed0 is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[164].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[164].mac_i/mul_out_reg is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed0 is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[165].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[165].mac_i/mul_out_reg is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed0 is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[166].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[166].mac_i/mul_out_reg is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed0 is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[167].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[167].mac_i/mul_out_reg is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed0 is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[168].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[168].mac_i/mul_out_reg is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed0 is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[169].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[169].mac_i/mul_out_reg is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed0 is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[170].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[170].mac_i/mul_out_reg is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed0 is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[171].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[171].mac_i/mul_out_reg is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed0 is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[172].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[172].mac_i/mul_out_reg is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed0 is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[173].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[173].mac_i/mul_out_reg is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed0 is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[174].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[174].mac_i/mul_out_reg is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed0 is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[175].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[175].mac_i/mul_out_reg is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed0 is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[176].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[176].mac_i/mul_out_reg is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed0 is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[177].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[177].mac_i/mul_out_reg is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed0 is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[179].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[179].mac_i/mul_out_reg is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed0 is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[180].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[180].mac_i/mul_out_reg is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed0 is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[181].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[181].mac_i/mul_out_reg is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed0 is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[184].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[184].mac_i/mul_out_reg is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed0 is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[185].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[185].mac_i/mul_out_reg is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed0 is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[186].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[186].mac_i/mul_out_reg is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed0 is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[187].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[187].mac_i/mul_out_reg is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed0 is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[188].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[188].mac_i/mul_out_reg is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed0 is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[189].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[189].mac_i/mul_out_reg is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed0 is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[190].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[190].mac_i/mul_out_reg is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed0 is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[191].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[191].mac_i/mul_out_reg is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed0 is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[192].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[192].mac_i/mul_out_reg is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: operator genblk1[192].mac_i/intermed0 is absorbed into DSP genblk1[192].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[193].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[193].mac_i/mul_out_reg is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: operator genblk1[193].mac_i/intermed0 is absorbed into DSP genblk1[193].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[194].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[194].mac_i/mul_out_reg is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: operator genblk1[194].mac_i/intermed0 is absorbed into DSP genblk1[194].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[195].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[195].mac_i/mul_out_reg is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: operator genblk1[195].mac_i/intermed0 is absorbed into DSP genblk1[195].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[196].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[196].mac_i/mul_out_reg is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: operator genblk1[196].mac_i/intermed0 is absorbed into DSP genblk1[196].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[197].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[197].mac_i/mul_out_reg is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: operator genblk1[197].mac_i/intermed0 is absorbed into DSP genblk1[197].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[198].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[198].mac_i/mul_out_reg is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: operator genblk1[198].mac_i/intermed0 is absorbed into DSP genblk1[198].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[199].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[199].mac_i/mul_out_reg is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: operator genblk1[199].mac_i/intermed0 is absorbed into DSP genblk1[199].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[200].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[200].mac_i/mul_out_reg is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: operator genblk1[200].mac_i/intermed0 is absorbed into DSP genblk1[200].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[201].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[201].mac_i/mul_out_reg is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: operator genblk1[201].mac_i/intermed0 is absorbed into DSP genblk1[201].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[202].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[202].mac_i/mul_out_reg is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: operator genblk1[202].mac_i/intermed0 is absorbed into DSP genblk1[202].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[203].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[203].mac_i/mul_out_reg is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: operator genblk1[203].mac_i/intermed0 is absorbed into DSP genblk1[203].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[204].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[204].mac_i/mul_out_reg is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: operator genblk1[204].mac_i/intermed0 is absorbed into DSP genblk1[204].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[205].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[205].mac_i/mul_out_reg is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: operator genblk1[205].mac_i/intermed0 is absorbed into DSP genblk1[205].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[206].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[206].mac_i/mul_out_reg is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: operator genblk1[206].mac_i/intermed0 is absorbed into DSP genblk1[206].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[207].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[207].mac_i/mul_out_reg is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: operator genblk1[207].mac_i/intermed0 is absorbed into DSP genblk1[207].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[208].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[208].mac_i/mul_out_reg is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: operator genblk1[208].mac_i/intermed0 is absorbed into DSP genblk1[208].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[209].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[209].mac_i/mul_out_reg is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: operator genblk1[209].mac_i/intermed0 is absorbed into DSP genblk1[209].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[210].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[210].mac_i/mul_out_reg is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: operator genblk1[210].mac_i/intermed0 is absorbed into DSP genblk1[210].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[211].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[211].mac_i/mul_out_reg is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: operator genblk1[211].mac_i/intermed0 is absorbed into DSP genblk1[211].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[212].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[212].mac_i/mul_out_reg is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: operator genblk1[212].mac_i/intermed0 is absorbed into DSP genblk1[212].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[213].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[213].mac_i/mul_out_reg is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: operator genblk1[213].mac_i/intermed0 is absorbed into DSP genblk1[213].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[214].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[214].mac_i/mul_out_reg is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: operator genblk1[214].mac_i/intermed0 is absorbed into DSP genblk1[214].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[215].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[215].mac_i/mul_out_reg is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: operator genblk1[215].mac_i/intermed0 is absorbed into DSP genblk1[215].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[216].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[216].mac_i/mul_out_reg is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: operator genblk1[216].mac_i/intermed0 is absorbed into DSP genblk1[216].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[217].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[217].mac_i/mul_out_reg is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: operator genblk1[217].mac_i/intermed0 is absorbed into DSP genblk1[217].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[218].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[218].mac_i/mul_out_reg is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: operator genblk1[218].mac_i/intermed0 is absorbed into DSP genblk1[218].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[219].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[219].mac_i/mul_out_reg is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: operator genblk1[219].mac_i/intermed0 is absorbed into DSP genblk1[219].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[220].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[220].mac_i/mul_out_reg is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: operator genblk1[220].mac_i/intermed0 is absorbed into DSP genblk1[220].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[221].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[221].mac_i/mul_out_reg is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: operator genblk1[221].mac_i/intermed0 is absorbed into DSP genblk1[221].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[222].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[222].mac_i/mul_out_reg is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: operator genblk1[222].mac_i/intermed0 is absorbed into DSP genblk1[222].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[223].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[223].mac_i/mul_out_reg is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: operator genblk1[223].mac_i/intermed0 is absorbed into DSP genblk1[223].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[224].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[224].mac_i/mul_out_reg is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: operator genblk1[224].mac_i/intermed0 is absorbed into DSP genblk1[224].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[225].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[225].mac_i/mul_out_reg is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: operator genblk1[225].mac_i/intermed0 is absorbed into DSP genblk1[225].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[226].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[226].mac_i/mul_out_reg is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: operator genblk1[226].mac_i/intermed0 is absorbed into DSP genblk1[226].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[227].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[227].mac_i/mul_out_reg is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: operator genblk1[227].mac_i/intermed0 is absorbed into DSP genblk1[227].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[228].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[228].mac_i/mul_out_reg is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: operator genblk1[228].mac_i/intermed0 is absorbed into DSP genblk1[228].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[229].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[229].mac_i/mul_out_reg is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: operator genblk1[229].mac_i/intermed0 is absorbed into DSP genblk1[229].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[230].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[230].mac_i/mul_out_reg is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: operator genblk1[230].mac_i/intermed0 is absorbed into DSP genblk1[230].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[231].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[231].mac_i/mul_out_reg is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: operator genblk1[231].mac_i/intermed0 is absorbed into DSP genblk1[231].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[232].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[232].mac_i/mul_out_reg is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: operator genblk1[232].mac_i/intermed0 is absorbed into DSP genblk1[232].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[233].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[233].mac_i/mul_out_reg is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: operator genblk1[233].mac_i/intermed0 is absorbed into DSP genblk1[233].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[234].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[234].mac_i/mul_out_reg is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: operator genblk1[234].mac_i/intermed0 is absorbed into DSP genblk1[234].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[235].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[235].mac_i/mul_out_reg is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: operator genblk1[235].mac_i/intermed0 is absorbed into DSP genblk1[235].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[236].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[236].mac_i/mul_out_reg is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: operator genblk1[236].mac_i/intermed0 is absorbed into DSP genblk1[236].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[237].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[237].mac_i/mul_out_reg is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: operator genblk1[237].mac_i/intermed0 is absorbed into DSP genblk1[237].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[238].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[238].mac_i/mul_out_reg is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: operator genblk1[238].mac_i/intermed0 is absorbed into DSP genblk1[238].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[239].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[239].mac_i/mul_out_reg is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: operator genblk1[239].mac_i/intermed0 is absorbed into DSP genblk1[239].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[240].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[240].mac_i/mul_out_reg is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: operator genblk1[240].mac_i/intermed0 is absorbed into DSP genblk1[240].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[241].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[241].mac_i/mul_out_reg is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: operator genblk1[241].mac_i/intermed0 is absorbed into DSP genblk1[241].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[242].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[242].mac_i/mul_out_reg is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: operator genblk1[242].mac_i/intermed0 is absorbed into DSP genblk1[242].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[243].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[243].mac_i/mul_out_reg is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: operator genblk1[243].mac_i/intermed0 is absorbed into DSP genblk1[243].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[244].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[244].mac_i/mul_out_reg is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: operator genblk1[244].mac_i/intermed0 is absorbed into DSP genblk1[244].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[245].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[245].mac_i/mul_out_reg is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: operator genblk1[245].mac_i/intermed0 is absorbed into DSP genblk1[245].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[246].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[246].mac_i/mul_out_reg is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: operator genblk1[246].mac_i/intermed0 is absorbed into DSP genblk1[246].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[247].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[247].mac_i/mul_out_reg is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: operator genblk1[247].mac_i/intermed0 is absorbed into DSP genblk1[247].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[248].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[248].mac_i/mul_out_reg is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: operator genblk1[248].mac_i/intermed0 is absorbed into DSP genblk1[248].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[249].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[249].mac_i/mul_out_reg is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: operator genblk1[249].mac_i/intermed0 is absorbed into DSP genblk1[249].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[250].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[250].mac_i/mul_out_reg is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: operator genblk1[250].mac_i/intermed0 is absorbed into DSP genblk1[250].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[251].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[251].mac_i/mul_out_reg is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: operator genblk1[251].mac_i/intermed0 is absorbed into DSP genblk1[251].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[252].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[252].mac_i/mul_out_reg is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: operator genblk1[252].mac_i/intermed0 is absorbed into DSP genblk1[252].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[253].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[253].mac_i/mul_out_reg is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: operator genblk1[253].mac_i/intermed0 is absorbed into DSP genblk1[253].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[254].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[254].mac_i/mul_out_reg is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: operator genblk1[254].mac_i/intermed0 is absorbed into DSP genblk1[254].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[255].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[255].mac_i/mul_out_reg is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
DSP Report: operator genblk1[255].mac_i/intermed0 is absorbed into DSP genblk1[255].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2493 ; free virtual = 6801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------+---------------+----------------+
|Module Name       | RTL Object       | Depth x Width | Implemented As | 
+------------------+------------------+---------------+----------------+
|rom_fire8_expand3 | rom_out_reg[0]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[1]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[2]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[3]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[4]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[5]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[6]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[7]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[8]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[9]   | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[10]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[11]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[12]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[13]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[14]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[15]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[16]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[17]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[18]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[19]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[20]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[21]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[22]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[23]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[24]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[25]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[26]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[27]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[28]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[29]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[30]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[31]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[32]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[33]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[34]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[35]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[36]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[37]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[38]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[39]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[40]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[41]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[42]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[43]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[44]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[45]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[46]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[47]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[48]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[49]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[50]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[51]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[52]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[53]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[54]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[55]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[56]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[57]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[58]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[59]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[60]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[61]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[62]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[63]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[64]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[65]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[66]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[67]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[68]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[69]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[70]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[71]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[72]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[73]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[74]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[75]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[76]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[77]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[78]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[79]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[80]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[81]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[82]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[83]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[84]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[85]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[86]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[87]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[88]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[89]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[90]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[91]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[92]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[93]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[94]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[95]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[96]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[97]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[98]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[99]  | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[100] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[101] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[102] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[103] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[104] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[105] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[106] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[107] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[108] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[109] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[110] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[111] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[112] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[113] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[114] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[115] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[116] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[117] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[118] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[119] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[120] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[121] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[122] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[123] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[124] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[125] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[126] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[127] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[128] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[129] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[130] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[131] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[132] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[133] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[134] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[135] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[136] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[137] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[138] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[139] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[140] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[141] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[142] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[143] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[144] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[145] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[146] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[147] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[148] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[149] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[150] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[151] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[152] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[153] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[154] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[155] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[156] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[157] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[158] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[159] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[160] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[161] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[162] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[163] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[164] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[165] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[166] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[167] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[168] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[169] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[170] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[171] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[172] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[173] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[174] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[175] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[176] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[177] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[178] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[179] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[180] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[181] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[182] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[183] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[184] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[185] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[186] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[187] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[188] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[189] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[190] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[191] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[192] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[193] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[194] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[195] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[196] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[197] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[198] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[199] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[200] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[201] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[202] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[203] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[204] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[205] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[206] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[207] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[208] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[209] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[210] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[211] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[212] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[213] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[214] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[215] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[216] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[217] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[218] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[219] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[220] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[221] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[222] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[223] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[224] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[225] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[226] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[227] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[228] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[229] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[230] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[231] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[232] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[233] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[234] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[235] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[236] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[237] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[238] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[239] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[240] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[241] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[242] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[243] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[244] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[245] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[246] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[247] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[248] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[249] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[250] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[251] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[252] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[253] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[254] | 1024x16       | Block RAM      | 
|rom_fire8_expand3 | rom_out_reg[255] | 1024x16       | Block RAM      | 
+------------------+------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_2/i_0/rom_out_reg[0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_1/rom_out_reg[1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_2/rom_out_reg[2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_3/rom_out_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_4/rom_out_reg[4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_5/rom_out_reg[5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_6/rom_out_reg[6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_7/rom_out_reg[7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_8/rom_out_reg[8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_9/rom_out_reg[9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_10/rom_out_reg[10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_11/rom_out_reg[11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_12/rom_out_reg[12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_13/rom_out_reg[13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_14/rom_out_reg[14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_15/rom_out_reg[15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_16/rom_out_reg[16] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_17/rom_out_reg[17] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_18/rom_out_reg[18] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_19/rom_out_reg[19] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_20/rom_out_reg[20] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_21/rom_out_reg[21] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_22/rom_out_reg[22] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_23/rom_out_reg[23] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_24/rom_out_reg[24] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_25/rom_out_reg[25] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_26/rom_out_reg[26] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_27/rom_out_reg[27] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_28/rom_out_reg[28] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_29/rom_out_reg[29] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_30/rom_out_reg[30] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_31/rom_out_reg[31] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_32/rom_out_reg[32] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_33/rom_out_reg[33] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_34/rom_out_reg[34] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_35/rom_out_reg[35] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_36/rom_out_reg[36] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_37/rom_out_reg[37] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_38/rom_out_reg[38] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_39/rom_out_reg[39] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_40/rom_out_reg[40] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_41/rom_out_reg[41] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_42/rom_out_reg[42] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_43/rom_out_reg[43] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_44/rom_out_reg[44] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_45/rom_out_reg[45] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_46/rom_out_reg[46] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_47/rom_out_reg[47] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_48/rom_out_reg[48] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_49/rom_out_reg[49] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_50/rom_out_reg[50] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_51/rom_out_reg[51] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_52/rom_out_reg[52] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_53/rom_out_reg[53] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_54/rom_out_reg[54] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_55/rom_out_reg[55] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_56/rom_out_reg[56] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_57/rom_out_reg[57] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_58/rom_out_reg[58] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_59/rom_out_reg[59] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_60/rom_out_reg[60] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_61/rom_out_reg[61] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_62/rom_out_reg[62] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_63/rom_out_reg[63] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_64/rom_out_reg[64] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_65/rom_out_reg[65] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_66/rom_out_reg[66] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_67/rom_out_reg[67] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_68/rom_out_reg[68] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_69/rom_out_reg[69] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_70/rom_out_reg[70] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_71/rom_out_reg[71] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_72/rom_out_reg[72] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_73/rom_out_reg[73] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_74/rom_out_reg[74] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_75/rom_out_reg[75] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_76/rom_out_reg[76] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_77/rom_out_reg[77] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_78/rom_out_reg[78] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_79/rom_out_reg[79] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_80/rom_out_reg[80] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_81/rom_out_reg[81] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_82/rom_out_reg[82] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_83/rom_out_reg[83] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_84/rom_out_reg[84] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_85/rom_out_reg[85] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_86/rom_out_reg[86] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_87/rom_out_reg[87] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_88/rom_out_reg[88] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_89/rom_out_reg[89] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_90/rom_out_reg[90] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_91/rom_out_reg[91] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_92/rom_out_reg[92] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_93/rom_out_reg[93] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_94/rom_out_reg[94] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_95/rom_out_reg[95] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_96/rom_out_reg[96] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_97/rom_out_reg[97] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_98/rom_out_reg[98] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_2/i_99/rom_out_reg[99] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2280 ; free virtual = 6594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2202 ; free virtual = 6548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2354 ; free virtual = 6668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net layer_en_reg is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:00 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2348 ; free virtual = 6667
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:00 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2348 ; free virtual = 6667
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2348 ; free virtual = 6667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2348 ; free virtual = 6667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2348 ; free virtual = 6666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2348 ; free virtual = 6666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |  2034|
|2     |DSP48E1      |   256|
|3     |LUT1         |  4008|
|4     |LUT2         |   266|
|5     |LUT3         |     9|
|6     |LUT4         |     7|
|7     |LUT5         |     8|
|8     |LUT6         |     5|
|9     |RAMB18E1     |     1|
|10    |RAMB18E1_1   |     1|
|11    |RAMB18E1_10  |     1|
|12    |RAMB18E1_100 |     1|
|13    |RAMB18E1_101 |     1|
|14    |RAMB18E1_102 |     1|
|15    |RAMB18E1_103 |     1|
|16    |RAMB18E1_104 |     1|
|17    |RAMB18E1_105 |     1|
|18    |RAMB18E1_106 |     1|
|19    |RAMB18E1_107 |     1|
|20    |RAMB18E1_108 |     1|
|21    |RAMB18E1_109 |     1|
|22    |RAMB18E1_11  |     1|
|23    |RAMB18E1_110 |     1|
|24    |RAMB18E1_111 |     1|
|25    |RAMB18E1_112 |     1|
|26    |RAMB18E1_113 |     1|
|27    |RAMB18E1_114 |     1|
|28    |RAMB18E1_115 |     1|
|29    |RAMB18E1_116 |     1|
|30    |RAMB18E1_117 |     1|
|31    |RAMB18E1_118 |     1|
|32    |RAMB18E1_119 |     1|
|33    |RAMB18E1_12  |     1|
|34    |RAMB18E1_120 |     1|
|35    |RAMB18E1_121 |     1|
|36    |RAMB18E1_122 |     1|
|37    |RAMB18E1_123 |     1|
|38    |RAMB18E1_124 |     1|
|39    |RAMB18E1_125 |     1|
|40    |RAMB18E1_126 |     1|
|41    |RAMB18E1_127 |     1|
|42    |RAMB18E1_128 |     1|
|43    |RAMB18E1_129 |     1|
|44    |RAMB18E1_13  |     1|
|45    |RAMB18E1_130 |     1|
|46    |RAMB18E1_131 |     1|
|47    |RAMB18E1_132 |     1|
|48    |RAMB18E1_133 |     1|
|49    |RAMB18E1_134 |     1|
|50    |RAMB18E1_135 |     1|
|51    |RAMB18E1_136 |     1|
|52    |RAMB18E1_137 |     1|
|53    |RAMB18E1_138 |     1|
|54    |RAMB18E1_139 |     1|
|55    |RAMB18E1_14  |     1|
|56    |RAMB18E1_140 |     1|
|57    |RAMB18E1_141 |     1|
|58    |RAMB18E1_142 |     1|
|59    |RAMB18E1_143 |     1|
|60    |RAMB18E1_144 |     1|
|61    |RAMB18E1_145 |     1|
|62    |RAMB18E1_146 |     1|
|63    |RAMB18E1_147 |     1|
|64    |RAMB18E1_148 |     1|
|65    |RAMB18E1_149 |     1|
|66    |RAMB18E1_15  |     1|
|67    |RAMB18E1_150 |     1|
|68    |RAMB18E1_151 |     1|
|69    |RAMB18E1_152 |     1|
|70    |RAMB18E1_153 |     1|
|71    |RAMB18E1_154 |     1|
|72    |RAMB18E1_155 |     1|
|73    |RAMB18E1_156 |     1|
|74    |RAMB18E1_157 |     1|
|75    |RAMB18E1_158 |     1|
|76    |RAMB18E1_159 |     1|
|77    |RAMB18E1_16  |     1|
|78    |RAMB18E1_160 |     1|
|79    |RAMB18E1_161 |     1|
|80    |RAMB18E1_162 |     1|
|81    |RAMB18E1_163 |     1|
|82    |RAMB18E1_164 |     1|
|83    |RAMB18E1_165 |     1|
|84    |RAMB18E1_166 |     1|
|85    |RAMB18E1_167 |     1|
|86    |RAMB18E1_168 |     1|
|87    |RAMB18E1_169 |     1|
|88    |RAMB18E1_17  |     1|
|89    |RAMB18E1_170 |     1|
|90    |RAMB18E1_171 |     1|
|91    |RAMB18E1_172 |     1|
|92    |RAMB18E1_173 |     1|
|93    |RAMB18E1_174 |     1|
|94    |RAMB18E1_175 |     1|
|95    |RAMB18E1_176 |     1|
|96    |RAMB18E1_177 |     1|
|97    |RAMB18E1_178 |     1|
|98    |RAMB18E1_179 |     1|
|99    |RAMB18E1_18  |     1|
|100   |RAMB18E1_180 |     1|
|101   |RAMB18E1_181 |     1|
|102   |RAMB18E1_182 |     1|
|103   |RAMB18E1_183 |     1|
|104   |RAMB18E1_184 |     1|
|105   |RAMB18E1_185 |     1|
|106   |RAMB18E1_186 |     1|
|107   |RAMB18E1_187 |     1|
|108   |RAMB18E1_188 |     1|
|109   |RAMB18E1_189 |     1|
|110   |RAMB18E1_19  |     1|
|111   |RAMB18E1_190 |     1|
|112   |RAMB18E1_191 |     1|
|113   |RAMB18E1_192 |     1|
|114   |RAMB18E1_193 |     1|
|115   |RAMB18E1_194 |     1|
|116   |RAMB18E1_195 |     1|
|117   |RAMB18E1_196 |     1|
|118   |RAMB18E1_197 |     1|
|119   |RAMB18E1_198 |     1|
|120   |RAMB18E1_199 |     1|
|121   |RAMB18E1_2   |     1|
|122   |RAMB18E1_20  |     1|
|123   |RAMB18E1_200 |     1|
|124   |RAMB18E1_201 |     1|
|125   |RAMB18E1_202 |     1|
|126   |RAMB18E1_203 |     1|
|127   |RAMB18E1_204 |     1|
|128   |RAMB18E1_205 |     1|
|129   |RAMB18E1_206 |     1|
|130   |RAMB18E1_207 |     1|
|131   |RAMB18E1_208 |     1|
|132   |RAMB18E1_209 |     1|
|133   |RAMB18E1_21  |     1|
|134   |RAMB18E1_210 |     1|
|135   |RAMB18E1_211 |     1|
|136   |RAMB18E1_212 |     1|
|137   |RAMB18E1_213 |     1|
|138   |RAMB18E1_214 |     1|
|139   |RAMB18E1_215 |     1|
|140   |RAMB18E1_216 |     1|
|141   |RAMB18E1_217 |     1|
|142   |RAMB18E1_218 |     1|
|143   |RAMB18E1_219 |     1|
|144   |RAMB18E1_22  |     1|
|145   |RAMB18E1_220 |     1|
|146   |RAMB18E1_221 |     1|
|147   |RAMB18E1_222 |     1|
|148   |RAMB18E1_223 |     1|
|149   |RAMB18E1_224 |     1|
|150   |RAMB18E1_225 |     1|
|151   |RAMB18E1_226 |     1|
|152   |RAMB18E1_227 |     1|
|153   |RAMB18E1_228 |     1|
|154   |RAMB18E1_229 |     1|
|155   |RAMB18E1_23  |     1|
|156   |RAMB18E1_230 |     1|
|157   |RAMB18E1_231 |     1|
|158   |RAMB18E1_232 |     1|
|159   |RAMB18E1_233 |     1|
|160   |RAMB18E1_234 |     1|
|161   |RAMB18E1_235 |     1|
|162   |RAMB18E1_236 |     1|
|163   |RAMB18E1_237 |     1|
|164   |RAMB18E1_238 |     1|
|165   |RAMB18E1_239 |     1|
|166   |RAMB18E1_24  |     1|
|167   |RAMB18E1_240 |     1|
|168   |RAMB18E1_241 |     1|
|169   |RAMB18E1_242 |     1|
|170   |RAMB18E1_243 |     1|
|171   |RAMB18E1_244 |     1|
|172   |RAMB18E1_245 |     1|
|173   |RAMB18E1_246 |     1|
|174   |RAMB18E1_247 |     1|
|175   |RAMB18E1_248 |     1|
|176   |RAMB18E1_249 |     1|
|177   |RAMB18E1_25  |     1|
|178   |RAMB18E1_250 |     1|
|179   |RAMB18E1_251 |     1|
|180   |RAMB18E1_252 |     1|
|181   |RAMB18E1_253 |     1|
|182   |RAMB18E1_254 |     1|
|183   |RAMB18E1_255 |     1|
|184   |RAMB18E1_26  |     1|
|185   |RAMB18E1_27  |     1|
|186   |RAMB18E1_28  |     1|
|187   |RAMB18E1_29  |     1|
|188   |RAMB18E1_3   |     1|
|189   |RAMB18E1_30  |     1|
|190   |RAMB18E1_31  |     1|
|191   |RAMB18E1_32  |     1|
|192   |RAMB18E1_33  |     1|
|193   |RAMB18E1_34  |     1|
|194   |RAMB18E1_35  |     1|
|195   |RAMB18E1_36  |     1|
|196   |RAMB18E1_37  |     1|
|197   |RAMB18E1_38  |     1|
|198   |RAMB18E1_39  |     1|
|199   |RAMB18E1_4   |     1|
|200   |RAMB18E1_40  |     1|
|201   |RAMB18E1_41  |     1|
|202   |RAMB18E1_42  |     1|
|203   |RAMB18E1_43  |     1|
|204   |RAMB18E1_44  |     1|
|205   |RAMB18E1_45  |     1|
|206   |RAMB18E1_46  |     1|
|207   |RAMB18E1_47  |     1|
|208   |RAMB18E1_48  |     1|
|209   |RAMB18E1_49  |     1|
|210   |RAMB18E1_5   |     1|
|211   |RAMB18E1_50  |     1|
|212   |RAMB18E1_51  |     1|
|213   |RAMB18E1_52  |     1|
|214   |RAMB18E1_53  |     1|
|215   |RAMB18E1_54  |     1|
|216   |RAMB18E1_55  |     1|
|217   |RAMB18E1_56  |     1|
|218   |RAMB18E1_57  |     1|
|219   |RAMB18E1_58  |     1|
|220   |RAMB18E1_59  |     1|
|221   |RAMB18E1_6   |     1|
|222   |RAMB18E1_60  |     1|
|223   |RAMB18E1_61  |     1|
|224   |RAMB18E1_62  |     1|
|225   |RAMB18E1_63  |     1|
|226   |RAMB18E1_64  |     1|
|227   |RAMB18E1_65  |     1|
|228   |RAMB18E1_66  |     1|
|229   |RAMB18E1_67  |     1|
|230   |RAMB18E1_68  |     1|
|231   |RAMB18E1_69  |     1|
|232   |RAMB18E1_7   |     1|
|233   |RAMB18E1_70  |     1|
|234   |RAMB18E1_71  |     1|
|235   |RAMB18E1_72  |     1|
|236   |RAMB18E1_73  |     1|
|237   |RAMB18E1_74  |     1|
|238   |RAMB18E1_75  |     1|
|239   |RAMB18E1_76  |     1|
|240   |RAMB18E1_77  |     1|
|241   |RAMB18E1_78  |     1|
|242   |RAMB18E1_79  |     1|
|243   |RAMB18E1_8   |     1|
|244   |RAMB18E1_80  |     1|
|245   |RAMB18E1_81  |     1|
|246   |RAMB18E1_82  |     1|
|247   |RAMB18E1_83  |     1|
|248   |RAMB18E1_84  |     1|
|249   |RAMB18E1_85  |     1|
|250   |RAMB18E1_86  |     1|
|251   |RAMB18E1_87  |     1|
|252   |RAMB18E1_88  |     1|
|253   |RAMB18E1_89  |     1|
|254   |RAMB18E1_9   |     1|
|255   |RAMB18E1_90  |     1|
|256   |RAMB18E1_91  |     1|
|257   |RAMB18E1_92  |     1|
|258   |RAMB18E1_93  |     1|
|259   |RAMB18E1_94  |     1|
|260   |RAMB18E1_95  |     1|
|261   |RAMB18E1_96  |     1|
|262   |RAMB18E1_97  |     1|
|263   |RAMB18E1_98  |     1|
|264   |RAMB18E1_99  |     1|
|265   |FDRE         |  4154|
|266   |FDSE         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  | 11004|
|2     |  u_2                  |rom_fire8_expand3 |   256|
|3     |  \genblk1[0].mac_i    |mac               |    13|
|4     |  \genblk1[100].mac_i  |mac_0             |    39|
|5     |  \genblk1[101].mac_i  |mac_1             |    40|
|6     |  \genblk1[102].mac_i  |mac_2             |    17|
|7     |  \genblk1[103].mac_i  |mac_3             |    36|
|8     |  \genblk1[104].mac_i  |mac_4             |    39|
|9     |  \genblk1[105].mac_i  |mac_5             |    39|
|10    |  \genblk1[106].mac_i  |mac_6             |    12|
|11    |  \genblk1[107].mac_i  |mac_7             |    12|
|12    |  \genblk1[108].mac_i  |mac_8             |    16|
|13    |  \genblk1[109].mac_i  |mac_9             |    14|
|14    |  \genblk1[10].mac_i   |mac_10            |    15|
|15    |  \genblk1[110].mac_i  |mac_11            |    37|
|16    |  \genblk1[111].mac_i  |mac_12            |    13|
|17    |  \genblk1[112].mac_i  |mac_13            |    37|
|18    |  \genblk1[113].mac_i  |mac_14            |    35|
|19    |  \genblk1[114].mac_i  |mac_15            |    38|
|20    |  \genblk1[115].mac_i  |mac_16            |    36|
|21    |  \genblk1[116].mac_i  |mac_17            |    14|
|22    |  \genblk1[117].mac_i  |mac_18            |    38|
|23    |  \genblk1[118].mac_i  |mac_19            |    14|
|24    |  \genblk1[119].mac_i  |mac_20            |    11|
|25    |  \genblk1[11].mac_i   |mac_21            |    37|
|26    |  \genblk1[120].mac_i  |mac_22            |    12|
|27    |  \genblk1[121].mac_i  |mac_23            |    39|
|28    |  \genblk1[122].mac_i  |mac_24            |    37|
|29    |  \genblk1[123].mac_i  |mac_25            |    37|
|30    |  \genblk1[124].mac_i  |mac_26            |    35|
|31    |  \genblk1[125].mac_i  |mac_27            |    39|
|32    |  \genblk1[126].mac_i  |mac_28            |    38|
|33    |  \genblk1[127].mac_i  |mac_29            |    39|
|34    |  \genblk1[128].mac_i  |mac_30            |    12|
|35    |  \genblk1[129].mac_i  |mac_31            |    15|
|36    |  \genblk1[12].mac_i   |mac_32            |    37|
|37    |  \genblk1[130].mac_i  |mac_33            |    38|
|38    |  \genblk1[131].mac_i  |mac_34            |    12|
|39    |  \genblk1[132].mac_i  |mac_35            |    15|
|40    |  \genblk1[133].mac_i  |mac_36            |    39|
|41    |  \genblk1[134].mac_i  |mac_37            |    12|
|42    |  \genblk1[135].mac_i  |mac_38            |    40|
|43    |  \genblk1[136].mac_i  |mac_39            |    15|
|44    |  \genblk1[137].mac_i  |mac_40            |    37|
|45    |  \genblk1[138].mac_i  |mac_41            |    14|
|46    |  \genblk1[139].mac_i  |mac_42            |    38|
|47    |  \genblk1[13].mac_i   |mac_43            |    39|
|48    |  \genblk1[140].mac_i  |mac_44            |    13|
|49    |  \genblk1[141].mac_i  |mac_45            |    15|
|50    |  \genblk1[142].mac_i  |mac_46            |    37|
|51    |  \genblk1[143].mac_i  |mac_47            |    14|
|52    |  \genblk1[144].mac_i  |mac_48            |    16|
|53    |  \genblk1[145].mac_i  |mac_49            |    13|
|54    |  \genblk1[146].mac_i  |mac_50            |    37|
|55    |  \genblk1[147].mac_i  |mac_51            |    37|
|56    |  \genblk1[148].mac_i  |mac_52            |    14|
|57    |  \genblk1[149].mac_i  |mac_53            |    15|
|58    |  \genblk1[14].mac_i   |mac_54            |    15|
|59    |  \genblk1[150].mac_i  |mac_55            |    36|
|60    |  \genblk1[151].mac_i  |mac_56            |    15|
|61    |  \genblk1[152].mac_i  |mac_57            |    39|
|62    |  \genblk1[153].mac_i  |mac_58            |    38|
|63    |  \genblk1[154].mac_i  |mac_59            |    38|
|64    |  \genblk1[155].mac_i  |mac_60            |    13|
|65    |  \genblk1[156].mac_i  |mac_61            |    14|
|66    |  \genblk1[157].mac_i  |mac_62            |    38|
|67    |  \genblk1[158].mac_i  |mac_63            |    38|
|68    |  \genblk1[159].mac_i  |mac_64            |    38|
|69    |  \genblk1[15].mac_i   |mac_65            |    37|
|70    |  \genblk1[160].mac_i  |mac_66            |    13|
|71    |  \genblk1[161].mac_i  |mac_67            |    37|
|72    |  \genblk1[162].mac_i  |mac_68            |    12|
|73    |  \genblk1[163].mac_i  |mac_69            |    13|
|74    |  \genblk1[164].mac_i  |mac_70            |    13|
|75    |  \genblk1[165].mac_i  |mac_71            |    36|
|76    |  \genblk1[166].mac_i  |mac_72            |    14|
|77    |  \genblk1[167].mac_i  |mac_73            |    39|
|78    |  \genblk1[168].mac_i  |mac_74            |    38|
|79    |  \genblk1[169].mac_i  |mac_75            |    36|
|80    |  \genblk1[16].mac_i   |mac_76            |    14|
|81    |  \genblk1[170].mac_i  |mac_77            |    12|
|82    |  \genblk1[171].mac_i  |mac_78            |    14|
|83    |  \genblk1[172].mac_i  |mac_79            |    38|
|84    |  \genblk1[173].mac_i  |mac_80            |    14|
|85    |  \genblk1[174].mac_i  |mac_81            |    37|
|86    |  \genblk1[175].mac_i  |mac_82            |    14|
|87    |  \genblk1[176].mac_i  |mac_83            |    13|
|88    |  \genblk1[177].mac_i  |mac_84            |    38|
|89    |  \genblk1[178].mac_i  |mac_85            |    12|
|90    |  \genblk1[179].mac_i  |mac_86            |    37|
|91    |  \genblk1[17].mac_i   |mac_87            |    38|
|92    |  \genblk1[180].mac_i  |mac_88            |    11|
|93    |  \genblk1[181].mac_i  |mac_89            |    38|
|94    |  \genblk1[182].mac_i  |mac_90            |    14|
|95    |  \genblk1[183].mac_i  |mac_91            |    12|
|96    |  \genblk1[184].mac_i  |mac_92            |    37|
|97    |  \genblk1[185].mac_i  |mac_93            |    14|
|98    |  \genblk1[186].mac_i  |mac_94            |    12|
|99    |  \genblk1[187].mac_i  |mac_95            |    12|
|100   |  \genblk1[188].mac_i  |mac_96            |    13|
|101   |  \genblk1[189].mac_i  |mac_97            |    38|
|102   |  \genblk1[18].mac_i   |mac_98            |    38|
|103   |  \genblk1[190].mac_i  |mac_99            |    38|
|104   |  \genblk1[191].mac_i  |mac_100           |    14|
|105   |  \genblk1[192].mac_i  |mac_101           |    36|
|106   |  \genblk1[193].mac_i  |mac_102           |    13|
|107   |  \genblk1[194].mac_i  |mac_103           |    38|
|108   |  \genblk1[195].mac_i  |mac_104           |    39|
|109   |  \genblk1[196].mac_i  |mac_105           |    37|
|110   |  \genblk1[197].mac_i  |mac_106           |    37|
|111   |  \genblk1[198].mac_i  |mac_107           |    15|
|112   |  \genblk1[199].mac_i  |mac_108           |    11|
|113   |  \genblk1[19].mac_i   |mac_109           |    12|
|114   |  \genblk1[1].mac_i    |mac_110           |    13|
|115   |  \genblk1[200].mac_i  |mac_111           |    16|
|116   |  \genblk1[201].mac_i  |mac_112           |    37|
|117   |  \genblk1[202].mac_i  |mac_113           |    38|
|118   |  \genblk1[203].mac_i  |mac_114           |    14|
|119   |  \genblk1[204].mac_i  |mac_115           |    37|
|120   |  \genblk1[205].mac_i  |mac_116           |    12|
|121   |  \genblk1[206].mac_i  |mac_117           |    12|
|122   |  \genblk1[207].mac_i  |mac_118           |    14|
|123   |  \genblk1[208].mac_i  |mac_119           |    37|
|124   |  \genblk1[209].mac_i  |mac_120           |    13|
|125   |  \genblk1[20].mac_i   |mac_121           |    38|
|126   |  \genblk1[210].mac_i  |mac_122           |    14|
|127   |  \genblk1[211].mac_i  |mac_123           |     2|
|128   |  \genblk1[212].mac_i  |mac_124           |    13|
|129   |  \genblk1[213].mac_i  |mac_125           |    15|
|130   |  \genblk1[214].mac_i  |mac_126           |    37|
|131   |  \genblk1[215].mac_i  |mac_127           |    14|
|132   |  \genblk1[216].mac_i  |mac_128           |    11|
|133   |  \genblk1[217].mac_i  |mac_129           |    38|
|134   |  \genblk1[218].mac_i  |mac_130           |    15|
|135   |  \genblk1[219].mac_i  |mac_131           |    35|
|136   |  \genblk1[21].mac_i   |mac_132           |    38|
|137   |  \genblk1[220].mac_i  |mac_133           |    13|
|138   |  \genblk1[221].mac_i  |mac_134           |    41|
|139   |  \genblk1[222].mac_i  |mac_135           |    14|
|140   |  \genblk1[223].mac_i  |mac_136           |    15|
|141   |  \genblk1[224].mac_i  |mac_137           |    39|
|142   |  \genblk1[225].mac_i  |mac_138           |    37|
|143   |  \genblk1[226].mac_i  |mac_139           |    38|
|144   |  \genblk1[227].mac_i  |mac_140           |    13|
|145   |  \genblk1[228].mac_i  |mac_141           |    14|
|146   |  \genblk1[229].mac_i  |mac_142           |    14|
|147   |  \genblk1[22].mac_i   |mac_143           |    39|
|148   |  \genblk1[230].mac_i  |mac_144           |    37|
|149   |  \genblk1[231].mac_i  |mac_145           |    12|
|150   |  \genblk1[232].mac_i  |mac_146           |    37|
|151   |  \genblk1[233].mac_i  |mac_147           |    40|
|152   |  \genblk1[234].mac_i  |mac_148           |    40|
|153   |  \genblk1[235].mac_i  |mac_149           |    14|
|154   |  \genblk1[236].mac_i  |mac_150           |    36|
|155   |  \genblk1[237].mac_i  |mac_151           |    36|
|156   |  \genblk1[238].mac_i  |mac_152           |    14|
|157   |  \genblk1[239].mac_i  |mac_153           |    14|
|158   |  \genblk1[23].mac_i   |mac_154           |    12|
|159   |  \genblk1[240].mac_i  |mac_155           |    38|
|160   |  \genblk1[241].mac_i  |mac_156           |    14|
|161   |  \genblk1[242].mac_i  |mac_157           |    15|
|162   |  \genblk1[243].mac_i  |mac_158           |    36|
|163   |  \genblk1[244].mac_i  |mac_159           |    37|
|164   |  \genblk1[245].mac_i  |mac_160           |    39|
|165   |  \genblk1[246].mac_i  |mac_161           |    14|
|166   |  \genblk1[247].mac_i  |mac_162           |    13|
|167   |  \genblk1[248].mac_i  |mac_163           |    40|
|168   |  \genblk1[249].mac_i  |mac_164           |    36|
|169   |  \genblk1[24].mac_i   |mac_165           |    36|
|170   |  \genblk1[250].mac_i  |mac_166           |    12|
|171   |  \genblk1[251].mac_i  |mac_167           |    39|
|172   |  \genblk1[252].mac_i  |mac_168           |    38|
|173   |  \genblk1[253].mac_i  |mac_169           |    39|
|174   |  \genblk1[254].mac_i  |mac_170           |    38|
|175   |  \genblk1[255].mac_i  |mac_171           |    15|
|176   |  \genblk1[25].mac_i   |mac_172           |    37|
|177   |  \genblk1[26].mac_i   |mac_173           |    35|
|178   |  \genblk1[27].mac_i   |mac_174           |    38|
|179   |  \genblk1[28].mac_i   |mac_175           |    36|
|180   |  \genblk1[29].mac_i   |mac_176           |    38|
|181   |  \genblk1[2].mac_i    |mac_177           |    38|
|182   |  \genblk1[30].mac_i   |mac_178           |    37|
|183   |  \genblk1[31].mac_i   |mac_179           |    13|
|184   |  \genblk1[32].mac_i   |mac_180           |    13|
|185   |  \genblk1[33].mac_i   |mac_181           |    38|
|186   |  \genblk1[34].mac_i   |mac_182           |    37|
|187   |  \genblk1[35].mac_i   |mac_183           |    13|
|188   |  \genblk1[36].mac_i   |mac_184           |    37|
|189   |  \genblk1[37].mac_i   |mac_185           |    14|
|190   |  \genblk1[38].mac_i   |mac_186           |    39|
|191   |  \genblk1[39].mac_i   |mac_187           |    37|
|192   |  \genblk1[3].mac_i    |mac_188           |    36|
|193   |  \genblk1[40].mac_i   |mac_189           |    12|
|194   |  \genblk1[41].mac_i   |mac_190           |    40|
|195   |  \genblk1[42].mac_i   |mac_191           |    15|
|196   |  \genblk1[43].mac_i   |mac_192           |    35|
|197   |  \genblk1[44].mac_i   |mac_193           |    37|
|198   |  \genblk1[45].mac_i   |mac_194           |    14|
|199   |  \genblk1[46].mac_i   |mac_195           |    14|
|200   |  \genblk1[47].mac_i   |mac_196           |    15|
|201   |  \genblk1[48].mac_i   |mac_197           |    12|
|202   |  \genblk1[49].mac_i   |mac_198           |    37|
|203   |  \genblk1[4].mac_i    |mac_199           |    13|
|204   |  \genblk1[50].mac_i   |mac_200           |    38|
|205   |  \genblk1[51].mac_i   |mac_201           |    12|
|206   |  \genblk1[52].mac_i   |mac_202           |    40|
|207   |  \genblk1[53].mac_i   |mac_203           |    12|
|208   |  \genblk1[54].mac_i   |mac_204           |    13|
|209   |  \genblk1[55].mac_i   |mac_205           |    13|
|210   |  \genblk1[56].mac_i   |mac_206           |    38|
|211   |  \genblk1[57].mac_i   |mac_207           |    14|
|212   |  \genblk1[58].mac_i   |mac_208           |    37|
|213   |  \genblk1[59].mac_i   |mac_209           |    13|
|214   |  \genblk1[5].mac_i    |mac_210           |    37|
|215   |  \genblk1[60].mac_i   |mac_211           |    36|
|216   |  \genblk1[61].mac_i   |mac_212           |    38|
|217   |  \genblk1[62].mac_i   |mac_213           |    15|
|218   |  \genblk1[63].mac_i   |mac_214           |    15|
|219   |  \genblk1[64].mac_i   |mac_215           |    14|
|220   |  \genblk1[65].mac_i   |mac_216           |    14|
|221   |  \genblk1[66].mac_i   |mac_217           |    38|
|222   |  \genblk1[67].mac_i   |mac_218           |    12|
|223   |  \genblk1[68].mac_i   |mac_219           |    13|
|224   |  \genblk1[69].mac_i   |mac_220           |    16|
|225   |  \genblk1[6].mac_i    |mac_221           |    13|
|226   |  \genblk1[70].mac_i   |mac_222           |    37|
|227   |  \genblk1[71].mac_i   |mac_223           |    38|
|228   |  \genblk1[72].mac_i   |mac_224           |    38|
|229   |  \genblk1[73].mac_i   |mac_225           |    13|
|230   |  \genblk1[74].mac_i   |mac_226           |    13|
|231   |  \genblk1[75].mac_i   |mac_227           |    14|
|232   |  \genblk1[76].mac_i   |mac_228           |    39|
|233   |  \genblk1[77].mac_i   |mac_229           |    12|
|234   |  \genblk1[78].mac_i   |mac_230           |    15|
|235   |  \genblk1[79].mac_i   |mac_231           |    12|
|236   |  \genblk1[7].mac_i    |mac_232           |    14|
|237   |  \genblk1[80].mac_i   |mac_233           |    16|
|238   |  \genblk1[81].mac_i   |mac_234           |    13|
|239   |  \genblk1[82].mac_i   |mac_235           |    38|
|240   |  \genblk1[83].mac_i   |mac_236           |    13|
|241   |  \genblk1[84].mac_i   |mac_237           |    37|
|242   |  \genblk1[85].mac_i   |mac_238           |    12|
|243   |  \genblk1[86].mac_i   |mac_239           |    38|
|244   |  \genblk1[87].mac_i   |mac_240           |    37|
|245   |  \genblk1[88].mac_i   |mac_241           |    38|
|246   |  \genblk1[89].mac_i   |mac_242           |    37|
|247   |  \genblk1[8].mac_i    |mac_243           |    36|
|248   |  \genblk1[90].mac_i   |mac_244           |    14|
|249   |  \genblk1[91].mac_i   |mac_245           |    34|
|250   |  \genblk1[92].mac_i   |mac_246           |    13|
|251   |  \genblk1[93].mac_i   |mac_247           |    39|
|252   |  \genblk1[94].mac_i   |mac_248           |    37|
|253   |  \genblk1[95].mac_i   |mac_249           |    38|
|254   |  \genblk1[96].mac_i   |mac_250           |    13|
|255   |  \genblk1[97].mac_i   |mac_251           |    37|
|256   |  \genblk1[98].mac_i   |mac_252           |    14|
|257   |  \genblk1[99].mac_i   |mac_253           |    15|
|258   |  \genblk1[9].mac_i    |mac_254           |    14|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 2448.145 ; gain = 1092.688 ; free physical = 2348 ; free virtual = 6666
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 2448.145 ; gain = 582.461 ; free physical = 2408 ; free virtual = 6726
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:04 . Memory (MB): peak = 2448.152 ; gain = 1092.688 ; free physical = 2408 ; free virtual = 6726
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2546 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire8_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire8_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.152 ; gain = 0.000 ; free physical = 2334 ; free virtual = 6652
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
325 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 2448.152 ; gain = 1100.684 ; free physical = 2525 ; free virtual = 6843
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2718.969 ; gain = 270.816 ; free physical = 2023 ; free virtual = 6337
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2718.969 ; gain = 0.000 ; free physical = 2024 ; free virtual = 6337
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2764.172 ; gain = 0.000 ; free physical = 1999 ; free virtual = 6329
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire8_expand3/temp_syn.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2767.133 ; gain = 48.164 ; free physical = 2022 ; free virtual = 6331
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2769.133 ; gain = 1.996 ; free physical = 2014 ; free virtual = 6327

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12e7b30d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.133 ; gain = 0.000 ; free physical = 2014 ; free virtual = 6327

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12e7b30d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2820.133 ; gain = 0.000 ; free physical = 1968 ; free virtual = 6313
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ba8efb9e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2820.133 ; gain = 0.000 ; free physical = 1968 ; free virtual = 6313
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f45b0eac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.133 ; gain = 0.000 ; free physical = 1999 ; free virtual = 6312
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f45b0eac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2820.133 ; gain = 0.000 ; free physical = 1999 ; free virtual = 6312
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 148ee4a1d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2820.133 ; gain = 0.000 ; free physical = 1971 ; free virtual = 6311
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 148ee4a1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2820.133 ; gain = 0.000 ; free physical = 1967 ; free virtual = 6311
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 148ee4a1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2820.133 ; gain = 0.000 ; free physical = 1998 ; free virtual = 6310
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire8_expand3'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: d665c0ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2827.961 ; gain = 7.828 ; free physical = 1986 ; free virtual = 6299
INFO: [Opt 31-389] Phase Resynthesis created 39 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: d665c0ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2827.961 ; gain = 7.828 ; free physical = 1987 ; free virtual = 6299
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |              39  |              67  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2827.961 ; gain = 0.000 ; free physical = 1987 ; free virtual = 6299
Ending Logic Optimization Task | Checksum: 158fcaa9a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2827.961 ; gain = 7.828 ; free physical = 1987 ; free virtual = 6299

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.868 | TNS=-4000.591 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 256 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 256 Total Ports: 512
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1606bca79

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1948 ; free virtual = 6260
Ending Power Optimization Task | Checksum: 1606bca79

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3224.230 ; gain = 396.270 ; free physical = 1976 ; free virtual = 6289

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1606bca79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1976 ; free virtual = 6289

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1976 ; free virtual = 6289
Ending Netlist Obfuscation Task | Checksum: 10d34e082

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1976 ; free virtual = 6289
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3224.230 ; gain = 457.098 ; free physical = 1976 ; free virtual = 6289
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1978 ; free virtual = 6291
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: abedcbf4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1978 ; free virtual = 6291
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1978 ; free virtual = 6291

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4eba79c2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1943 ; free virtual = 6256

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13b242ee2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1920 ; free virtual = 6229

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13b242ee2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1915 ; free virtual = 6229
Phase 1 Placer Initialization | Checksum: 13b242ee2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1916 ; free virtual = 6229

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 131c79889

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1902 ; free virtual = 6215

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net clr_pulse. Replicated 29 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 29 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 29 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6159
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[8]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[7]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[9]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net layer_en_reg_reg_rep_n_0. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 102 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 102 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1843 ; free virtual = 6156
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1843 ; free virtual = 6156

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           29  |              0  |                     1  |           0  |           1  |  00:00:03  |
|  Fanout                        |          102  |              0  |                    11  |           0  |           1  |  00:00:03  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          131  |              0  |                    12  |           0  |           6  |  00:00:07  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 128f345c9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:38 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1842 ; free virtual = 6155
Phase 2 Global Placement | Checksum: 113e88d59

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1843 ; free virtual = 6156

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 113e88d59

Time (s): cpu = 00:01:13 ; elapsed = 00:00:39 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1843 ; free virtual = 6155

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22a7093b4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:42 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1840 ; free virtual = 6148

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 232ef2442

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1835 ; free virtual = 6147

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 193f91481

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1835 ; free virtual = 6147

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18d3611bf

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1838 ; free virtual = 6147

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: adc2da00

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1819 ; free virtual = 6131

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10ed01a0f

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1819 ; free virtual = 6131

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e268828d

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1819 ; free virtual = 6131

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 117ade018

Time (s): cpu = 00:01:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1821 ; free virtual = 6130
Phase 3 Detail Placement | Checksum: 117ade018

Time (s): cpu = 00:01:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1817 ; free virtual = 6130

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17340f9b8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17340f9b8

Time (s): cpu = 00:01:39 ; elapsed = 00:00:53 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1816 ; free virtual = 6129
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.052. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b8d9e4ac

Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1817 ; free virtual = 6129
Phase 4.1 Post Commit Optimization | Checksum: b8d9e4ac

Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1817 ; free virtual = 6130

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b8d9e4ac

Time (s): cpu = 00:02:30 ; elapsed = 00:01:45 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1833 ; free virtual = 6146

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b8d9e4ac

Time (s): cpu = 00:02:31 ; elapsed = 00:01:45 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1833 ; free virtual = 6146

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1833 ; free virtual = 6146
Phase 4.4 Final Placement Cleanup | Checksum: 1160d36de

Time (s): cpu = 00:02:31 ; elapsed = 00:01:45 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1833 ; free virtual = 6146
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1160d36de

Time (s): cpu = 00:02:31 ; elapsed = 00:01:45 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1833 ; free virtual = 6146
Ending Placer Task | Checksum: bc41ad56

Time (s): cpu = 00:02:31 ; elapsed = 00:01:45 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1914 ; free virtual = 6227
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:36 ; elapsed = 00:01:48 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1914 ; free virtual = 6227
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1913 ; free virtual = 6226

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1675ef543

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1913 ; free virtual = 6226

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1675ef543

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1903 ; free virtual = 6248
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1675ef543

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1903 ; free virtual = 6248
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17d9a16e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1902 ; free virtual = 6248
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17d9a16e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1902 ; free virtual = 6248
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d1c9de29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1898 ; free virtual = 6247
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d1c9de29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1931 ; free virtual = 6247
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1931 ; free virtual = 6247
Ending Logic Optimization Task | Checksum: d1c9de29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.230 ; gain = 0.000 ; free physical = 1931 ; free virtual = 6247

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.052 | TNS=-4267.256 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 256 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 512
Ending PowerOpt Patch Enables Task | Checksum: ce2eae14

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.234 ; gain = 0.000 ; free physical = 1836 ; free virtual = 6151
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.234 ; gain = 0.000 ; free physical = 1836 ; free virtual = 6151
Ending Power Optimization Task | Checksum: ce2eae14

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3225.234 ; gain = 1.004 ; free physical = 1877 ; free virtual = 6192

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ce2eae14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.234 ; gain = 0.000 ; free physical = 1877 ; free virtual = 6192

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.234 ; gain = 0.000 ; free physical = 1877 ; free virtual = 6192
Ending Netlist Obfuscation Task | Checksum: ce2eae14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.234 ; gain = 0.000 ; free physical = 1877 ; free virtual = 6192
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.234 ; gain = 1.004 ; free physical = 1877 ; free virtual = 6192
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1053e162 ConstDB: 0 ShapeSum: a8529bdf RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire8_expand3_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire8_expand3_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 129bcd90a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:17 . Memory (MB): peak = 3397.281 ; gain = 172.047 ; free physical = 1474 ; free virtual = 5783
Post Restoration Checksum: NetGraph: 37810159 NumContArr: f23bd7b1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 129bcd90a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:17 . Memory (MB): peak = 3397.281 ; gain = 172.047 ; free physical = 1470 ; free virtual = 5783

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 129bcd90a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:18 . Memory (MB): peak = 3413.027 ; gain = 187.793 ; free physical = 1436 ; free virtual = 5749

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 129bcd90a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:18 . Memory (MB): peak = 3413.027 ; gain = 187.793 ; free physical = 1436 ; free virtual = 5749
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 176f22abc

Time (s): cpu = 00:02:17 ; elapsed = 00:01:22 . Memory (MB): peak = 3460.605 ; gain = 235.371 ; free physical = 1417 ; free virtual = 5726
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.052 | TNS=-4253.097| WHS=0.052  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 201816ffd

Time (s): cpu = 00:02:20 ; elapsed = 00:01:23 . Memory (MB): peak = 3460.605 ; gain = 235.371 ; free physical = 1410 ; free virtual = 5723

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10c9e750e

Time (s): cpu = 00:02:33 ; elapsed = 00:01:28 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1398 ; free virtual = 5707

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.062 | TNS=-4825.006| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: baeb0343

Time (s): cpu = 00:02:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1390 ; free virtual = 5706

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.090 | TNS=-4824.399| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 174cc951d

Time (s): cpu = 00:02:40 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1392 ; free virtual = 5708
Phase 4 Rip-up And Reroute | Checksum: 174cc951d

Time (s): cpu = 00:02:40 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1392 ; free virtual = 5708

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18e2823a0

Time (s): cpu = 00:02:41 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1391 ; free virtual = 5707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.062 | TNS=-4825.000| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 249b9f4d4

Time (s): cpu = 00:02:42 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1391 ; free virtual = 5707

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 249b9f4d4

Time (s): cpu = 00:02:42 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1391 ; free virtual = 5707
Phase 5 Delay and Skew Optimization | Checksum: 249b9f4d4

Time (s): cpu = 00:02:42 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1391 ; free virtual = 5707

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21b7fe520

Time (s): cpu = 00:02:44 ; elapsed = 00:01:34 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1360 ; free virtual = 5708
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.062 | TNS=-4824.103| WHS=0.140  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21b7fe520

Time (s): cpu = 00:02:44 ; elapsed = 00:01:34 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1360 ; free virtual = 5708
Phase 6 Post Hold Fix | Checksum: 21b7fe520

Time (s): cpu = 00:02:44 ; elapsed = 00:01:34 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1360 ; free virtual = 5708

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.265477 %
  Global Horizontal Routing Utilization  = 0.369839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 202920c60

Time (s): cpu = 00:02:45 ; elapsed = 00:01:34 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1356 ; free virtual = 5704

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 202920c60

Time (s): cpu = 00:02:45 ; elapsed = 00:01:35 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1356 ; free virtual = 5704

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c5687f89

Time (s): cpu = 00:02:46 ; elapsed = 00:01:35 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1387 ; free virtual = 5702

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.062 | TNS=-4824.103| WHS=0.140  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c5687f89

Time (s): cpu = 00:02:46 ; elapsed = 00:01:36 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1394 ; free virtual = 5710
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:46 ; elapsed = 00:01:36 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1459 ; free virtual = 5774

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:01:38 . Memory (MB): peak = 3481.699 ; gain = 256.465 ; free physical = 1459 ; free virtual = 5774
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 00:50:17 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire8_expand3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 u_2/rom_out_reg[84]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.700ns period=3.400ns})
  Destination:            genblk1[84].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.700ns period=3.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.400ns  (clk rise@3.400ns - clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.564ns (71.373%)  route 0.627ns (28.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.883 - 3.400 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4773, unset)         0.508     0.508    u_2/clk
    RAMB18_X5Y79         RAMB18E1                                     r  u_2/rom_out_reg[84]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y79         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.564     2.072 r  u_2/rom_out_reg[84]/DOADO[15]
                         net (fo=3, routed)           0.627     2.699    genblk1[84].mac_i/rom_out[84][15]
    DSP48_X5Y81          DSP48E1                                      r  genblk1[84].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.400     3.400 r  
                                                      0.000     3.400 r  clk (IN)
                         net (fo=4773, unset)         0.483     3.883    genblk1[84].mac_i/clk
    DSP48_X5Y81          DSP48E1                                      r  genblk1[84].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.883    
                         clock uncertainty           -0.035     3.847    
    DSP48_X5Y81          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -2.209     1.638    genblk1[84].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          1.638    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 -1.061    




phys_opt_design 
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.703 ; gain = 0.000 ; free physical = 1460 ; free virtual = 5777

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.061 | TNS=-4820.664 | WHS=0.141 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b2355fa2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3481.703 ; gain = 0.000 ; free physical = 1433 ; free virtual = 5750
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.061 | TNS=-4820.664 | WHS=0.141 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[84].mac_i/mul_out_reg_n_103.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: u_2/rom_out[84][15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: genblk1[84].mac_i/mul_out_reg_n_103.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: u_2/rom_out[84][15].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.061 | TNS=-4820.664 | WHS=0.141 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1b2355fa2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3505.711 ; gain = 24.008 ; free physical = 1430 ; free virtual = 5747
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1430 ; free virtual = 5747
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.061 | TNS=-4820.664 | WHS=0.141 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1430 ; free virtual = 5747
Ending Physical Synthesis Task | Checksum: 1b2355fa2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3505.711 ; gain = 24.008 ; free physical = 1430 ; free virtual = 5747
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3505.711 ; gain = 24.012 ; free physical = 1707 ; free virtual = 6023
report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 00:50:51 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire8_expand3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 u_2/rom_out_reg[84]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.700ns period=3.400ns})
  Destination:            genblk1[84].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.700ns period=3.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.400ns  (clk rise@3.400ns - clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.564ns (71.373%)  route 0.627ns (28.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.883 - 3.400 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4773, unset)         0.508     0.508    u_2/clk
    RAMB18_X5Y79         RAMB18E1                                     r  u_2/rom_out_reg[84]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y79         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.564     2.072 r  u_2/rom_out_reg[84]/DOADO[15]
                         net (fo=3, routed)           0.627     2.699    genblk1[84].mac_i/rom_out[84][15]
    DSP48_X5Y81          DSP48E1                                      r  genblk1[84].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.400     3.400 r  
                                                      0.000     3.400 r  clk (IN)
                         net (fo=4773, unset)         0.483     3.883    genblk1[84].mac_i/clk
    DSP48_X5Y81          DSP48E1                                      r  genblk1[84].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.883    
                         clock uncertainty           -0.035     3.847    
    DSP48_X5Y81          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -2.209     1.638    genblk1[84].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          1.638    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 -1.061    




report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  9 00:51:27 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire8_expand3
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 4557 |     0 |    433200 |  1.05 |
|   LUT as Logic          | 4557 |     0 |    433200 |  1.05 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 4262 |     0 |    866400 |  0.49 |
|   Register as Flip Flop | 4262 |     0 |    866400 |  0.49 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 2     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 4259  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2569 |     0 |    108300 |  2.37 |
|   SLICEL                                   | 1115 |     0 |           |       |
|   SLICEM                                   | 1454 |     0 |           |       |
| LUT as Logic                               | 4557 |     0 |    433200 |  1.05 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 4557 |       |           |       |
|   using O5 and O6                          |    0 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 4262 |     0 |    866400 |  0.49 |
|   Register driven from within the Slice    | 4103 |       |           |       |
|   Register driven from outside the Slice   |  159 |       |           |       |
|     LUT in front of the register is unused |  143 |       |           |       |
|     LUT in front of the register is used   |   16 |       |           |       |
| Unique Control Sets                        |  295 |       |    108300 |  0.27 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  128 |     0 |      1470 |  8.71 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |  256 |     0 |      2940 |  8.71 |
|     RAMB18E1 only |  256 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  256 |     0 |      3600 |  7.11 |
|   DSP48E1 only |  256 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4259 |        Flop & Latch |
| LUT1     | 4008 |                 LUT |
| CARRY4   | 2034 |          CarryLogic |
| LUT2     |  522 |                 LUT |
| RAMB18E1 |  256 |        Block Memory |
| DSP48E1  |  256 |    Block Arithmetic |
| LUT5     |    8 |                 LUT |
| LUT3     |    7 |                 LUT |
| LUT6     |    6 |                 LUT |
| LUT4     |    6 |                 LUT |
| FDCE     |    2 |        Flop & Latch |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design -resynth_seq_area 
Command: opt_design -resynth_seq_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1711 ; free virtual = 6025

Starting Logic Optimization Task

Phase 1 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 0 modules.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Resynthesis | Checksum: 1b2355fa2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1789 ; free virtual = 6099
INFO: [Opt 31-389] Phase Resynthesis created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 1b2355fa2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1788 ; free virtual = 6102
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Resynthesis              |               0  |               0  |                                              2  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b2355fa2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1788 ; free virtual = 6102

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1787 ; free virtual = 6101
Ending Netlist Obfuscation Task | Checksum: 1b2355fa2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1787 ; free virtual = 6101
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3505.711 ; gain = 0.000 ; free physical = 1787 ; free virtual = 6101
0
vi temp.xdc 
WARNING: [Common 17-259] Unknown Tcl command 'vi temp.xdc' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 00:59:46 2020...
