-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_accel_conv_relu is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0 : OUT STD_LOGIC;
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0 : OUT STD_LOGIC;
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0 : OUT STD_LOGIC;
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0 : OUT STD_LOGIC;
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1 : OUT STD_LOGIC;
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of cnn_accel_conv_relu is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv10_2A3 : STD_LOGIC_VECTOR (9 downto 0) := "1010100011";
    constant ap_const_lv11_2B : STD_LOGIC_VECTOR (10 downto 0) := "00000101011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv9_D : STD_LOGIC_VECTOR (8 downto 0) := "000001101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln30_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal sext_ln36_fu_836_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln36_reg_1812_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_fu_840_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_i_i26_i_i814_i_i_reg_1817_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_fu_848_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln37_reg_1822_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_fu_852_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln38_reg_1827_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_fu_856_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln39_reg_1832_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_fu_860_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln40_reg_1837_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_fu_864_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln41_reg_1842_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_fu_868_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln42_reg_1847_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_fu_872_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln43_reg_1852_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_fu_876_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter1_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter2_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter3_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter4_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter5_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter6_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter7_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter8_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter9_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter10_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter12_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter13_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter14_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter15_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter16_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter17_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln44_reg_1857_pp0_iter18_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln30_1_fu_926_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln30_1_reg_1862 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_934_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter12_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter13_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter14_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter15_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter16_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter17_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter18_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1867_pp0_iter19_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln31_fu_948_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln31_reg_1875_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_1888 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln_reg_1888_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln1_reg_1895_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln31_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_reg_1900 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln30_reg_1905 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_1909 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_1909_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_1909_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_1909_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_1909_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_1909_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_1909_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_reg_1909_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_reg_1915 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln30_fu_1060_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_reg_1921 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_reg_1921_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_reg_1937 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln36_fu_1358_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln36_reg_2213 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln37_fu_1365_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln37_reg_2218 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln37_reg_2218_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln38_fu_1372_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln38_reg_2223 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln38_reg_2223_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln38_reg_2223_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_fu_1417_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_reg_2228 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_reg_2228_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_reg_2228_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln39_reg_2228_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln40_fu_1424_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln40_reg_2233 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln40_reg_2233_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln40_reg_2233_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln40_reg_2233_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln40_reg_2233_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_fu_1431_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_reg_2238 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_reg_2238_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_reg_2238_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_reg_2238_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_reg_2238_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_reg_2238_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_fu_1476_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_2243 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_2243_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_2243_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_2243_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_2243_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_2243_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln42_reg_2243_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_fu_1483_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_reg_2248 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_reg_2248_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_reg_2248_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_reg_2248_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_reg_2248_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_reg_2248_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_reg_2248_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln43_reg_2248_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_fu_1490_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln44_reg_2253_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln47_fu_1690_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln47_reg_2353 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_icmp_ln31343_phi_fu_715_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln36_3_fu_1170_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln39_1_fu_1186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_1_fu_1202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln37_1_fu_1221_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_fu_1237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_fu_1253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_1_fu_1278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln41_fu_1294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_fu_1310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_1_fu_1698_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten339_fu_124 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln30_fu_978_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten339_load : STD_LOGIC_VECTOR (9 downto 0);
    signal i340_fu_128 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_sig_allocacmp_i340_load : STD_LOGIC_VECTOR (4 downto 0);
    signal j341_fu_132 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal j_fu_962_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_j341_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvars_iv_next14_i_i342_fu_136 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvars_iv_next14_i_i_fu_984_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvars_iv_next14_i_i342_load : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local : STD_LOGIC;
    signal p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local : STD_LOGIC;
    signal cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local : STD_LOGIC;
    signal cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local : STD_LOGIC;
    signal cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local : STD_LOGIC;
    signal grp_fu_722_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_741_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_760_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_779_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_798_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_817_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvars_iv_next14_i_i_mid1_fu_920_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_942_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln30_fu_912_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul2_fu_1025_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul2_fu_1025_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul2_fu_1025_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln30_fu_1044_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln30_fu_1044_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln30_fu_1044_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_942_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_fu_1064_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln31_fu_1073_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln31_fu_1073_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln31_fu_1073_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_10_fu_1096_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl1_fu_1089_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln36_fu_1103_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_1120_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl2_fu_1113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln39_fu_1127_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_1144_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_fu_1137_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln42_fu_1151_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln36_fu_1107_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln36_2_fu_1161_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_1_fu_1164_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln39_fu_1131_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln39_1_fu_1180_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln42_fu_1155_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln42_1_fu_1196_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln37_fu_1212_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln37_2_fu_1215_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_1_fu_1231_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln43_1_fu_1247_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln38_fu_1263_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln38_fu_1268_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln38_2_fu_1272_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln41_1_fu_1288_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln44_1_fu_1304_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_fu_1320_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_i_fu_1339_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_i_fu_1339_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_fu_1320_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_722_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_741_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_i_fu_1379_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_25_fu_1398_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_25_fu_1398_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_i_fu_1379_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_760_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_779_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_i_fu_1438_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_i_fu_1457_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_i_fu_1457_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_i_fu_1438_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_798_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_817_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_1506_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1703_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_1506_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_1526_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1710_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_1526_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_1546_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1718_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_1546_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_1566_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1726_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_1566_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_1586_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1734_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_1586_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1606_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1742_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_7_fu_1606_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_1629_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1750_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_1629_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_1646_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1758_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_fu_1646_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_fu_1666_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1766_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln33_1_fu_1675_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sum_fu_1666_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln47_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln33_1_fu_1675_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1775_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1703_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1710_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1710_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1718_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1718_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1726_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1726_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1734_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1734_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1742_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1742_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1750_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1750_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1758_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1758_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1766_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1766_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1775_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1775_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1775_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_942_ce : STD_LOGIC;
    signal grp_fu_1703_ce : STD_LOGIC;
    signal grp_fu_1710_ce : STD_LOGIC;
    signal grp_fu_1718_ce : STD_LOGIC;
    signal grp_fu_1726_ce : STD_LOGIC;
    signal grp_fu_1734_ce : STD_LOGIC;
    signal grp_fu_1742_ce : STD_LOGIC;
    signal grp_fu_1750_ce : STD_LOGIC;
    signal grp_fu_1758_ce : STD_LOGIC;
    signal grp_fu_1766_ce : STD_LOGIC;
    signal grp_fu_1775_ce : STD_LOGIC;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_1775_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1775_p20 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul2_fu_1025_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln30_fu_1044_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln31_fu_1073_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_1617 : BOOLEAN;
    signal ap_condition_467 : BOOLEAN;
    signal ap_condition_1622 : BOOLEAN;
    signal ap_condition_1625 : BOOLEAN;
    signal grp_fu_722_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_722_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_722_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_741_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_741_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_741_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_760_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_760_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_760_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_779_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_779_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_779_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_798_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_798_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_798_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_817_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_817_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_817_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_1320_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_1320_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_1320_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_fu_1339_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_fu_1339_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_i_fu_1339_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1379_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1379_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1379_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_25_fu_1398_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_25_fu_1398_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_25_fu_1398_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_i_fu_1438_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_i_fu_1438_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_i_fu_1438_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_i_fu_1457_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_i_fu_1457_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_i_fu_1457_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component cnn_accel_sparsemux_7_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_accel_urem_5ns_3ns_2_9_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component cnn_accel_mul_5ns_7ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component cnn_accel_mac_muladd_5ns_4ns_4ns_9_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component cnn_accel_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    sparsemux_7_2_16_1_1_U44 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0,
        def => grp_fu_722_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => grp_fu_722_p9);

    sparsemux_7_2_16_1_1_U45 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0,
        def => grp_fu_741_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => grp_fu_741_p9);

    sparsemux_7_2_16_1_1_U46 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0,
        def => grp_fu_760_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => grp_fu_760_p9);

    sparsemux_7_2_16_1_1_U47 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0,
        def => grp_fu_779_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => grp_fu_779_p9);

    sparsemux_7_2_16_1_1_U48 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q0,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q0,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q0,
        def => grp_fu_798_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => grp_fu_798_p9);

    sparsemux_7_2_16_1_1_U49 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q0,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q0,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q0,
        def => grp_fu_817_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => grp_fu_817_p9);

    urem_5ns_3ns_2_9_1_U50 : component cnn_accel_urem_5ns_3ns_2_9_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_fu_934_p3,
        din1 => grp_fu_942_p1,
        ce => grp_fu_942_ce,
        dout => grp_fu_942_p2);

    mul_5ns_7ns_11_1_1_U51 : component cnn_accel_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul2_fu_1025_p0,
        din1 => mul2_fu_1025_p1,
        dout => mul2_fu_1025_p2);

    mul_5ns_7ns_11_1_1_U52 : component cnn_accel_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln30_fu_1044_p0,
        din1 => mul_ln30_fu_1044_p1,
        dout => mul_ln30_fu_1044_p2);

    mul_5ns_7ns_11_1_1_U53 : component cnn_accel_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln31_fu_1073_p0,
        din1 => mul_ln31_fu_1073_p1,
        dout => mul_ln31_fu_1073_p2);

    sparsemux_7_2_16_1_1_U54 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1,
        def => tmp_i_fu_1320_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => tmp_i_fu_1320_p9);

    sparsemux_7_2_16_1_1_U55 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1,
        def => tmp_1_i_fu_1339_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => tmp_1_i_fu_1339_p9);

    sparsemux_7_2_16_1_1_U56 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1,
        def => tmp_9_i_fu_1379_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => tmp_9_i_fu_1379_p9);

    sparsemux_7_2_16_1_1_U57 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1,
        def => tmp_i_25_fu_1398_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => tmp_i_25_fu_1398_p9);

    sparsemux_7_2_16_1_1_U58 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_q1,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_q1,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_q1,
        def => tmp_11_i_fu_1438_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => tmp_11_i_fu_1438_p9);

    sparsemux_7_2_16_1_1_U59 : component cnn_accel_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_q1,
        din1 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_q1,
        din2 => p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_q1,
        def => tmp_12_i_fu_1457_p7,
        sel => trunc_ln30_reg_1921_pp0_iter9_reg,
        dout => tmp_12_i_fu_1457_p9);

    mac_muladd_16s_16s_24ns_24_4_1_U60 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln36_reg_2213,
        din1 => grp_fu_1703_p1,
        din2 => shl_i_i26_i_i814_i_i_reg_1817_pp0_iter12_reg,
        ce => grp_fu_1703_ce,
        dout => grp_fu_1703_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U61 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln37_reg_2218_pp0_iter11_reg,
        din1 => grp_fu_1710_p1,
        din2 => grp_fu_1710_p2,
        ce => grp_fu_1710_ce,
        dout => grp_fu_1710_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U62 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln38_reg_2223_pp0_iter12_reg,
        din1 => grp_fu_1718_p1,
        din2 => grp_fu_1718_p2,
        ce => grp_fu_1718_ce,
        dout => grp_fu_1718_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U63 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln39_reg_2228_pp0_iter13_reg,
        din1 => grp_fu_1726_p1,
        din2 => grp_fu_1726_p2,
        ce => grp_fu_1726_ce,
        dout => grp_fu_1726_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U64 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln40_reg_2233_pp0_iter14_reg,
        din1 => grp_fu_1734_p1,
        din2 => grp_fu_1734_p2,
        ce => grp_fu_1734_ce,
        dout => grp_fu_1734_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U65 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln41_reg_2238_pp0_iter15_reg,
        din1 => grp_fu_1742_p1,
        din2 => grp_fu_1742_p2,
        ce => grp_fu_1742_ce,
        dout => grp_fu_1742_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U66 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln42_reg_2243_pp0_iter16_reg,
        din1 => grp_fu_1750_p1,
        din2 => grp_fu_1750_p2,
        ce => grp_fu_1750_ce,
        dout => grp_fu_1750_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U67 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln43_reg_2248_pp0_iter17_reg,
        din1 => grp_fu_1758_p1,
        din2 => grp_fu_1758_p2,
        ce => grp_fu_1758_ce,
        dout => grp_fu_1758_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U68 : component cnn_accel_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln44_reg_2253_pp0_iter18_reg,
        din1 => grp_fu_1766_p1,
        din2 => grp_fu_1766_p2,
        ce => grp_fu_1766_ce,
        dout => grp_fu_1766_p3);

    mac_muladd_5ns_4ns_4ns_9_4_1_U69 : component cnn_accel_mac_muladd_5ns_4ns_4ns_9_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 5,
        din1_WIDTH => 4,
        din2_WIDTH => 4,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1775_p0,
        din1 => grp_fu_1775_p1,
        din2 => grp_fu_1775_p2,
        ce => grp_fu_1775_ce,
        dout => grp_fu_1775_p3);

    flow_control_loop_delay_pipe_U : component cnn_accel_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter23_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter22_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter23_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
            end if; 
        end if;
    end process;

    i340_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_467)) then
                i340_fu_128 <= i_fu_934_p3;
            end if;
        end if;
    end process;

    indvar_flatten339_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_467)) then
                indvar_flatten339_fu_124 <= add_ln30_fu_978_p2;
            end if;
        end if;
    end process;

    indvars_iv_next14_i_i342_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_467)) then
                indvars_iv_next14_i_i342_fu_136 <= indvars_iv_next14_i_i_fu_984_p2;
            end if;
        end if;
    end process;

    j341_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_467)) then
                j341_fu_132 <= j_fu_962_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_reg_1867 <= i_fu_934_p3;
                i_reg_1867_pp0_iter1_reg <= i_reg_1867;
                icmp_ln30_reg_1905 <= icmp_ln30_fu_996_p2;
                lshr_ln1_reg_1895 <= j_fu_962_p2(4 downto 1);
                lshr_ln1_reg_1895_pp0_iter1_reg <= lshr_ln1_reg_1895;
                lshr_ln_reg_1888 <= select_ln30_fu_912_p3(4 downto 1);
                lshr_ln_reg_1888_pp0_iter1_reg <= lshr_ln_reg_1888;
                select_ln30_1_reg_1862 <= select_ln30_1_fu_926_p3;
                sext_ln36_reg_1812 <= sext_ln36_fu_836_p1;
                sext_ln36_reg_1812_pp0_iter1_reg <= sext_ln36_reg_1812;
                sext_ln37_reg_1822 <= sext_ln37_fu_848_p1;
                sext_ln37_reg_1822_pp0_iter1_reg <= sext_ln37_reg_1822;
                sext_ln38_reg_1827 <= sext_ln38_fu_852_p1;
                sext_ln38_reg_1827_pp0_iter1_reg <= sext_ln38_reg_1827;
                sext_ln39_reg_1832 <= sext_ln39_fu_856_p1;
                sext_ln39_reg_1832_pp0_iter1_reg <= sext_ln39_reg_1832;
                sext_ln40_reg_1837 <= sext_ln40_fu_860_p1;
                sext_ln40_reg_1837_pp0_iter1_reg <= sext_ln40_reg_1837;
                sext_ln41_reg_1842 <= sext_ln41_fu_864_p1;
                sext_ln41_reg_1842_pp0_iter1_reg <= sext_ln41_reg_1842;
                sext_ln42_reg_1847 <= sext_ln42_fu_868_p1;
                sext_ln42_reg_1847_pp0_iter1_reg <= sext_ln42_reg_1847;
                sext_ln43_reg_1852 <= sext_ln43_fu_872_p1;
                sext_ln43_reg_1852_pp0_iter1_reg <= sext_ln43_reg_1852;
                sext_ln44_reg_1857 <= sext_ln44_fu_876_p1;
                sext_ln44_reg_1857_pp0_iter1_reg <= sext_ln44_reg_1857;
                    shl_i_i26_i_i814_i_i_reg_1817(23 downto 8) <= shl_i_i26_i_i814_i_i_fu_840_p3(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter1_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817(23 downto 8);
                tmp_11_reg_1909 <= mul2_fu_1025_p2(10 downto 7);
                trunc_ln31_reg_1875 <= trunc_ln31_fu_948_p1;
                trunc_ln31_reg_1875_pp0_iter1_reg <= trunc_ln31_reg_1875;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                i_reg_1867_pp0_iter10_reg <= i_reg_1867_pp0_iter9_reg;
                i_reg_1867_pp0_iter11_reg <= i_reg_1867_pp0_iter10_reg;
                i_reg_1867_pp0_iter12_reg <= i_reg_1867_pp0_iter11_reg;
                i_reg_1867_pp0_iter13_reg <= i_reg_1867_pp0_iter12_reg;
                i_reg_1867_pp0_iter14_reg <= i_reg_1867_pp0_iter13_reg;
                i_reg_1867_pp0_iter15_reg <= i_reg_1867_pp0_iter14_reg;
                i_reg_1867_pp0_iter16_reg <= i_reg_1867_pp0_iter15_reg;
                i_reg_1867_pp0_iter17_reg <= i_reg_1867_pp0_iter16_reg;
                i_reg_1867_pp0_iter18_reg <= i_reg_1867_pp0_iter17_reg;
                i_reg_1867_pp0_iter19_reg <= i_reg_1867_pp0_iter18_reg;
                i_reg_1867_pp0_iter2_reg <= i_reg_1867_pp0_iter1_reg;
                i_reg_1867_pp0_iter3_reg <= i_reg_1867_pp0_iter2_reg;
                i_reg_1867_pp0_iter4_reg <= i_reg_1867_pp0_iter3_reg;
                i_reg_1867_pp0_iter5_reg <= i_reg_1867_pp0_iter4_reg;
                i_reg_1867_pp0_iter6_reg <= i_reg_1867_pp0_iter5_reg;
                i_reg_1867_pp0_iter7_reg <= i_reg_1867_pp0_iter6_reg;
                i_reg_1867_pp0_iter8_reg <= i_reg_1867_pp0_iter7_reg;
                i_reg_1867_pp0_iter9_reg <= i_reg_1867_pp0_iter8_reg;
                lshr_ln1_reg_1895_pp0_iter2_reg <= lshr_ln1_reg_1895_pp0_iter1_reg;
                lshr_ln1_reg_1895_pp0_iter3_reg <= lshr_ln1_reg_1895_pp0_iter2_reg;
                lshr_ln1_reg_1895_pp0_iter4_reg <= lshr_ln1_reg_1895_pp0_iter3_reg;
                lshr_ln1_reg_1895_pp0_iter5_reg <= lshr_ln1_reg_1895_pp0_iter4_reg;
                lshr_ln1_reg_1895_pp0_iter6_reg <= lshr_ln1_reg_1895_pp0_iter5_reg;
                lshr_ln1_reg_1895_pp0_iter7_reg <= lshr_ln1_reg_1895_pp0_iter6_reg;
                lshr_ln1_reg_1895_pp0_iter8_reg <= lshr_ln1_reg_1895_pp0_iter7_reg;
                lshr_ln_reg_1888_pp0_iter10_reg <= lshr_ln_reg_1888_pp0_iter9_reg;
                lshr_ln_reg_1888_pp0_iter11_reg <= lshr_ln_reg_1888_pp0_iter10_reg;
                lshr_ln_reg_1888_pp0_iter12_reg <= lshr_ln_reg_1888_pp0_iter11_reg;
                lshr_ln_reg_1888_pp0_iter13_reg <= lshr_ln_reg_1888_pp0_iter12_reg;
                lshr_ln_reg_1888_pp0_iter14_reg <= lshr_ln_reg_1888_pp0_iter13_reg;
                lshr_ln_reg_1888_pp0_iter15_reg <= lshr_ln_reg_1888_pp0_iter14_reg;
                lshr_ln_reg_1888_pp0_iter16_reg <= lshr_ln_reg_1888_pp0_iter15_reg;
                lshr_ln_reg_1888_pp0_iter17_reg <= lshr_ln_reg_1888_pp0_iter16_reg;
                lshr_ln_reg_1888_pp0_iter18_reg <= lshr_ln_reg_1888_pp0_iter17_reg;
                lshr_ln_reg_1888_pp0_iter19_reg <= lshr_ln_reg_1888_pp0_iter18_reg;
                lshr_ln_reg_1888_pp0_iter20_reg <= lshr_ln_reg_1888_pp0_iter19_reg;
                lshr_ln_reg_1888_pp0_iter21_reg <= lshr_ln_reg_1888_pp0_iter20_reg;
                lshr_ln_reg_1888_pp0_iter2_reg <= lshr_ln_reg_1888_pp0_iter1_reg;
                lshr_ln_reg_1888_pp0_iter3_reg <= lshr_ln_reg_1888_pp0_iter2_reg;
                lshr_ln_reg_1888_pp0_iter4_reg <= lshr_ln_reg_1888_pp0_iter3_reg;
                lshr_ln_reg_1888_pp0_iter5_reg <= lshr_ln_reg_1888_pp0_iter4_reg;
                lshr_ln_reg_1888_pp0_iter6_reg <= lshr_ln_reg_1888_pp0_iter5_reg;
                lshr_ln_reg_1888_pp0_iter7_reg <= lshr_ln_reg_1888_pp0_iter6_reg;
                lshr_ln_reg_1888_pp0_iter8_reg <= lshr_ln_reg_1888_pp0_iter7_reg;
                lshr_ln_reg_1888_pp0_iter9_reg <= lshr_ln_reg_1888_pp0_iter8_reg;
                select_ln36_reg_2213 <= select_ln36_fu_1358_p3;
                select_ln37_reg_2218 <= select_ln37_fu_1365_p3;
                select_ln37_reg_2218_pp0_iter11_reg <= select_ln37_reg_2218;
                select_ln38_reg_2223 <= select_ln38_fu_1372_p3;
                select_ln38_reg_2223_pp0_iter11_reg <= select_ln38_reg_2223;
                select_ln38_reg_2223_pp0_iter12_reg <= select_ln38_reg_2223_pp0_iter11_reg;
                select_ln39_reg_2228 <= select_ln39_fu_1417_p3;
                select_ln39_reg_2228_pp0_iter11_reg <= select_ln39_reg_2228;
                select_ln39_reg_2228_pp0_iter12_reg <= select_ln39_reg_2228_pp0_iter11_reg;
                select_ln39_reg_2228_pp0_iter13_reg <= select_ln39_reg_2228_pp0_iter12_reg;
                select_ln40_reg_2233 <= select_ln40_fu_1424_p3;
                select_ln40_reg_2233_pp0_iter11_reg <= select_ln40_reg_2233;
                select_ln40_reg_2233_pp0_iter12_reg <= select_ln40_reg_2233_pp0_iter11_reg;
                select_ln40_reg_2233_pp0_iter13_reg <= select_ln40_reg_2233_pp0_iter12_reg;
                select_ln40_reg_2233_pp0_iter14_reg <= select_ln40_reg_2233_pp0_iter13_reg;
                select_ln41_reg_2238 <= select_ln41_fu_1431_p3;
                select_ln41_reg_2238_pp0_iter11_reg <= select_ln41_reg_2238;
                select_ln41_reg_2238_pp0_iter12_reg <= select_ln41_reg_2238_pp0_iter11_reg;
                select_ln41_reg_2238_pp0_iter13_reg <= select_ln41_reg_2238_pp0_iter12_reg;
                select_ln41_reg_2238_pp0_iter14_reg <= select_ln41_reg_2238_pp0_iter13_reg;
                select_ln41_reg_2238_pp0_iter15_reg <= select_ln41_reg_2238_pp0_iter14_reg;
                select_ln42_reg_2243 <= select_ln42_fu_1476_p3;
                select_ln42_reg_2243_pp0_iter11_reg <= select_ln42_reg_2243;
                select_ln42_reg_2243_pp0_iter12_reg <= select_ln42_reg_2243_pp0_iter11_reg;
                select_ln42_reg_2243_pp0_iter13_reg <= select_ln42_reg_2243_pp0_iter12_reg;
                select_ln42_reg_2243_pp0_iter14_reg <= select_ln42_reg_2243_pp0_iter13_reg;
                select_ln42_reg_2243_pp0_iter15_reg <= select_ln42_reg_2243_pp0_iter14_reg;
                select_ln42_reg_2243_pp0_iter16_reg <= select_ln42_reg_2243_pp0_iter15_reg;
                select_ln43_reg_2248 <= select_ln43_fu_1483_p3;
                select_ln43_reg_2248_pp0_iter11_reg <= select_ln43_reg_2248;
                select_ln43_reg_2248_pp0_iter12_reg <= select_ln43_reg_2248_pp0_iter11_reg;
                select_ln43_reg_2248_pp0_iter13_reg <= select_ln43_reg_2248_pp0_iter12_reg;
                select_ln43_reg_2248_pp0_iter14_reg <= select_ln43_reg_2248_pp0_iter13_reg;
                select_ln43_reg_2248_pp0_iter15_reg <= select_ln43_reg_2248_pp0_iter14_reg;
                select_ln43_reg_2248_pp0_iter16_reg <= select_ln43_reg_2248_pp0_iter15_reg;
                select_ln43_reg_2248_pp0_iter17_reg <= select_ln43_reg_2248_pp0_iter16_reg;
                select_ln44_reg_2253 <= select_ln44_fu_1490_p3;
                select_ln44_reg_2253_pp0_iter11_reg <= select_ln44_reg_2253;
                select_ln44_reg_2253_pp0_iter12_reg <= select_ln44_reg_2253_pp0_iter11_reg;
                select_ln44_reg_2253_pp0_iter13_reg <= select_ln44_reg_2253_pp0_iter12_reg;
                select_ln44_reg_2253_pp0_iter14_reg <= select_ln44_reg_2253_pp0_iter13_reg;
                select_ln44_reg_2253_pp0_iter15_reg <= select_ln44_reg_2253_pp0_iter14_reg;
                select_ln44_reg_2253_pp0_iter16_reg <= select_ln44_reg_2253_pp0_iter15_reg;
                select_ln44_reg_2253_pp0_iter17_reg <= select_ln44_reg_2253_pp0_iter16_reg;
                select_ln44_reg_2253_pp0_iter18_reg <= select_ln44_reg_2253_pp0_iter17_reg;
                select_ln47_reg_2353 <= select_ln47_fu_1690_p3;
                sext_ln36_reg_1812_pp0_iter10_reg <= sext_ln36_reg_1812_pp0_iter9_reg;
                sext_ln36_reg_1812_pp0_iter2_reg <= sext_ln36_reg_1812_pp0_iter1_reg;
                sext_ln36_reg_1812_pp0_iter3_reg <= sext_ln36_reg_1812_pp0_iter2_reg;
                sext_ln36_reg_1812_pp0_iter4_reg <= sext_ln36_reg_1812_pp0_iter3_reg;
                sext_ln36_reg_1812_pp0_iter5_reg <= sext_ln36_reg_1812_pp0_iter4_reg;
                sext_ln36_reg_1812_pp0_iter6_reg <= sext_ln36_reg_1812_pp0_iter5_reg;
                sext_ln36_reg_1812_pp0_iter7_reg <= sext_ln36_reg_1812_pp0_iter6_reg;
                sext_ln36_reg_1812_pp0_iter8_reg <= sext_ln36_reg_1812_pp0_iter7_reg;
                sext_ln36_reg_1812_pp0_iter9_reg <= sext_ln36_reg_1812_pp0_iter8_reg;
                sext_ln37_reg_1822_pp0_iter10_reg <= sext_ln37_reg_1822_pp0_iter9_reg;
                sext_ln37_reg_1822_pp0_iter11_reg <= sext_ln37_reg_1822_pp0_iter10_reg;
                sext_ln37_reg_1822_pp0_iter2_reg <= sext_ln37_reg_1822_pp0_iter1_reg;
                sext_ln37_reg_1822_pp0_iter3_reg <= sext_ln37_reg_1822_pp0_iter2_reg;
                sext_ln37_reg_1822_pp0_iter4_reg <= sext_ln37_reg_1822_pp0_iter3_reg;
                sext_ln37_reg_1822_pp0_iter5_reg <= sext_ln37_reg_1822_pp0_iter4_reg;
                sext_ln37_reg_1822_pp0_iter6_reg <= sext_ln37_reg_1822_pp0_iter5_reg;
                sext_ln37_reg_1822_pp0_iter7_reg <= sext_ln37_reg_1822_pp0_iter6_reg;
                sext_ln37_reg_1822_pp0_iter8_reg <= sext_ln37_reg_1822_pp0_iter7_reg;
                sext_ln37_reg_1822_pp0_iter9_reg <= sext_ln37_reg_1822_pp0_iter8_reg;
                sext_ln38_reg_1827_pp0_iter10_reg <= sext_ln38_reg_1827_pp0_iter9_reg;
                sext_ln38_reg_1827_pp0_iter11_reg <= sext_ln38_reg_1827_pp0_iter10_reg;
                sext_ln38_reg_1827_pp0_iter12_reg <= sext_ln38_reg_1827_pp0_iter11_reg;
                sext_ln38_reg_1827_pp0_iter2_reg <= sext_ln38_reg_1827_pp0_iter1_reg;
                sext_ln38_reg_1827_pp0_iter3_reg <= sext_ln38_reg_1827_pp0_iter2_reg;
                sext_ln38_reg_1827_pp0_iter4_reg <= sext_ln38_reg_1827_pp0_iter3_reg;
                sext_ln38_reg_1827_pp0_iter5_reg <= sext_ln38_reg_1827_pp0_iter4_reg;
                sext_ln38_reg_1827_pp0_iter6_reg <= sext_ln38_reg_1827_pp0_iter5_reg;
                sext_ln38_reg_1827_pp0_iter7_reg <= sext_ln38_reg_1827_pp0_iter6_reg;
                sext_ln38_reg_1827_pp0_iter8_reg <= sext_ln38_reg_1827_pp0_iter7_reg;
                sext_ln38_reg_1827_pp0_iter9_reg <= sext_ln38_reg_1827_pp0_iter8_reg;
                sext_ln39_reg_1832_pp0_iter10_reg <= sext_ln39_reg_1832_pp0_iter9_reg;
                sext_ln39_reg_1832_pp0_iter11_reg <= sext_ln39_reg_1832_pp0_iter10_reg;
                sext_ln39_reg_1832_pp0_iter12_reg <= sext_ln39_reg_1832_pp0_iter11_reg;
                sext_ln39_reg_1832_pp0_iter13_reg <= sext_ln39_reg_1832_pp0_iter12_reg;
                sext_ln39_reg_1832_pp0_iter2_reg <= sext_ln39_reg_1832_pp0_iter1_reg;
                sext_ln39_reg_1832_pp0_iter3_reg <= sext_ln39_reg_1832_pp0_iter2_reg;
                sext_ln39_reg_1832_pp0_iter4_reg <= sext_ln39_reg_1832_pp0_iter3_reg;
                sext_ln39_reg_1832_pp0_iter5_reg <= sext_ln39_reg_1832_pp0_iter4_reg;
                sext_ln39_reg_1832_pp0_iter6_reg <= sext_ln39_reg_1832_pp0_iter5_reg;
                sext_ln39_reg_1832_pp0_iter7_reg <= sext_ln39_reg_1832_pp0_iter6_reg;
                sext_ln39_reg_1832_pp0_iter8_reg <= sext_ln39_reg_1832_pp0_iter7_reg;
                sext_ln39_reg_1832_pp0_iter9_reg <= sext_ln39_reg_1832_pp0_iter8_reg;
                sext_ln40_reg_1837_pp0_iter10_reg <= sext_ln40_reg_1837_pp0_iter9_reg;
                sext_ln40_reg_1837_pp0_iter11_reg <= sext_ln40_reg_1837_pp0_iter10_reg;
                sext_ln40_reg_1837_pp0_iter12_reg <= sext_ln40_reg_1837_pp0_iter11_reg;
                sext_ln40_reg_1837_pp0_iter13_reg <= sext_ln40_reg_1837_pp0_iter12_reg;
                sext_ln40_reg_1837_pp0_iter14_reg <= sext_ln40_reg_1837_pp0_iter13_reg;
                sext_ln40_reg_1837_pp0_iter2_reg <= sext_ln40_reg_1837_pp0_iter1_reg;
                sext_ln40_reg_1837_pp0_iter3_reg <= sext_ln40_reg_1837_pp0_iter2_reg;
                sext_ln40_reg_1837_pp0_iter4_reg <= sext_ln40_reg_1837_pp0_iter3_reg;
                sext_ln40_reg_1837_pp0_iter5_reg <= sext_ln40_reg_1837_pp0_iter4_reg;
                sext_ln40_reg_1837_pp0_iter6_reg <= sext_ln40_reg_1837_pp0_iter5_reg;
                sext_ln40_reg_1837_pp0_iter7_reg <= sext_ln40_reg_1837_pp0_iter6_reg;
                sext_ln40_reg_1837_pp0_iter8_reg <= sext_ln40_reg_1837_pp0_iter7_reg;
                sext_ln40_reg_1837_pp0_iter9_reg <= sext_ln40_reg_1837_pp0_iter8_reg;
                sext_ln41_reg_1842_pp0_iter10_reg <= sext_ln41_reg_1842_pp0_iter9_reg;
                sext_ln41_reg_1842_pp0_iter11_reg <= sext_ln41_reg_1842_pp0_iter10_reg;
                sext_ln41_reg_1842_pp0_iter12_reg <= sext_ln41_reg_1842_pp0_iter11_reg;
                sext_ln41_reg_1842_pp0_iter13_reg <= sext_ln41_reg_1842_pp0_iter12_reg;
                sext_ln41_reg_1842_pp0_iter14_reg <= sext_ln41_reg_1842_pp0_iter13_reg;
                sext_ln41_reg_1842_pp0_iter15_reg <= sext_ln41_reg_1842_pp0_iter14_reg;
                sext_ln41_reg_1842_pp0_iter2_reg <= sext_ln41_reg_1842_pp0_iter1_reg;
                sext_ln41_reg_1842_pp0_iter3_reg <= sext_ln41_reg_1842_pp0_iter2_reg;
                sext_ln41_reg_1842_pp0_iter4_reg <= sext_ln41_reg_1842_pp0_iter3_reg;
                sext_ln41_reg_1842_pp0_iter5_reg <= sext_ln41_reg_1842_pp0_iter4_reg;
                sext_ln41_reg_1842_pp0_iter6_reg <= sext_ln41_reg_1842_pp0_iter5_reg;
                sext_ln41_reg_1842_pp0_iter7_reg <= sext_ln41_reg_1842_pp0_iter6_reg;
                sext_ln41_reg_1842_pp0_iter8_reg <= sext_ln41_reg_1842_pp0_iter7_reg;
                sext_ln41_reg_1842_pp0_iter9_reg <= sext_ln41_reg_1842_pp0_iter8_reg;
                sext_ln42_reg_1847_pp0_iter10_reg <= sext_ln42_reg_1847_pp0_iter9_reg;
                sext_ln42_reg_1847_pp0_iter11_reg <= sext_ln42_reg_1847_pp0_iter10_reg;
                sext_ln42_reg_1847_pp0_iter12_reg <= sext_ln42_reg_1847_pp0_iter11_reg;
                sext_ln42_reg_1847_pp0_iter13_reg <= sext_ln42_reg_1847_pp0_iter12_reg;
                sext_ln42_reg_1847_pp0_iter14_reg <= sext_ln42_reg_1847_pp0_iter13_reg;
                sext_ln42_reg_1847_pp0_iter15_reg <= sext_ln42_reg_1847_pp0_iter14_reg;
                sext_ln42_reg_1847_pp0_iter16_reg <= sext_ln42_reg_1847_pp0_iter15_reg;
                sext_ln42_reg_1847_pp0_iter2_reg <= sext_ln42_reg_1847_pp0_iter1_reg;
                sext_ln42_reg_1847_pp0_iter3_reg <= sext_ln42_reg_1847_pp0_iter2_reg;
                sext_ln42_reg_1847_pp0_iter4_reg <= sext_ln42_reg_1847_pp0_iter3_reg;
                sext_ln42_reg_1847_pp0_iter5_reg <= sext_ln42_reg_1847_pp0_iter4_reg;
                sext_ln42_reg_1847_pp0_iter6_reg <= sext_ln42_reg_1847_pp0_iter5_reg;
                sext_ln42_reg_1847_pp0_iter7_reg <= sext_ln42_reg_1847_pp0_iter6_reg;
                sext_ln42_reg_1847_pp0_iter8_reg <= sext_ln42_reg_1847_pp0_iter7_reg;
                sext_ln42_reg_1847_pp0_iter9_reg <= sext_ln42_reg_1847_pp0_iter8_reg;
                sext_ln43_reg_1852_pp0_iter10_reg <= sext_ln43_reg_1852_pp0_iter9_reg;
                sext_ln43_reg_1852_pp0_iter11_reg <= sext_ln43_reg_1852_pp0_iter10_reg;
                sext_ln43_reg_1852_pp0_iter12_reg <= sext_ln43_reg_1852_pp0_iter11_reg;
                sext_ln43_reg_1852_pp0_iter13_reg <= sext_ln43_reg_1852_pp0_iter12_reg;
                sext_ln43_reg_1852_pp0_iter14_reg <= sext_ln43_reg_1852_pp0_iter13_reg;
                sext_ln43_reg_1852_pp0_iter15_reg <= sext_ln43_reg_1852_pp0_iter14_reg;
                sext_ln43_reg_1852_pp0_iter16_reg <= sext_ln43_reg_1852_pp0_iter15_reg;
                sext_ln43_reg_1852_pp0_iter17_reg <= sext_ln43_reg_1852_pp0_iter16_reg;
                sext_ln43_reg_1852_pp0_iter2_reg <= sext_ln43_reg_1852_pp0_iter1_reg;
                sext_ln43_reg_1852_pp0_iter3_reg <= sext_ln43_reg_1852_pp0_iter2_reg;
                sext_ln43_reg_1852_pp0_iter4_reg <= sext_ln43_reg_1852_pp0_iter3_reg;
                sext_ln43_reg_1852_pp0_iter5_reg <= sext_ln43_reg_1852_pp0_iter4_reg;
                sext_ln43_reg_1852_pp0_iter6_reg <= sext_ln43_reg_1852_pp0_iter5_reg;
                sext_ln43_reg_1852_pp0_iter7_reg <= sext_ln43_reg_1852_pp0_iter6_reg;
                sext_ln43_reg_1852_pp0_iter8_reg <= sext_ln43_reg_1852_pp0_iter7_reg;
                sext_ln43_reg_1852_pp0_iter9_reg <= sext_ln43_reg_1852_pp0_iter8_reg;
                sext_ln44_reg_1857_pp0_iter10_reg <= sext_ln44_reg_1857_pp0_iter9_reg;
                sext_ln44_reg_1857_pp0_iter11_reg <= sext_ln44_reg_1857_pp0_iter10_reg;
                sext_ln44_reg_1857_pp0_iter12_reg <= sext_ln44_reg_1857_pp0_iter11_reg;
                sext_ln44_reg_1857_pp0_iter13_reg <= sext_ln44_reg_1857_pp0_iter12_reg;
                sext_ln44_reg_1857_pp0_iter14_reg <= sext_ln44_reg_1857_pp0_iter13_reg;
                sext_ln44_reg_1857_pp0_iter15_reg <= sext_ln44_reg_1857_pp0_iter14_reg;
                sext_ln44_reg_1857_pp0_iter16_reg <= sext_ln44_reg_1857_pp0_iter15_reg;
                sext_ln44_reg_1857_pp0_iter17_reg <= sext_ln44_reg_1857_pp0_iter16_reg;
                sext_ln44_reg_1857_pp0_iter18_reg <= sext_ln44_reg_1857_pp0_iter17_reg;
                sext_ln44_reg_1857_pp0_iter2_reg <= sext_ln44_reg_1857_pp0_iter1_reg;
                sext_ln44_reg_1857_pp0_iter3_reg <= sext_ln44_reg_1857_pp0_iter2_reg;
                sext_ln44_reg_1857_pp0_iter4_reg <= sext_ln44_reg_1857_pp0_iter3_reg;
                sext_ln44_reg_1857_pp0_iter5_reg <= sext_ln44_reg_1857_pp0_iter4_reg;
                sext_ln44_reg_1857_pp0_iter6_reg <= sext_ln44_reg_1857_pp0_iter5_reg;
                sext_ln44_reg_1857_pp0_iter7_reg <= sext_ln44_reg_1857_pp0_iter6_reg;
                sext_ln44_reg_1857_pp0_iter8_reg <= sext_ln44_reg_1857_pp0_iter7_reg;
                sext_ln44_reg_1857_pp0_iter9_reg <= sext_ln44_reg_1857_pp0_iter8_reg;
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter10_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter9_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter11_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter10_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter12_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter11_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter2_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter1_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter3_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter2_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter4_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter3_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter5_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter4_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter6_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter5_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter7_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter6_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter8_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter7_reg(23 downto 8);
                    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter9_reg(23 downto 8) <= shl_i_i26_i_i814_i_i_reg_1817_pp0_iter8_reg(23 downto 8);
                tmp_11_reg_1909_pp0_iter2_reg <= tmp_11_reg_1909;
                tmp_11_reg_1909_pp0_iter3_reg <= tmp_11_reg_1909_pp0_iter2_reg;
                tmp_11_reg_1909_pp0_iter4_reg <= tmp_11_reg_1909_pp0_iter3_reg;
                tmp_11_reg_1909_pp0_iter5_reg <= tmp_11_reg_1909_pp0_iter4_reg;
                tmp_11_reg_1909_pp0_iter6_reg <= tmp_11_reg_1909_pp0_iter5_reg;
                tmp_11_reg_1909_pp0_iter7_reg <= tmp_11_reg_1909_pp0_iter6_reg;
                tmp_11_reg_1909_pp0_iter8_reg <= tmp_11_reg_1909_pp0_iter7_reg;
                tmp_13_reg_1937 <= mul_ln31_fu_1073_p2(10 downto 7);
                tmp_reg_1915 <= mul_ln30_fu_1044_p2(10 downto 7);
                trunc_ln30_reg_1921 <= trunc_ln30_fu_1060_p1;
                trunc_ln30_reg_1921_pp0_iter9_reg <= trunc_ln30_reg_1921;
                trunc_ln31_reg_1875_pp0_iter10_reg <= trunc_ln31_reg_1875_pp0_iter9_reg;
                trunc_ln31_reg_1875_pp0_iter11_reg <= trunc_ln31_reg_1875_pp0_iter10_reg;
                trunc_ln31_reg_1875_pp0_iter12_reg <= trunc_ln31_reg_1875_pp0_iter11_reg;
                trunc_ln31_reg_1875_pp0_iter13_reg <= trunc_ln31_reg_1875_pp0_iter12_reg;
                trunc_ln31_reg_1875_pp0_iter14_reg <= trunc_ln31_reg_1875_pp0_iter13_reg;
                trunc_ln31_reg_1875_pp0_iter15_reg <= trunc_ln31_reg_1875_pp0_iter14_reg;
                trunc_ln31_reg_1875_pp0_iter16_reg <= trunc_ln31_reg_1875_pp0_iter15_reg;
                trunc_ln31_reg_1875_pp0_iter17_reg <= trunc_ln31_reg_1875_pp0_iter16_reg;
                trunc_ln31_reg_1875_pp0_iter18_reg <= trunc_ln31_reg_1875_pp0_iter17_reg;
                trunc_ln31_reg_1875_pp0_iter19_reg <= trunc_ln31_reg_1875_pp0_iter18_reg;
                trunc_ln31_reg_1875_pp0_iter20_reg <= trunc_ln31_reg_1875_pp0_iter19_reg;
                trunc_ln31_reg_1875_pp0_iter21_reg <= trunc_ln31_reg_1875_pp0_iter20_reg;
                trunc_ln31_reg_1875_pp0_iter22_reg <= trunc_ln31_reg_1875_pp0_iter21_reg;
                trunc_ln31_reg_1875_pp0_iter2_reg <= trunc_ln31_reg_1875_pp0_iter1_reg;
                trunc_ln31_reg_1875_pp0_iter3_reg <= trunc_ln31_reg_1875_pp0_iter2_reg;
                trunc_ln31_reg_1875_pp0_iter4_reg <= trunc_ln31_reg_1875_pp0_iter3_reg;
                trunc_ln31_reg_1875_pp0_iter5_reg <= trunc_ln31_reg_1875_pp0_iter4_reg;
                trunc_ln31_reg_1875_pp0_iter6_reg <= trunc_ln31_reg_1875_pp0_iter5_reg;
                trunc_ln31_reg_1875_pp0_iter7_reg <= trunc_ln31_reg_1875_pp0_iter6_reg;
                trunc_ln31_reg_1875_pp0_iter8_reg <= trunc_ln31_reg_1875_pp0_iter7_reg;
                trunc_ln31_reg_1875_pp0_iter9_reg <= trunc_ln31_reg_1875_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln31_reg_1900 <= icmp_ln31_fu_990_p2;
            end if;
        end if;
    end process;
    shl_i_i26_i_i814_i_i_reg_1817(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter1_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter2_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter3_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter4_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter5_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter6_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter7_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter8_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter9_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter10_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter11_reg(7 downto 0) <= "00000000";
    shl_i_i26_i_i814_i_i_reg_1817_pp0_iter12_reg(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln30_fu_978_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten339_load) + unsigned(ap_const_lv10_1));
    add_ln36_1_fu_1164_p2 <= std_logic_vector(unsigned(sub_ln36_fu_1107_p2) + unsigned(zext_ln36_2_fu_1161_p1));
    add_ln37_2_fu_1215_p2 <= std_logic_vector(unsigned(sub_ln36_fu_1107_p2) + unsigned(zext_ln37_fu_1212_p1));
    add_ln38_2_fu_1272_p2 <= std_logic_vector(unsigned(sub_ln36_fu_1107_p2) + unsigned(zext_ln38_fu_1268_p1));
    add_ln38_fu_1263_p2 <= std_logic_vector(unsigned(lshr_ln_reg_1888_pp0_iter8_reg) + unsigned(ap_const_lv4_1));
    add_ln39_1_fu_1180_p2 <= std_logic_vector(unsigned(sub_ln39_fu_1131_p2) + unsigned(zext_ln36_2_fu_1161_p1));
    add_ln40_1_fu_1231_p2 <= std_logic_vector(unsigned(sub_ln39_fu_1131_p2) + unsigned(zext_ln37_fu_1212_p1));
    add_ln41_1_fu_1288_p2 <= std_logic_vector(unsigned(sub_ln39_fu_1131_p2) + unsigned(zext_ln38_fu_1268_p1));
    add_ln42_1_fu_1196_p2 <= std_logic_vector(unsigned(sub_ln42_fu_1155_p2) + unsigned(zext_ln36_2_fu_1161_p1));
    add_ln43_1_fu_1247_p2 <= std_logic_vector(unsigned(sub_ln42_fu_1155_p2) + unsigned(zext_ln37_fu_1212_p1));
    add_ln44_1_fu_1304_p2 <= std_logic_vector(unsigned(sub_ln42_fu_1155_p2) + unsigned(zext_ln38_fu_1268_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_1617_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln30_reg_1905, ap_block_pp0_stage0)
    begin
                ap_condition_1617 <= ((icmp_ln30_reg_1905 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_1622_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln31_reg_1875_pp0_iter8_reg, ap_block_pp0_stage0)
    begin
                ap_condition_1622 <= ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_1625_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln31_reg_1875_pp0_iter8_reg, ap_block_pp0_stage0)
    begin
                ap_condition_1625 <= ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_467_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_467 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln30_fu_996_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln30_fu_996_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter23_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg)
    begin
        if (((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_icmp_ln31343_phi_fu_715_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln31_reg_1900, ap_loop_init, ap_condition_1617)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1617)) then 
                ap_phi_mux_icmp_ln31343_phi_fu_715_p4 <= icmp_ln31_reg_1900;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln31343_phi_fu_715_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_icmp_ln31343_phi_fu_715_p4 <= icmp_ln31_reg_1900;
            end if;
        else 
            ap_phi_mux_icmp_ln31343_phi_fu_715_p4 <= icmp_ln31_reg_1900;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i340_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, i340_fu_128, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i340_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i340_load <= i340_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten339_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten339_fu_124, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten339_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten339_load <= indvar_flatten339_fu_124;
        end if; 
    end process;


    ap_sig_allocacmp_indvars_iv_next14_i_i342_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvars_iv_next14_i_i342_fu_136, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvars_iv_next14_i_i342_load <= ap_const_lv5_1;
        else 
            ap_sig_allocacmp_indvars_iv_next14_i_i342_load <= indvars_iv_next14_i_i342_fu_136;
        end if; 
    end process;


    ap_sig_allocacmp_j341_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, j341_fu_132, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j341_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_j341_load <= j341_fu_132;
        end if; 
    end process;

    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_address0 <= zext_ln47_1_fu_1698_p1(9 - 1 downto 0);
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0 <= cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local;

    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local <= ap_const_logic_1;
        else 
            cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_d0 <= select_ln47_reg_2353;
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0 <= cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local;

    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter22_reg)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter22_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local <= ap_const_logic_1;
        else 
            cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_address0 <= zext_ln47_1_fu_1698_p1(9 - 1 downto 0);
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0 <= cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local;

    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local <= ap_const_logic_1;
        else 
            cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_d0 <= select_ln47_reg_2353;
    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0 <= cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local;

    cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter22_reg)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter22_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local <= ap_const_logic_1;
        else 
            cnn_accel_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_conv_buf_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_1064_p2 <= std_logic_vector(unsigned(i_reg_1867_pp0_iter7_reg) + unsigned(ap_const_lv5_2));

    grp_fu_1703_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1703_ce <= ap_const_logic_1;
        else 
            grp_fu_1703_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1703_p1 <= sext_ln36_reg_1812_pp0_iter10_reg(16 - 1 downto 0);

    grp_fu_1710_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1710_ce <= ap_const_logic_1;
        else 
            grp_fu_1710_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1710_p1 <= sext_ln37_reg_1822_pp0_iter11_reg(16 - 1 downto 0);
    grp_fu_1710_p2 <= (tmp_2_fu_1506_p4 & ap_const_lv8_0);

    grp_fu_1718_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1718_ce <= ap_const_logic_1;
        else 
            grp_fu_1718_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1718_p1 <= sext_ln38_reg_1827_pp0_iter12_reg(16 - 1 downto 0);
    grp_fu_1718_p2 <= (tmp_3_fu_1526_p4 & ap_const_lv8_0);

    grp_fu_1726_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1726_ce <= ap_const_logic_1;
        else 
            grp_fu_1726_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1726_p1 <= sext_ln39_reg_1832_pp0_iter13_reg(16 - 1 downto 0);
    grp_fu_1726_p2 <= (tmp_4_fu_1546_p4 & ap_const_lv8_0);

    grp_fu_1734_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1734_ce <= ap_const_logic_1;
        else 
            grp_fu_1734_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1734_p1 <= sext_ln40_reg_1837_pp0_iter14_reg(16 - 1 downto 0);
    grp_fu_1734_p2 <= (tmp_5_fu_1566_p4 & ap_const_lv8_0);

    grp_fu_1742_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1742_ce <= ap_const_logic_1;
        else 
            grp_fu_1742_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1742_p1 <= sext_ln41_reg_1842_pp0_iter15_reg(16 - 1 downto 0);
    grp_fu_1742_p2 <= (tmp_6_fu_1586_p4 & ap_const_lv8_0);

    grp_fu_1750_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1750_ce <= ap_const_logic_1;
        else 
            grp_fu_1750_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1750_p1 <= sext_ln42_reg_1847_pp0_iter16_reg(16 - 1 downto 0);
    grp_fu_1750_p2 <= (tmp_7_fu_1606_p4 & ap_const_lv8_0);

    grp_fu_1758_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1758_ce <= ap_const_logic_1;
        else 
            grp_fu_1758_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1758_p1 <= sext_ln43_reg_1852_pp0_iter17_reg(16 - 1 downto 0);
    grp_fu_1758_p2 <= (tmp_8_fu_1629_p4 & ap_const_lv8_0);

    grp_fu_1766_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1766_ce <= ap_const_logic_1;
        else 
            grp_fu_1766_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1766_p1 <= sext_ln44_reg_1857_pp0_iter18_reg(16 - 1 downto 0);
    grp_fu_1766_p2 <= (tmp_9_fu_1646_p4 & ap_const_lv8_0);

    grp_fu_1775_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_1775_ce <= ap_const_logic_1;
        else 
            grp_fu_1775_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1775_p0 <= grp_fu_1775_p00(5 - 1 downto 0);
    grp_fu_1775_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_1867_pp0_iter19_reg),9));
    grp_fu_1775_p1 <= ap_const_lv9_D(4 - 1 downto 0);
    grp_fu_1775_p2 <= grp_fu_1775_p20(4 - 1 downto 0);
    grp_fu_1775_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_1888_pp0_iter21_reg),9));
    grp_fu_722_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_741_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_760_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_779_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_798_p7 <= "XXXXXXXXXXXXXXXX";
    grp_fu_817_p7 <= "XXXXXXXXXXXXXXXX";

    grp_fu_942_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_942_ce <= ap_const_logic_1;
        else 
            grp_fu_942_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_942_p1 <= ap_const_lv5_3(3 - 1 downto 0);
    i_fu_934_p3 <= 
        ap_sig_allocacmp_indvars_iv_next14_i_i342_load when (ap_phi_mux_icmp_ln31343_phi_fu_715_p4(0) = '1') else 
        ap_sig_allocacmp_i340_load;
    icmp_ln30_fu_996_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten339_load = ap_const_lv10_2A3) else "0";
    icmp_ln31_fu_990_p2 <= "1" when (j_fu_962_p2 = ap_const_lv5_1A) else "0";
    icmp_ln47_fu_1684_p2 <= "1" when (signed(sum_fu_1666_p4) > signed(ap_const_lv16_0)) else "0";
    indvars_iv_next14_i_i_fu_984_p2 <= std_logic_vector(unsigned(i_fu_934_p3) + unsigned(ap_const_lv5_1));
    indvars_iv_next14_i_i_mid1_fu_920_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i340_load) + unsigned(ap_const_lv5_2));
    j_fu_962_p2 <= std_logic_vector(unsigned(select_ln30_fu_912_p3) + unsigned(ap_const_lv5_1));
    mul2_fu_1025_p0 <= mul2_fu_1025_p00(5 - 1 downto 0);
    mul2_fu_1025_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln30_1_reg_1862),11));
    mul2_fu_1025_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln30_fu_1044_p0 <= mul_ln30_fu_1044_p00(5 - 1 downto 0);
    mul_ln30_fu_1044_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_1867_pp0_iter7_reg),11));
    mul_ln30_fu_1044_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln31_fu_1073_p0 <= mul_ln31_fu_1073_p00(5 - 1 downto 0);
    mul_ln31_fu_1073_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_1064_p2),11));
    mul_ln31_fu_1073_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921, ap_block_pp0_stage0, zext_ln37_1_fu_1221_p1, zext_ln40_fu_1237_p1, zext_ln43_fu_1253_p1, zext_ln38_1_fu_1278_p1, zext_ln41_fu_1294_p1, zext_ln44_fu_1310_p1)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local <= zext_ln44_fu_1310_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local <= zext_ln43_fu_1253_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local <= zext_ln41_fu_1294_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local <= zext_ln40_fu_1237_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local <= zext_ln38_1_fu_1278_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local <= zext_ln37_1_fu_1221_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local_assign_proc : process(trunc_ln30_reg_1921, zext_ln36_3_fu_1170_p1, zext_ln39_1_fu_1186_p1, zext_ln42_1_fu_1202_p1, ap_condition_1622)
    begin
        if ((ap_const_boolean_1 = ap_condition_1622)) then
            if ((trunc_ln30_reg_1921 = ap_const_lv2_2)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local <= zext_ln42_1_fu_1202_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_0)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local <= zext_ln39_1_fu_1186_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_1)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local <= zext_ln36_3_fu_1170_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_address1_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 
    = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921, ap_block_pp0_stage0, zext_ln37_1_fu_1221_p1, zext_ln40_fu_1237_p1, zext_ln43_fu_1253_p1, zext_ln38_1_fu_1278_p1, zext_ln41_fu_1294_p1, zext_ln44_fu_1310_p1)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local <= zext_ln44_fu_1310_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local <= zext_ln43_fu_1253_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local <= zext_ln41_fu_1294_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local <= zext_ln40_fu_1237_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local <= zext_ln38_1_fu_1278_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local <= zext_ln37_1_fu_1221_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local_assign_proc : process(trunc_ln30_reg_1921, zext_ln36_3_fu_1170_p1, zext_ln39_1_fu_1186_p1, zext_ln42_1_fu_1202_p1, ap_condition_1622)
    begin
        if ((ap_const_boolean_1 = ap_condition_1622)) then
            if ((trunc_ln30_reg_1921 = ap_const_lv2_1)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local <= zext_ln42_1_fu_1202_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_2)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local <= zext_ln39_1_fu_1186_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_0)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local <= zext_ln36_3_fu_1170_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_address1_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 
    = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921, ap_block_pp0_stage0, zext_ln37_1_fu_1221_p1, zext_ln40_fu_1237_p1, zext_ln43_fu_1253_p1, zext_ln38_1_fu_1278_p1, zext_ln41_fu_1294_p1, zext_ln44_fu_1310_p1)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local <= zext_ln44_fu_1310_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local <= zext_ln43_fu_1253_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local <= zext_ln41_fu_1294_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local <= zext_ln40_fu_1237_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local <= zext_ln38_1_fu_1278_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local <= zext_ln37_1_fu_1221_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local_assign_proc : process(trunc_ln30_reg_1921, zext_ln36_3_fu_1170_p1, zext_ln39_1_fu_1186_p1, zext_ln42_1_fu_1202_p1, ap_condition_1625)
    begin
        if ((ap_const_boolean_1 = ap_condition_1625)) then
            if ((trunc_ln30_reg_1921 = ap_const_lv2_0)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local <= zext_ln42_1_fu_1202_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_1)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local <= zext_ln39_1_fu_1186_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_2)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local <= zext_ln36_3_fu_1170_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_address1_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 
    = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921, ap_block_pp0_stage0, zext_ln37_1_fu_1221_p1, zext_ln40_fu_1237_p1, zext_ln43_fu_1253_p1, zext_ln38_1_fu_1278_p1, zext_ln41_fu_1294_p1, zext_ln44_fu_1310_p1)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local <= zext_ln44_fu_1310_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local <= zext_ln43_fu_1253_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local <= zext_ln41_fu_1294_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local <= zext_ln40_fu_1237_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local <= zext_ln38_1_fu_1278_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local <= zext_ln37_1_fu_1221_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local_assign_proc : process(trunc_ln30_reg_1921, zext_ln36_3_fu_1170_p1, zext_ln39_1_fu_1186_p1, zext_ln42_1_fu_1202_p1, ap_condition_1625)
    begin
        if ((ap_const_boolean_1 = ap_condition_1625)) then
            if ((trunc_ln30_reg_1921 = ap_const_lv2_2)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local <= zext_ln42_1_fu_1202_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_0)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local <= zext_ln39_1_fu_1186_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_1)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local <= zext_ln36_3_fu_1170_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_address1_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 
    = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921, ap_block_pp0_stage0, zext_ln37_1_fu_1221_p1, zext_ln40_fu_1237_p1, zext_ln43_fu_1253_p1, zext_ln38_1_fu_1278_p1, zext_ln41_fu_1294_p1, zext_ln44_fu_1310_p1)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local <= zext_ln44_fu_1310_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local <= zext_ln43_fu_1253_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local <= zext_ln41_fu_1294_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local <= zext_ln40_fu_1237_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local <= zext_ln38_1_fu_1278_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local <= zext_ln37_1_fu_1221_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local_assign_proc : process(trunc_ln30_reg_1921, zext_ln36_3_fu_1170_p1, zext_ln39_1_fu_1186_p1, zext_ln42_1_fu_1202_p1, ap_condition_1625)
    begin
        if ((ap_const_boolean_1 = ap_condition_1625)) then
            if ((trunc_ln30_reg_1921 = ap_const_lv2_1)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local <= zext_ln42_1_fu_1202_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_2)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local <= zext_ln39_1_fu_1186_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_0)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local <= zext_ln36_3_fu_1170_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_address1_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 
    = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local_assign_proc : process(ap_enable_reg_pp0_iter9, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921, ap_block_pp0_stage0, zext_ln37_1_fu_1221_p1, zext_ln40_fu_1237_p1, zext_ln43_fu_1253_p1, zext_ln38_1_fu_1278_p1, zext_ln41_fu_1294_p1, zext_ln44_fu_1310_p1)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local <= zext_ln44_fu_1310_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_0) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local <= zext_ln43_fu_1253_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local <= zext_ln41_fu_1294_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local <= zext_ln40_fu_1237_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local <= zext_ln38_1_fu_1278_p1(8 - 1 downto 0);
            elsif (((trunc_ln30_reg_1921 = ap_const_lv2_2) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0))) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local <= zext_ln37_1_fu_1221_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local_assign_proc : process(trunc_ln30_reg_1921, zext_ln36_3_fu_1170_p1, zext_ln39_1_fu_1186_p1, zext_ln42_1_fu_1202_p1, ap_condition_1622)
    begin
        if ((ap_const_boolean_1 = ap_condition_1622)) then
            if ((trunc_ln30_reg_1921 = ap_const_lv2_0)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local <= zext_ln42_1_fu_1202_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_1)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local <= zext_ln39_1_fu_1186_p1(8 - 1 downto 0);
            elsif ((trunc_ln30_reg_1921 = ap_const_lv2_2)) then 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local <= zext_ln36_3_fu_1170_p1(8 - 1 downto 0);
            else 
                p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_address1_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 
    = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1 <= p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local;

    p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln31_reg_1875_pp0_iter8_reg, trunc_ln30_reg_1921)
    begin
        if ((((trunc_ln30_reg_1921 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((trunc_ln30_reg_1921 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln31_reg_1875_pp0_iter8_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_fu_1089_p3 <= (tmp_reg_1915 & ap_const_lv4_0);
    p_shl2_fu_1113_p3 <= (tmp_11_reg_1909_pp0_iter8_reg & ap_const_lv4_0);
    p_shl_fu_1137_p3 <= (tmp_13_reg_1937 & ap_const_lv4_0);
    select_ln30_1_fu_926_p3 <= 
        indvars_iv_next14_i_i_mid1_fu_920_p2 when (ap_phi_mux_icmp_ln31343_phi_fu_715_p4(0) = '1') else 
        ap_sig_allocacmp_indvars_iv_next14_i_i342_load;
    select_ln30_fu_912_p3 <= 
        ap_const_lv5_0 when (ap_phi_mux_icmp_ln31343_phi_fu_715_p4(0) = '1') else 
        ap_sig_allocacmp_j341_load;
    select_ln36_fu_1358_p3 <= 
        tmp_1_i_fu_1339_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        tmp_i_fu_1320_p9;
    select_ln37_fu_1365_p3 <= 
        grp_fu_722_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        grp_fu_741_p9;
    select_ln38_fu_1372_p3 <= 
        grp_fu_741_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        grp_fu_722_p9;
    select_ln39_fu_1417_p3 <= 
        tmp_i_25_fu_1398_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        tmp_9_i_fu_1379_p9;
    select_ln40_fu_1424_p3 <= 
        grp_fu_760_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        grp_fu_779_p9;
    select_ln41_fu_1431_p3 <= 
        grp_fu_779_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        grp_fu_760_p9;
    select_ln42_fu_1476_p3 <= 
        tmp_12_i_fu_1457_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        tmp_11_i_fu_1438_p9;
    select_ln43_fu_1483_p3 <= 
        grp_fu_798_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        grp_fu_817_p9;
    select_ln44_fu_1490_p3 <= 
        grp_fu_817_p9 when (trunc_ln31_reg_1875_pp0_iter9_reg(0) = '1') else 
        grp_fu_798_p9;
    select_ln47_fu_1690_p3 <= 
        trunc_ln33_1_fu_1675_p4 when (icmp_ln47_fu_1684_p2(0) = '1') else 
        ap_const_lv15_0;
        sext_ln36_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read1),24));

        sext_ln37_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read2),24));

        sext_ln38_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read3),24));

        sext_ln39_fu_856_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read4),24));

        sext_ln40_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read5),24));

        sext_ln41_fu_864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read6),24));

        sext_ln42_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read7),24));

        sext_ln43_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read8),24));

        sext_ln44_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read9),24));

    shl_i_i26_i_i814_i_i_fu_840_p3 <= (p_read & ap_const_lv8_0);
    sub_ln36_fu_1107_p2 <= std_logic_vector(unsigned(p_shl1_fu_1089_p3) - unsigned(zext_ln36_fu_1103_p1));
    sub_ln39_fu_1131_p2 <= std_logic_vector(unsigned(p_shl2_fu_1113_p3) - unsigned(zext_ln39_fu_1127_p1));
    sub_ln42_fu_1155_p2 <= std_logic_vector(unsigned(p_shl_fu_1137_p3) - unsigned(zext_ln42_fu_1151_p1));
    sum_fu_1666_p1 <= grp_fu_1766_p3;
    sum_fu_1666_p4 <= sum_fu_1666_p1(23 downto 8);
    tmp_10_fu_1096_p3 <= (tmp_reg_1915 & ap_const_lv1_0);
    tmp_11_i_fu_1438_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_12_fu_1120_p3 <= (tmp_11_reg_1909_pp0_iter8_reg & ap_const_lv1_0);
    tmp_12_i_fu_1457_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_14_fu_1144_p3 <= (tmp_13_reg_1937 & ap_const_lv1_0);
    tmp_1_i_fu_1339_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_2_fu_1506_p1 <= grp_fu_1703_p3;
    tmp_2_fu_1506_p4 <= tmp_2_fu_1506_p1(23 downto 8);
    tmp_3_fu_1526_p1 <= grp_fu_1710_p3;
    tmp_3_fu_1526_p4 <= tmp_3_fu_1526_p1(23 downto 8);
    tmp_4_fu_1546_p1 <= grp_fu_1718_p3;
    tmp_4_fu_1546_p4 <= tmp_4_fu_1546_p1(23 downto 8);
    tmp_5_fu_1566_p1 <= grp_fu_1726_p3;
    tmp_5_fu_1566_p4 <= tmp_5_fu_1566_p1(23 downto 8);
    tmp_6_fu_1586_p1 <= grp_fu_1734_p3;
    tmp_6_fu_1586_p4 <= tmp_6_fu_1586_p1(23 downto 8);
    tmp_7_fu_1606_p1 <= grp_fu_1742_p3;
    tmp_7_fu_1606_p4 <= tmp_7_fu_1606_p1(23 downto 8);
    tmp_8_fu_1629_p1 <= grp_fu_1750_p3;
    tmp_8_fu_1629_p4 <= tmp_8_fu_1629_p1(23 downto 8);
    tmp_9_fu_1646_p1 <= grp_fu_1758_p3;
    tmp_9_fu_1646_p4 <= tmp_9_fu_1646_p1(23 downto 8);
    tmp_9_i_fu_1379_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_i_25_fu_1398_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_i_fu_1320_p7 <= "XXXXXXXXXXXXXXXX";
    trunc_ln30_fu_1060_p1 <= grp_fu_942_p2(2 - 1 downto 0);
    trunc_ln31_fu_948_p1 <= select_ln30_fu_912_p3(1 - 1 downto 0);
    trunc_ln33_1_fu_1675_p1 <= grp_fu_1766_p3;
    trunc_ln33_1_fu_1675_p4 <= trunc_ln33_1_fu_1675_p1(22 downto 8);
    zext_ln36_2_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_1888_pp0_iter8_reg),8));
    zext_ln36_3_fu_1170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_1_fu_1164_p2),64));
    zext_ln36_fu_1103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1096_p3),8));
    zext_ln37_1_fu_1221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln37_2_fu_1215_p2),64));
    zext_ln37_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_1895_pp0_iter8_reg),8));
    zext_ln38_1_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln38_2_fu_1272_p2),64));
    zext_ln38_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln38_fu_1263_p2),8));
    zext_ln39_1_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln39_1_fu_1180_p2),64));
    zext_ln39_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1120_p3),8));
    zext_ln40_fu_1237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_1_fu_1231_p2),64));
    zext_ln41_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln41_1_fu_1288_p2),64));
    zext_ln42_1_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_1_fu_1196_p2),64));
    zext_ln42_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1144_p3),8));
    zext_ln43_fu_1253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_1_fu_1247_p2),64));
    zext_ln44_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln44_1_fu_1304_p2),64));
    zext_ln47_1_fu_1698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1775_p3),64));
end behav;
