Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Mon Dec 19 01:53:35 2022
| Host         : DESKTOP-OUSEAHU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clock/inner/inst/clk_out1 |                                    |                                    |                1 |              1 |         1.00 |
|  wireSCLK_BUFG             | transmitter/regLRCK_i_1_n_0        |                                    |                1 |              1 |         1.00 |
|  wireSCLK_BUFG             | transmitter/currState[0]           |                                    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       | bridgey/E[0]                       | clock/SR[0]                        |                5 |             19 |         3.80 |
|  clock/inner/inst/clk_out1 |                                    | clock/counter[0]_i_1_n_0           |                8 |             32 |         4.00 |
|  wireSCLK_BUFG             | transmitter/bitCounter[31]_i_2_n_0 | transmitter/bitCounter[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  wireSCLK_BUFG             |                                    |                                    |                8 |             36 |         4.50 |
|  CLK100MHZ_IBUF_BUFG       |                                    |                                    |               34 |             47 |         1.38 |
+----------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+


