Warning (10268): Verilog HDL information at tanh.sv(54): always construct contains both blocking and non-blocking assignments File: /home/daniel/Documents/GitHub/tanh/tanh.sv Line: 54
