
*** Running vivado
    with args -log TOP_RISCV.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_RISCV.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TOP_RISCV.tcl -notrace
Command: synth_design -top TOP_RISCV -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18636
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_RISCV' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/TOP_RISCV.vhd:20]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-226] default block is never used [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/data_path.vhd:69]
INFO: [Synth 8-638] synthesizing module 'register_bank' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/register_bank.vhd:28]
WARNING: [Synth 8-614] signal 'bank' is read in the process but is not in the sensitivity list [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/register_bank.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'register_bank' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/register_bank.vhd:28]
INFO: [Synth 8-638] synthesizing module 'immediate' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/immediate.vhd:10]
WARNING: [Synth 8-614] signal 'zeros' is read in the process but is not in the sensitivity list [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/immediate.vhd:14]
WARNING: [Synth 8-614] signal 'ones' is read in the process but is not in the sensitivity list [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/immediate.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'immediate' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/immediate.vhd:10]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/ALU.vhd:17]
WARNING: [Synth 8-614] signal 'res_o' is read in the process but is not in the sensitivity list [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/ALU.vhd:20]
WARNING: [Synth 8-614] signal 'zeros' is read in the process but is not in the sensitivity list [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/ALU.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'data_path' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-638] synthesizing module 'control_path' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/control_path.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ctrl_decoder' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/ctrl_decoder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ctrl_decoder' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/ctrl_decoder.vhd:21]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/forwarding_unit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/forwarding_unit.vhd:28]
INFO: [Synth 8-638] synthesizing module 'alu_decoder' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/alu_decoder.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/alu_decoder.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/alu_decoder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'alu_decoder' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/alu_decoder.vhd:17]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/hazard_unit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/hazard_unit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'control_path' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/control_path.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'TOP_RISCV' (0#1) [C:/Users/lazar/Documents/risc-v/RISC-V.srcs/sources_1/new/TOP_RISCV.vhd:20]
WARNING: [Synth 8-7129] Port funct7_i[6] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[4] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[3] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[2] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[1] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7_i[0] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_we_i in module register_bank is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 3     
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   9 Input    5 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 34    
	  10 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rd_we_i in module register_bank is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    51|
|3     |LUT1   |    32|
|4     |LUT2   |    16|
|5     |LUT3   |   126|
|6     |LUT4   |   105|
|7     |LUT5   |   209|
|8     |LUT6   |  1162|
|9     |MUXF7  |   289|
|10    |MUXF8  |    64|
|11    |FDCE   |  1340|
|12    |FDRE   |    32|
|13    |IBUF   |    66|
|14    |OBUF   |   100|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |  3593|
|2     |  control      |control_path  |   959|
|3     |  data         |data_path     |  2467|
|4     |    ALU_entity |ALU           |    52|
|5     |    Reg_bank   |register_bank |  1953|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1284.137 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1284.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1284.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 48bca5c0
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1284.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lazar/Documents/risc-v/RISC-V.runs/synth_1/TOP_RISCV.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_RISCV_utilization_synth.rpt -pb TOP_RISCV_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 15:31:46 2023...
