$date
	Sun Oct 23 00:18:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#794852
b11001 !
1"
#794854
b11001 &
b11001 %
1$
#794855
0"
#794858
b1001100 &
b1001100 %
#794862
b100110 &
b100110 %
#794866
b10011 &
b10011 %
#794870
b111010 &
b111010 %
#794874
b11101 &
b11101 %
#794878
b1011000 &
b1011000 %
#794882
b101100 &
b101100 %
#794886
b10110 &
b10110 %
#794890
b1011 &
b1011 %
#794894
b100010 &
b100010 %
#794898
b10001 &
b10001 %
#794902
b110100 &
b110100 %
#794906
b11010 &
b11010 %
#794910
b1101 &
b1101 %
#794914
b101000 &
b101000 %
#794918
b10100 &
b10100 %
#794922
b1010 &
b1010 %
#794926
b101 &
b101 %
#794930
b10000 &
b10000 %
#794934
b1000 &
b1000 %
#794938
b100 &
b100 %
#794942
b10 &
b10 %
#794946
b1 &
b1 %
1#
#794950
b0 &
0#
b0 %
0$
#1789242
b10011 &
b10011 %
1$
b10011 !
1"
#1789243
0"
#1789246
b111010 &
b111010 %
#1789250
b11101 &
b11101 %
#1789254
b1011000 &
b1011000 %
#1789258
b101100 &
b101100 %
#1789262
b10110 &
b10110 %
#1789266
b1011 &
b1011 %
#1789270
b100010 &
b100010 %
#1789274
b10001 &
b10001 %
#1789278
b110100 &
b110100 %
#1789282
b11010 &
b11010 %
#1789286
b1101 &
b1101 %
#1789290
b101000 &
b101000 %
#1789294
b10100 &
b10100 %
#1789298
b1010 &
b1010 %
#1789302
b101 &
b101 %
#1789306
b10000 &
b10000 %
#1789310
b1000 &
b1000 %
#1789314
b100 &
b100 %
#1789318
b10 &
b10 %
#1789322
b1 &
b1 %
1#
#1789326
b0 &
0#
b0 %
0$
#2772760
b10010 !
1"
#2772762
b10010 &
b10010 %
1$
#2772763
0"
#2772766
b1001 &
b1001 %
#2772770
b11100 &
b11100 %
#2772774
b1110 &
b1110 %
#2772778
b111 &
b111 %
#2772782
b10110 &
b10110 %
#2772786
b1011 &
b1011 %
#2772790
b100010 &
b100010 %
#2772794
b10001 &
b10001 %
#2772798
b110100 &
b110100 %
#2772802
b11010 &
b11010 %
#2772806
b1101 &
b1101 %
#2772810
b101000 &
b101000 %
#2772814
b10100 &
b10100 %
#2772818
b1010 &
b1010 %
#2772822
b101 &
b101 %
#2772826
b10000 &
b10000 %
#2772830
b1000 &
b1000 %
#2772834
b100 &
b100 %
#2772838
b10 &
b10 %
#2772842
b1 &
b1 %
1#
#2772846
b0 &
0#
b0 %
0$
#4500012
