// Seed: 3924188608
module module_0;
  wire id_1 = id_1;
  wire id_3, id_4;
  tri0 id_5, id_6 = -1, id_7 = id_2;
  tri  id_8 = id_7;
  assign id_5 = -1;
  wire id_9;
  id_10(
      -1, id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  module_0 modCall_1 ();
  always if (-1) id_7[1'b0-1] <= -1;
endmodule
