<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->

<CLIPDeclaration Name="ser_to_par_0_0">
 <FormatVersion>3.0</FormatVersion>
 <Description></Description>
 <TopLevelEntityAndArchitecture>
  <SynthesisModel>
   <Entity>ser_to_par_0_0</Entity>
   <Architecture>Behavioral</Architecture>
  </SynthesisModel>
  <SimulationModel>
   <Entity>ser_to_par_0_0</Entity>
   <Architecture>Behavioral</Architecture>
  </SimulationModel>
 </TopLevelEntityAndArchitecture>
 <SupportedDeviceFamilies>Unlimited</SupportedDeviceFamilies>
 <InterfaceList>
  <Interface Name="LabVIEW">
   <InterfaceType>LabVIEW</InterfaceType>
   <SignalList>
    <Signal Name="clk_0_0">
     <HDLName>clk_0_0</HDLName>
     <HDLType>STD_LOGIC</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>clock</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <FreqInHertz>
      <Max>200.000000M</Max>
      <Min>1.000000M</Min>
     </FreqInHertz>
    </Signal>
    <Signal Name="po_0_0">
     <HDLName>po_0_0</HDLName>
     <HDLType>STD_LOGIC_VECTOR (15 downto 0)</HDLType>
     <Direction>FromCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <U16/>
     </DataType>
     <RequiredClockDomain></RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="si_0_0">
     <HDLName>si_0_0</HDLName>
     <HDLType>STD_LOGIC</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain></RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
    <Signal Name="zerro_0_0">
     <HDLName>zerro_0_0</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>data</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
     <RequiredClockDomain></RequiredClockDomain>
     <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
    </Signal>
   </SignalList>
  </Interface>
  <Interface Name="Fabric">
   <InterfaceType>Fabric</InterfaceType>
   <SignalList>
    <Signal Name="reset_0_0">
     <HDLName>reset_0_0</HDLName>
     <HDLType>std_logic</HDLType>
     <Direction>ToCLIP</Direction>
     <SignalType>reset</SignalType>
     <Description></Description>
     <DataType>
      <Boolean/>
     </DataType>
    </Signal>
   </SignalList>
  </Interface>
 </InterfaceList>
 <ImplementationList>
  <Path Name="ser_to_par_0_0.vhd">
   <TopLevel/>
   <MD5>87e4f22387c7ba0e1f3b8a6a18686563</MD5>
   <SimulationFileList>
    <SimulationModelType>Same as synthesis</SimulationModelType>
   </SimulationFileList>
  </Path>
 </ImplementationList>
 <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
 <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
 <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
</CLIPDeclaration>