// Automatically generated by PRGA's blackbox library generator
`timescale 1ns/1ps
module {{ module.vpr_model }} #(
    parameter   WIDTH_A     = {{ module.ports.a|length }}
    , parameter WIDTH_B     = {{ module.ports.b|length }}
    , parameter SIGNED      = 1'b0
) (
    input wire [WIDTH_A - 1:0]                  a
    , input wire [WIDTH_B - 1:0]                b
    , output reg [WIDTH_A + WIDTH_B - 1:0]      x
    );

    reg                             neg_a, neg_b;
    reg [WIDTH_A - 1:0]             abs_a;
    reg [WIDTH_B - 1:0]             abs_b;
    reg [WIDTH_A + WIDTH_B - 1:0]   abs_x;

    always @* begin
        if (SIGNED) begin
            neg_a = a[WIDTH_A - 1];
            neg_b = b[WIDTH_A - 1];
            abs_a = ~a + 1;
            abs_b = ~b + 1;
        end else begin
            neg_a = 1'b0;
            neg_b = 1'b0;
            abs_a = a;
            abs_b = b;
        end
    end

    always @* begin
        abs_x = abs_a * abs_b;
    end

    always @* begin
        if (SIGNED && (neg_a ^ neg_b)) begin
            x = ~abs_x + 1;
        end else begin
            x = abs_x;
        end
    end

endmodule


