<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › pxa3xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pxa3xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-pxa/pxa3xx.c</span>
<span class="cm"> *</span>
<span class="cm"> * code specific to pxa3xx aka Monahans</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 Marvell International Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * 2007-09-02: eric miao &lt;eric.miao@marvell.com&gt;</span>
<span class="cm"> *             initial version</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/pm.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>
<span class="cp">#include &lt;linux/i2c/pxa-i2c.h&gt;</span>

<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;asm/suspend.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/pxa3xx-regs.h&gt;</span>
<span class="cp">#include &lt;mach/reset.h&gt;</span>
<span class="cp">#include &lt;mach/ohci.h&gt;</span>
<span class="cp">#include &lt;mach/pm.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;mach/smemc.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#include &quot;generic.h&quot;</span>
<span class="cp">#include &quot;devices.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cp">#define PECR_IE(n)	((1 &lt;&lt; ((n) * 2)) &lt;&lt; 28)</span>
<span class="cp">#define PECR_IS(n)	((1 &lt;&lt; ((n) * 2)) &lt;&lt; 29)</span>

<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_ffuart</span><span class="p">,</span> <span class="n">FFUART</span><span class="p">,</span> <span class="mi">14857000</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_btuart</span><span class="p">,</span> <span class="n">BTUART</span><span class="p">,</span> <span class="mi">14857000</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_stuart</span><span class="p">,</span> <span class="n">STUART</span><span class="p">,</span> <span class="mi">14857000</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_i2c</span><span class="p">,</span> <span class="n">I2C</span><span class="p">,</span> <span class="mi">32842000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_udc</span><span class="p">,</span> <span class="n">UDC</span><span class="p">,</span> <span class="mi">48000000</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_usbh</span><span class="p">,</span> <span class="n">USBH</span><span class="p">,</span> <span class="mi">48000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_u2d</span><span class="p">,</span> <span class="n">USB2</span><span class="p">,</span> <span class="mi">48000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_keypad</span><span class="p">,</span> <span class="n">KEYPAD</span><span class="p">,</span> <span class="mi">32768</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_ssp1</span><span class="p">,</span> <span class="n">SSP1</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_ssp2</span><span class="p">,</span> <span class="n">SSP2</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_ssp3</span><span class="p">,</span> <span class="n">SSP3</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_ssp4</span><span class="p">,</span> <span class="n">SSP4</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_pwm0</span><span class="p">,</span> <span class="n">PWM0</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_pwm1</span><span class="p">,</span> <span class="n">PWM1</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_mmc1</span><span class="p">,</span> <span class="n">MMC1</span><span class="p">,</span> <span class="mi">19500000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_mmc2</span><span class="p">,</span> <span class="n">MMC2</span><span class="p">,</span> <span class="mi">19500000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_PXA3_CKEN</span><span class="p">(</span><span class="n">pxa3xx_gpio</span><span class="p">,</span> <span class="n">GPIO</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DEFINE_CK</span><span class="p">(</span><span class="n">pxa3xx_lcd</span><span class="p">,</span> <span class="n">LCD</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pxa3xx_hsio_ops</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_CK</span><span class="p">(</span><span class="n">pxa3xx_smemc</span><span class="p">,</span> <span class="n">SMC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pxa3xx_smemc_ops</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_CK</span><span class="p">(</span><span class="n">pxa3xx_camera</span><span class="p">,</span> <span class="n">CAMERA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pxa3xx_hsio_ops</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_CK</span><span class="p">(</span><span class="n">pxa3xx_ac97</span><span class="p">,</span> <span class="n">AC97</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pxa3xx_ac97_ops</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_CLK</span><span class="p">(</span><span class="n">pxa3xx_pout</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_pxa3xx_pout_ops</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">,</span> <span class="mi">70</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">pxa3xx_clkregs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_pout</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;CLK_POUT&quot;</span><span class="p">),</span>
	<span class="cm">/* Power I2C clock is always on */</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_dummy</span><span class="p">,</span> <span class="s">&quot;pxa3xx-pwri2c.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_lcd</span><span class="p">,</span> <span class="s">&quot;pxa2xx-fb&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_camera</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;CAMCLK&quot;</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_ac97</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;AC97CLK&quot;</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_ffuart</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_btuart</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_stuart</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_stuart</span><span class="p">,</span> <span class="s">&quot;pxa2xx-ir&quot;</span><span class="p">,</span> <span class="s">&quot;UARTCLK&quot;</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_i2c</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_udc</span><span class="p">,</span> <span class="s">&quot;pxa27x-udc&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_usbh</span><span class="p">,</span> <span class="s">&quot;pxa27x-ohci&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_u2d</span><span class="p">,</span> <span class="s">&quot;pxa3xx-u2d&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_keypad</span><span class="p">,</span> <span class="s">&quot;pxa27x-keypad&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_ssp1</span><span class="p">,</span> <span class="s">&quot;pxa27x-ssp.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_ssp2</span><span class="p">,</span> <span class="s">&quot;pxa27x-ssp.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_ssp3</span><span class="p">,</span> <span class="s">&quot;pxa27x-ssp.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_ssp4</span><span class="p">,</span> <span class="s">&quot;pxa27x-ssp.3&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_pwm0</span><span class="p">,</span> <span class="s">&quot;pxa27x-pwm.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_pwm1</span><span class="p">,</span> <span class="s">&quot;pxa27x-pwm.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_mmc1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-mci.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_mmc2</span><span class="p">,</span> <span class="s">&quot;pxa2xx-mci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_smemc</span><span class="p">,</span> <span class="s">&quot;pxa2xx-pcmcia&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pxa3xx_gpio</span><span class="p">,</span> <span class="s">&quot;pxa-gpio&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_dummy</span><span class="p">,</span> <span class="s">&quot;sa1100-rtc&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM</span>

<span class="cp">#define ISRAM_START	0x5c000000</span>
<span class="cp">#define ISRAM_SIZE	SZ_256K</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sram</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">wakeup_src</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Enter a standby mode (S0D1C2 or S0D2C2).  Upon wakeup, the dynamic</span>
<span class="cm"> * memory controller has to be reinitialised, so we place some code</span>
<span class="cm"> * in the SRAM to perform this function.</span>
<span class="cm"> *</span>
<span class="cm"> * We disable FIQs across the standby - otherwise, we might receive a</span>
<span class="cm"> * FIQ while the SDRAM is unavailable.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_cpu_standby</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pwrmode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">pm_enter_standby_start</span><span class="p">[],</span> <span class="n">pm_enter_standby_end</span><span class="p">[];</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fn</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__force</span> <span class="o">*</span><span class="p">)(</span><span class="n">sram</span> <span class="o">+</span> <span class="mh">0x8000</span><span class="p">);</span>

	<span class="n">memcpy_toio</span><span class="p">(</span><span class="n">sram</span> <span class="o">+</span> <span class="mh">0x8000</span><span class="p">,</span> <span class="n">pm_enter_standby_start</span><span class="p">,</span>
		    <span class="n">pm_enter_standby_end</span> <span class="o">-</span> <span class="n">pm_enter_standby_start</span><span class="p">);</span>

	<span class="n">AD2D0SR</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>
	<span class="n">AD2D1SR</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>
	<span class="n">AD2D0ER</span> <span class="o">=</span> <span class="n">wakeup_src</span><span class="p">;</span>
	<span class="n">AD2D1ER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ASCR</span> <span class="o">=</span> <span class="n">ASCR</span><span class="p">;</span>
	<span class="n">ARSR</span> <span class="o">=</span> <span class="n">ARSR</span><span class="p">;</span>

	<span class="n">local_fiq_disable</span><span class="p">();</span>
	<span class="n">fn</span><span class="p">(</span><span class="n">pwrmode</span><span class="p">);</span>
	<span class="n">local_fiq_enable</span><span class="p">();</span>

	<span class="n">AD2D0ER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">AD2D1ER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE:  currently, the OBM (OEM Boot Module) binary comes along with</span>
<span class="cm"> * PXA3xx development kits assumes that the resuming process continues</span>
<span class="cm"> * with the address stored within the first 4 bytes of SDRAM. The PSPR</span>
<span class="cm"> * register is used privately by BootROM and OBM, and _must_ be set to</span>
<span class="cm"> * 0x5c014000 for the moment.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_cpu_pm_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mh">0xc0000000</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">saved_data</span> <span class="o">=</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
<span class="cp">#ifndef CONFIG_IWMMXT</span>
	<span class="n">u64</span> <span class="n">acc0</span><span class="p">;</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mra %Q0, %R0, acc0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">acc0</span><span class="p">));</span>
<span class="cp">#endif</span>

	<span class="k">extern</span> <span class="kt">int</span> <span class="n">pxa3xx_finish_suspend</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>

	<span class="cm">/* resuming from D2 requires the HSIO2/BOOT/TPM clocks enabled */</span>
	<span class="n">CKENA</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CKEN_BOOT</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CKEN_TPM</span><span class="p">);</span>
	<span class="n">CKENB</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">CKEN_HSIO2</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="cm">/* clear and setup wakeup source */</span>
	<span class="n">AD3SR</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>
	<span class="n">AD3ER</span> <span class="o">=</span> <span class="n">wakeup_src</span><span class="p">;</span>
	<span class="n">ASCR</span> <span class="o">=</span> <span class="n">ASCR</span><span class="p">;</span>
	<span class="n">ARSR</span> <span class="o">=</span> <span class="n">ARSR</span><span class="p">;</span>

	<span class="n">PCFR</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1u</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">);</span>			<span class="cm">/* L1_DIS */</span>
	<span class="n">PCFR</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mi">1u</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1u</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>	<span class="cm">/* L0_EN | SL_ROD */</span>

	<span class="n">PSPR</span> <span class="o">=</span> <span class="mh">0x5c014000</span><span class="p">;</span>

	<span class="cm">/* overwrite with the resume address */</span>
	<span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">cpu_resume</span><span class="p">);</span>

	<span class="n">cpu_suspend</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pxa3xx_finish_suspend</span><span class="p">);</span>

	<span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">saved_data</span><span class="p">;</span>

	<span class="n">AD3ER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#ifndef CONFIG_IWMMXT</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mar acc0, %Q0, %R0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">acc0</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_cpu_pm_enter</span><span class="p">(</span><span class="n">suspend_state_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Don&#39;t sleep if no wakeup sources are defined</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wakeup_src</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Not suspending: no wakeup sources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PM_SUSPEND_STANDBY</span>:
		<span class="n">pxa3xx_cpu_standby</span><span class="p">(</span><span class="n">PXA3xx_PM_S0D2C2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PM_SUSPEND_MEM</span>:
		<span class="n">pxa3xx_cpu_pm_suspend</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_cpu_pm_valid</span><span class="p">(</span><span class="n">suspend_state_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">state</span> <span class="o">==</span> <span class="n">PM_SUSPEND_MEM</span> <span class="o">||</span> <span class="n">state</span> <span class="o">==</span> <span class="n">PM_SUSPEND_STANDBY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pxa_cpu_pm_fns</span> <span class="n">pxa3xx_cpu_pm_fns</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">valid</span>		<span class="o">=</span> <span class="n">pxa3xx_cpu_pm_valid</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enter</span>		<span class="o">=</span> <span class="n">pxa3xx_cpu_pm_enter</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">pxa3xx_init_pm</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sram</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">ISRAM_START</span><span class="p">,</span> <span class="n">ISRAM_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sram</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Unable to map ISRAM: disabling standby/suspend</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Since we copy wakeup code into the SRAM, we need to ensure</span>
<span class="cm">	 * that it is preserved over the low power modes.  Note: bit 8</span>
<span class="cm">	 * is undocumented in the developer manual, but must be set.</span>
<span class="cm">	 */</span>
	<span class="n">AD1R</span> <span class="o">|=</span> <span class="n">ADXR_L2</span> <span class="o">|</span> <span class="n">ADXR_R0</span><span class="p">;</span>
	<span class="n">AD2R</span> <span class="o">|=</span> <span class="n">ADXR_L2</span> <span class="o">|</span> <span class="n">ADXR_R0</span><span class="p">;</span>
	<span class="n">AD3R</span> <span class="o">|=</span> <span class="n">ADXR_L2</span> <span class="o">|</span> <span class="n">ADXR_R0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear the resume enable registers.</span>
<span class="cm">	 */</span>
	<span class="n">AD1D0ER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">AD2D0ER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">AD2D1ER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">AD3ER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pxa_cpu_pm_fns</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pxa3xx_cpu_pm_fns</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_SSP3</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WSSP3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MSL</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WMSL0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_USBH2</span>:
	<span class="k">case</span> <span class="n">IRQ_USBH1</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WUSBH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_KEYPAD</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WKP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_AC97</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WAC97</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_USIM</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WUSIM0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_SSP2</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WSSP2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_I2C</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WI2C</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_STUART</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WUART3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_BTUART</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WUART2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_FFUART</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WUART1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MMC</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WMMC1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_SSP</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WSSP1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_RTCAlrm</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WRTC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_SSP4</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WSSP4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TSI</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WTSI</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_USIM2</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WUSIM1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MMC2</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WMMC2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_NAND</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_WFLASH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_USB2</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WUSB2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_WAKEUP0</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WEXTWAKE0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_WAKEUP1</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_WEXTWAKE1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_MMC3</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">ADXER_MFP_GEN12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">wakeup_src</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">wakeup_src</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pxa3xx_init_pm</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="cp">#define pxa3xx_set_wake	NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_ack_ext_wakeup</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PECR</span> <span class="o">|=</span> <span class="n">PECR_IS</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_WAKEUP0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_mask_ext_wakeup</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pxa_mask_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">PECR</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PECR_IE</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_WAKEUP0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa_unmask_ext_wakeup</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pxa_unmask_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">PECR</span> <span class="o">|=</span> <span class="n">PECR_IE</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_WAKEUP0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa_set_ext_wakeup_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">)</span>
		<span class="n">PWER</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_WAKEUP0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span>
		<span class="n">PWER</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_WAKEUP0</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">pxa_ext_wakeup_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;WAKEUP&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">pxa_ack_ext_wakeup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">pxa_mask_ext_wakeup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">pxa_unmask_ext_wakeup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">pxa_set_ext_wakeup_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">pxa_init_ext_wakeup_irq</span><span class="p">(</span><span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">fn</span><span class="p">)(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="p">,</span>
					   <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">))</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">IRQ_WAKEUP0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">IRQ_WAKEUP1</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pxa_ext_wakeup_chip</span><span class="p">,</span>
					 <span class="n">handle_edge_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pxa_ext_wakeup_chip</span><span class="p">.</span><span class="n">irq_set_wake</span> <span class="o">=</span> <span class="n">fn</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">pxa3xx_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* enable CP6 access */</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;mrc p15, 0, %0, c15, c1, 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="o">:</span> <span class="s">&quot;=r&quot;</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;mcr p15, 0, %0, c15, c1, 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="o">:</span> <span class="o">:</span><span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>

	<span class="n">pxa_init_irq</span><span class="p">(</span><span class="mi">56</span><span class="p">,</span> <span class="n">pxa3xx_set_wake</span><span class="p">);</span>
	<span class="n">pxa_init_ext_wakeup_irq</span><span class="p">(</span><span class="n">pxa3xx_set_wake</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">pxa3xx_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="cm">/* Mem Ctl */</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">SMEMC_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">PXA3XX_SMEMC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="mh">0x00200000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">pxa3xx_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pxa_map_io</span><span class="p">();</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">ARRAY_AND_SIZE</span><span class="p">(</span><span class="n">pxa3xx_io_desc</span><span class="p">));</span>
	<span class="n">pxa3xx_get_clk_frequency_khz</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * device registration specific to PXA3xx.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">pxa3xx_set_i2c_power_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_pxa_platform_data</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pxa_register_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pxa3xx_device_i2c_power</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">pxa_device_gpio</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa27x_device_udc</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa_device_pmu</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa_device_i2s</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa_device_asoc_ssp1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa_device_asoc_ssp2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa_device_asoc_ssp3</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa_device_asoc_ssp4</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa_device_asoc_platform</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sa1100_device_rtc</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa_device_rtc</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa27x_device_ssp1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa27x_device_ssp2</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa27x_device_ssp3</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa3xx_device_ssp4</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa27x_device_pwm0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pxa27x_device_pwm1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pxa3xx_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_pxa3xx</span><span class="p">())</span> <span class="p">{</span>

		<span class="n">reset_status</span> <span class="o">=</span> <span class="n">ARSR</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * clear RDH bit every time after reset</span>
<span class="cm">		 *</span>
<span class="cm">		 * Note: the last 3 bits DxS are write-1-to-clear so carefully</span>
<span class="cm">		 * preserve them here in case they will be referenced later</span>
<span class="cm">		 */</span>
		<span class="n">ASCR</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ASCR_RDH</span> <span class="o">|</span> <span class="n">ASCR_D1S</span> <span class="o">|</span> <span class="n">ASCR_D2S</span> <span class="o">|</span> <span class="n">ASCR_D3S</span><span class="p">);</span>

		<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">pxa3xx_clkregs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pxa3xx_clkregs</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">ret</span> <span class="o">=</span> <span class="n">pxa_init_dma</span><span class="p">(</span><span class="n">IRQ_DMA</span><span class="p">,</span> <span class="mi">32</span><span class="p">)))</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="n">pxa3xx_init_pm</span><span class="p">();</span>

		<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pxa_irq_syscore_ops</span><span class="p">);</span>
		<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pxa3xx_mfp_syscore_ops</span><span class="p">);</span>
		<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pxa3xx_clock_syscore_ops</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">devices</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">devices</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">pxa3xx_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
