digraph logic299A70C01AB33AD0 {
graph [label="logic299A70C01AB33AD0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic299A70C01AB33AD0_p_756_in [label="p_756_in", shape=invhouse, color="#e4f1b2"];
logic299A70C01AB33AD0_p_13_in [label="p_13_in", shape=invhouse, color="#e4f1b2"];
logic299A70C01AB33AD0_p_0_in [label="p_0_in", shape=invhouse, color="#e4f1b2"];
logic299A70C01AB33AD0_p_766_out [label="p_766_out", shape=invhouse, color="#e4f1b2"];
logic299A70C01AB33AD0_p_23_in [label="p_23_in", shape=invhouse, color="#e4f1b2"];
logic299A70C01AB33AD0_p_5_in763_in [label="p_5_in763_in[0:0]", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic299A70C01AB33AD0_p_94_out95_out [label="p_94_out95_out", shape=house, color="#e4f1b2"];
}
N_175EA550 [label="N_175EA550\n|:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_94_out95_out\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_94_out95_out ]\n\n#0:1\n", color="#bbebff"];
N_175EA640 [label="N_175EA640\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_764_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_764_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_175EA5F0 [label="N_175EA5F0\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_762_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_762_in ]\n\n#0:1\n", color="#bbebff"];
N_175EA5A0 [label="N_175EA5A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_760_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_760_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_175EA6E0 [label="N_175EA6E0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_757_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_757_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_175EA690 [label="N_175EA690\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_755_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_755_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
N_175EA730 [label="N_175EA730\n_~:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_754_in\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_754_in ]\n\n#0:1\n", color="#bbebff"];
N_175EA640 -> N_175EA550 [label="1", taillabel=<out[p_764_out]>, headlabel=<A>, headlabel=<#0:1>];
N_175EA5F0 -> N_175EA640 [label="1", taillabel=<out[p_762_in]>, headlabel=<P_5D5BCE0>, headlabel=<#0:1>];
N_175EA5A0 -> N_175EA550 [label="1", taillabel=<out[p_760_out]>, headlabel=<B>, headlabel=<#0:1>];
N_175EA690 -> N_175EA5A0 [label="1", taillabel=<out[p_761_in]>, headlabel=<A>, headlabel=<#0:1>];
N_175EA6E0 -> N_175EA550 [label="1", taillabel=<out[p_757_out]>, headlabel=<P_5D5BEC0>, headlabel=<#0:1>];
N_175EA690 -> N_175EA640 [label="1", taillabel=<out[p_761_in]>, headlabel=<B>, headlabel=<#0:1>];
N_175EA730 -> N_175EA690 [label="1", taillabel=<out[p_754_in]>, headlabel=<A>, headlabel=<#0:1>];
logic299A70C01AB33AD0_p_756_in -> N_175EA6E0 [label="1", taillabel=<p_756_in>, headlabel=<B>, headlabel=<#0:1>];
logic299A70C01AB33AD0_p_756_in -> N_175EA730 [label="1", taillabel=<p_756_in>, headlabel=<in>, headlabel=<#0:1>];
logic299A70C01AB33AD0_p_13_in -> N_175EA690 [label="1", taillabel=<p_13_in>, headlabel=<B>, headlabel=<#0:1>];
logic299A70C01AB33AD0_p_0_in -> N_175EA6E0 [label="1", taillabel=<p_0_in>, headlabel=<A>, headlabel=<#0:1>];
logic299A70C01AB33AD0_p_766_out -> N_175EA5F0 [label="1", taillabel=<p_766_out>, headlabel=<in>, headlabel=<#0:1>];
logic299A70C01AB33AD0_p_766_out -> N_175EA5A0 [label="1", taillabel=<p_766_out>, headlabel=<B>, headlabel=<#0:1>];
logic299A70C01AB33AD0_p_23_in -> N_175EA640 [label="1", taillabel=<p_23_in>, headlabel=<P_5D5BCB0>, headlabel=<#0:1>];
logic299A70C01AB33AD0_p_5_in763_in -> N_175EA640 [label="1", taillabel=<p_5_in763_in>, headlabel=<A>, headlabel=<#0:1>];
N_175EA550 -> logic299A70C01AB33AD0_p_94_out95_out [label="1", taillabel=<out[p_94_out95_out]>, headlabel=<p_94_out95_out>, headlabel=<#0:1>];
}
