<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="audio.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PL_PS_TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PL_PS_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PL_PS_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PL_PS_TOP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PL_PS_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PL_PS_TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PL_PS_TOP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PL_PS_TOP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PL_PS_TOP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PL_PS_TOP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PL_PS_TOP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PL_PS_TOP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PL_PS_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PL_PS_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PL_PS_TOP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PL_PS_TOP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PL_PS_TOP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PL_PS_TOP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PL_PS_TOP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PL_PS_TOP.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PL_PS_TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PL_PS_TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PL_PS_TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PL_PS_TOP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PL_PS_TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PL_PS_TOP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PL_PS_TOP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PL_PS_TOP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PL_PS_TOP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PL_PS_TOP_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PL_PS_TOP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PL_PS_TOP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PL_PS_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="PS.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PS.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_MHS" xil_pn:name="PS/PS.mhs" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITINIT_OPT" xil_pn:name="PS/__xps/bitinit.opt" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPS_SIM" xil_pn:name="PS/__xps/ise/PS.xpssim" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_SYN" xil_pn:name="PS/__xps/ise/PS.xpssyn" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UPB" xil_pn:name="PS/__xps/ise/PS.xpsupb" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PLATGEN_OPT" xil_pn:name="PS/__xps/platgen.opt" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UCF" xil_pn:name="PS/data/PS.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PS_axi_i2s_adi_0_wrapper.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="PS_axi_interconnect_1_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PS_axi_interconnect_1_wrapper.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="PS_processing_system7_0_wrapper.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PS_processing_system7_0_wrapper.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pl_ps_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pl_ps_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pl_ps_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1416486476" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-292335836468545973" xil_pn:start_ts="1416486476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416486476" xil_pn:in_ck="72149388727824902" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5912043121537428668" xil_pn:start_ts="1416486476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/CLK12288.v"/>
    </transform>
    <transform xil_pn:end_ts="1416486264" xil_pn:in_ck="2380929828018228533" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1416486264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416486476" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7790954050655286343" xil_pn:start_ts="1416486476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416486476" xil_pn:in_ck="2380929828018228533" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1416486476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416486513" xil_pn:in_ck="5464952365545256539" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2240562609045732174" xil_pn:start_ts="1416486476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PS.ngc"/>
      <outfile xil_pn:name="PS_axi_i2s_adi_0_wrapper.ngc"/>
      <outfile xil_pn:name="PS_axi_interconnect_1_wrapper.ncf"/>
      <outfile xil_pn:name="PS_axi_interconnect_1_wrapper.ngc"/>
      <outfile xil_pn:name="PS_processing_system7_0_wrapper.ncf"/>
      <outfile xil_pn:name="PS_processing_system7_0_wrapper.ngc"/>
    </transform>
    <transform xil_pn:end_ts="1416486528" xil_pn:in_ck="7874632668463734513" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6935604015759574612" xil_pn:start_ts="1416486513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PL_PS_TOP.lso"/>
      <outfile xil_pn:name="PL_PS_TOP.ngc"/>
      <outfile xil_pn:name="PL_PS_TOP.ngr"/>
      <outfile xil_pn:name="PL_PS_TOP.prj"/>
      <outfile xil_pn:name="PL_PS_TOP.stx"/>
      <outfile xil_pn:name="PL_PS_TOP.syr"/>
      <outfile xil_pn:name="PL_PS_TOP.xst"/>
      <outfile xil_pn:name="PL_PS_TOP_xst.xrpt"/>
      <outfile xil_pn:name="PS.ngc"/>
      <outfile xil_pn:name="PS_axi_i2s_adi_0_wrapper.ngc"/>
      <outfile xil_pn:name="PS_axi_interconnect_1_wrapper.ngc"/>
      <outfile xil_pn:name="PS_processing_system7_0_wrapper.ngc"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1416486793" xil_pn:in_ck="-7153330015054796725" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119239140352768910" xil_pn:start_ts="1416486793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416486809" xil_pn:in_ck="5971771256451972257" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6539111597984132296" xil_pn:start_ts="1416486793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PL_PS_TOP.bld"/>
      <outfile xil_pn:name="PL_PS_TOP.ngd"/>
      <outfile xil_pn:name="PL_PS_TOP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="PS.ncf"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1416486837" xil_pn:in_ck="-1954538227135844088" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="6343818628637911857" xil_pn:start_ts="1416486809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PL_PS_TOP.pcf"/>
      <outfile xil_pn:name="PL_PS_TOP_map.map"/>
      <outfile xil_pn:name="PL_PS_TOP_map.mrp"/>
      <outfile xil_pn:name="PL_PS_TOP_map.ncd"/>
      <outfile xil_pn:name="PL_PS_TOP_map.ngm"/>
      <outfile xil_pn:name="PL_PS_TOP_map.xrpt"/>
      <outfile xil_pn:name="PL_PS_TOP_summary.xml"/>
      <outfile xil_pn:name="PL_PS_TOP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1416486870" xil_pn:in_ck="-6884376581040564511" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="378965794422880756" xil_pn:start_ts="1416486837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PL_PS_TOP.ncd"/>
      <outfile xil_pn:name="PL_PS_TOP.pad"/>
      <outfile xil_pn:name="PL_PS_TOP.par"/>
      <outfile xil_pn:name="PL_PS_TOP.ptwx"/>
      <outfile xil_pn:name="PL_PS_TOP.unroutes"/>
      <outfile xil_pn:name="PL_PS_TOP.xpi"/>
      <outfile xil_pn:name="PL_PS_TOP_pad.csv"/>
      <outfile xil_pn:name="PL_PS_TOP_pad.txt"/>
      <outfile xil_pn:name="PL_PS_TOP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1416486906" xil_pn:in_ck="8294486590006504755" xil_pn:name="TRANEXT_bitFile_zynq" xil_pn:prop_ck="-8808622799194500101" xil_pn:start_ts="1416486870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PL_PS_TOP.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pl_ps_top.bgn"/>
      <outfile xil_pn:name="pl_ps_top.bit"/>
      <outfile xil_pn:name="pl_ps_top.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416487910" xil_pn:in_ck="4190608460439757192" xil_pn:name="TRAN_exportToSDK" xil_pn:prop_ck="4296800" xil_pn:start_ts="1416487904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416486870" xil_pn:in_ck="-2156706653190751356" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1416486857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PL_PS_TOP.twr"/>
      <outfile xil_pn:name="PL_PS_TOP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:name="TRAN_exportToSDKnobit">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
