#pragma once

// Copyright 2026 apxinf contributors.
// Pure CUDA operators grouped by physical operation; launch policy lives under adapters/.

// ── Argmax over [vocab] bf16 logits → u32 token id ─────────────────────────
//
// One block, many threads. Strided load, warp-shuffle max-reduction that
// also carries the argmax index (Fletcher's variant: pack value+index into
// a 64-bit lane where the high bits hold the value so an unsigned 64-bit
// max gives both the max value and its index). Writes the winning index to
// `out` (typically a host-mapped u32, so the CPU reads it zero-copy).
__global__ void argmax_bf16_kernel(
    const __nv_bfloat16* logits, uint32_t n, uint32_t* out)
{
    uint32_t tid = threadIdx.x;
    // Order equal values by the smallest index, including ties across warps.
    auto pack = [](float v, uint32_t i) -> uint64_t {
        if (v == 0.f) v = 0.f; // -0 and +0 compare equal.
        uint32_t bits = __float_as_uint(v);
        uint32_t ordered = isnan(v) ? 0xffffffffu
            : ((bits & 0x80000000u) ? ~bits : (bits | 0x80000000u));
        return (static_cast<uint64_t>(ordered) << 32) | static_cast<uint64_t>(~i);
    };
    uint64_t best = 0;
    for (uint32_t i = tid; i < n; i += blockDim.x) {
        uint64_t candidate = pack(__bfloat162float(logits[i]), i);
        if (candidate > best) best = candidate;
    }
    // Warp reduce: keep the (max value, its index).
    for (int off = 16; off > 0; off >>= 1) {
        uint64_t other = __shfl_xor_sync(0xffffffff, best, off);
        if (other > best) best = other;
    }
    uint32_t warp_id = tid / 32;
    uint32_t lane = tid % 32;
    __shared__ uint64_t warp_best[32];
    if (lane == 0) warp_best[warp_id] = best;
    __syncthreads();
    if (warp_id == 0) {
        uint64_t v = (tid < (blockDim.x + 31) / 32) ? warp_best[tid] : 0;
        for (int off = 16; off > 0; off >>= 1)
            v = max(v, __shfl_xor_sync(0xffffffff, v, off));
        if (lane == 0) *out = ~static_cast<uint32_t>(v);
    }
}




