% NoC Architektur & Design
@article{ivanov05nocintroduction,
	author = "A. Ivanov and G. De Micheli",
	journal = "IEEE Design Test of Computers",
	title = "Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research",
	year = "2005",
	volume = "22",
	number = "5",
	pages = "399-403",
	keywords = "infrastructure IP;micronetworks;multiprocessor SoCs;networks on chips;on-chip communication;on-chip interconnection network;Clocks;Communication system control;Delay;Intelligent networks;Network-on-a-chip;Protocols;Repeaters;Testing;Timing;Wires;infrastructure IP;micronetworks;multiprocessor SoCs;networks on chips;on-chip communication;on-chip interconnection network",
	doi = "10.1109/MDT.2005.111",
	ISSN = "0740-7475",
	month = "09"
}

@book{tatas2016designingnocs,
    title = "Designing 2D and 3D network-on-chip architectures",
    author = "Tatas, Konstantinos and Siozios, Kostas and Soudris, Dimitrios and Jantsch, Axel",
    year = "2016",
    publisher = "Springer"
}

@INPROCEEDINGS{ancajas14fortnocs,
	author = "D. M. Ancajas and K. Chakraborty and S. Roy",
	booktitle = "2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)",
	title = "Fort-NoCs: Mitigating the threat of a compromised NoC",
	year = "2014",
	volume = "",
	number = "",
	pages = "1-6",
	keywords = "cryptography;industrial property;multiprocessing systems;network-on-chip;3rd party IP NoCs;MPSoCs;accomplice software component;backdoor activation;compromised NoC;fort-NoCs foolproof protection;security attacks;side-channel attack;Hardware;IP networks;Measurement;Pipelines;Standards;System-on-chip;Trojan horses",
	doi = "10.1145/2593069.2593144",
	ISSN = "0738-100X",
	month = "06"
}

@INPROCEEDINGS{fernandes16nocrouting,
	author = "R. Fernandes and C. Marcon and R. Cataldo and J. Silveira and G. Sigl and J. Sepúlveda",
	booktitle = "2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)",
	title = "A security aware routing approach for NoC-based MPSoCs",
	year = "2016",
	volume = "",
	number = "",
	pages = "1-6",
	keywords = "network routing;network-on-chip;security;MPSoC protection;MPSoC security policy;NoC routing algorithm;data exchange monitoring;deadlock freedom;firewall-based NoC protection;malicious application;multiprocessors system-on-chip;network-on-chip;packet routing;security aware routing approach;security zone;software based attack;IP networks;Nickel;Ports (Computers);Routing;Security;Software;System recovery;MPSoCs;NoCs;routing algorithm;security",
	doi = "10.1109/SBCCI.2016.7724054",
	ISSN = "",
	month = "08"
}

@ARTICLE{kasapaki16argonoc,
	author = "E. Kasapaki and M. Schoeberl and R. B. Sørensen and C. Müller and K. Goossens and J. Sparsø",
	journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
	title = "Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation",
	year = "2016",
	volume = "24",
	number = "2",
	pages = "479-492",
	keywords = "CMOS digital integrated circuits;flip-flops;message passing;multiprocessing systems;network-on-chip;scheduling;time division multiplexing;Argo;CMOS technology;GALS;Mousetrap latch controller;NI microarchitecture;NoC architecture;TDM scheduling;area-efficient synchronous network-on-chip architecture;asynchronous routers;clock gating mechanism;direct memory access functionality;dual-ported local memories;energy consumption;globally asynchronous locally synchronous network-on-chip architecture;hard real-time multiprocessor platform;message-passing communication;network interfaces;processor cores;real-time network-on-chip architecture;size 65 nm;statically scheduled time-division multiplexing;two-phase bundled-data handshake latches;Asynchronous design;Real-time systems;Schedules;Synchronization;Time division multiplexing;Asynchronous design;multiprocessor interconnection networks;real-time systems;time-division multiplexing (TDM);time-division multiplexing (TDM).",
	doi = "10.1109/TVLSI.2015.2405614",
	ISSN = "1063-8210",
	month = "02"
}

% Network Coding
@article{chou07networkcoding,
	author = "P. A. Chou and Y. Wu",
	journal = "IEEE Signal Processing Magazine",
	title = "Network Coding for the Internet and Wireless Networks",
	year = "2007",
	volume = "24",
	number = "5",
	pages = "77-85",
	keywords = "Internet;encoding;telecommunication network routing;wireless sensor networks;Internet;communication network;computational efficiency;information delivery;network coding;network dynamics;network routing;wireless network;Bandwidth;Communication networks;Computational efficiency;Computer networks;IP networks;Network coding;Routing;Telecommunication network reliability;Throughput;Wireless networks",
	doi = "10.1109/MSP.2007.904818",
	ISSN = "1053-5888",
	month = "09"
}

% Leichtgewichtige Krypto-Algorithmen
@article{kuon07fpgavsasic,
	author = "I. Kuon and J. Rose",
	journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
	title = "Measuring the Gap Between FPGAs and ASICs",
	year = "2007",
	volume = "26",
	number = "2",
	pages = "203-215",
	keywords = "CMOS logic circuits;application specific integrated circuits;delays;field programmable gate arrays;table lookup;90 nm;CMOS ASIC;CMOS FPGA;application-specific integrated circuits;area gap;block memory;circuit speed;core logic;critical-path delay;delay comparison;field programmable gate array;flip-flops;hard blocks;hard multipliers;logic density;look-up table-based logic;power comparison;power consumption;Application specific integrated circuits;Area measurement;CMOS logic circuits;Density measurement;Energy consumption;Field programmable gate arrays;Integrated circuit measurements;Power measurement;Programmable logic arrays;Velocity measurement;Application-specific integrated circuits (ASIC);area comparison;delay comparison;field programmable gate array (FPGA);power comparison",
	doi = "10.1109/TCAD.2006.884574",
	ISSN = "0278-0070",
	month = "02"
}

@article{harttung17lightweightcrypto,
    author = "J. Harttung",
    title = "Evaluation of Lightweight Cryptographic Algorithms",
    year = "2017",
    month = "04"
}
