Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Chaitanya Paikara/Documents/CRYPT/Wrapper/test_usart_test_usart_sch_tb_isim_beh.exe -prj C:/Users/Chaitanya Paikara/Documents/CRYPT/Wrapper/test_usart_test_usart_sch_tb_beh.prj work.test_usart_test_usart_sch_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Documents/CRYPT/Wrapper/Digital_Filter.vf" into library work
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Documents/CRYPT/Wrapper/transmitter.v" into library work
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Documents/CRYPT/Wrapper/Sync_Reciver.v" into library work
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Documents/CRYPT/Wrapper/Neeeeew.v" into library work
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Documents/CRYPT/Wrapper/Neeeeew_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FD
Compiling module INV
Compiling module AND4
Compiling module FDC
Compiling module AND3B2
Compiling module AND3B1
Compiling module OR3
Compiling module AND2B1
Compiling module FJKC_MXILINX_Digital_Filter
Compiling module GND
Compiling module Digital_Filter
Compiling module Sync_Reciver
Compiling module Transmitter_Baud
Compiling module Neeeeew
Compiling module test_usart_test_usart_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable C:/Users/Chaitanya Paikara/Documents/CRYPT/Wrapper/test_usart_test_usart_sch_tb_isim_beh.exe
Fuse Memory Usage: 28128 KB
Fuse CPU Usage: 827 ms
