Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: nanoControleur.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nanoControleur.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nanoControleur"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : nanoControleur
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/nanoProcesseur_package.vhd" in Library work.
Package <nanoProcesseur_package> compiled.
Package body <nanoProcesseur_package> compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Sequenceur.vhd" in Library work.
Entity <Sequenceur> compiled.
Entity <Sequenceur> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Program_Counter.vhd" in Library work.
Entity <Program_Counter> compiled.
Entity <Program_Counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Instruction_Register.vhd" in Library work.
Entity <Instruction_Register> compiled.
Entity <Instruction_Register> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Operandes_Multiplexer.vhd" in Library work.
Entity <Operandes_Multiplexer> compiled.
Entity <Operandes_Multiplexer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/ALU.vhd" in Library work.
Entity <ALU> compiled.
Entity <ALU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Status_Register.vhd" in Library work.
Entity <Status_Register> compiled.
Entity <Status_Register> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/W_Register.vhd" in Library work.
Entity <W_Register> compiled.
Entity <W_Register> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Operandes_Register.vhd" in Library work.
Entity <Operandes_Register> compiled.
Entity <Operandes_Register> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/nanoProcesseur.vhd" in Library work.
Entity <nanoProcesseur> compiled.
Entity <nanoProcesseur> (Architecture <Structural>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/ROM.vhd" in Library work.
Entity <ROM> compiled.
Entity <ROM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Data_Multiplexer.vhd" in Library work.
Entity <Data_Multiplexer> compiled.
Entity <Data_Multiplexer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/RAM.vhd" in Library work.
Entity <RAM> compiled.
Entity <RAM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Output_Register.vhd" in Library work.
Entity <Output_Register> compiled.
Entity <Output_Register> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Address_Decode.vhd" in Library work.
Entity <Address_Decode> compiled.
Entity <Address_Decode> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/nanoControleur.vhd" in Library work.
Entity <nanoControleur> compiled.
Entity <nanoControleur> (Architecture <Structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <nanoControleur> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <nanoProcesseur> in library <Work> (architecture <Structural>).

Analyzing hierarchy for entity <ROM> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Data_Multiplexer> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <RAM> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Output_Register> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Address_Decode> in library <Work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sequenceur> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Program_Counter> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Instruction_Register> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Operandes_Multiplexer> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ALU> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Status_Register> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <W_Register> in library <Work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Operandes_Register> in library <Work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <nanoControleur> in library <work> (Architecture <Structural>).
Entity <nanoControleur> analyzed. Unit <nanoControleur> generated.

Analyzing Entity <nanoProcesseur> in library <Work> (Architecture <Structural>).
Entity <nanoProcesseur> analyzed. Unit <nanoProcesseur> generated.

Analyzing Entity <Sequenceur> in library <Work> (Architecture <Behavioral>).
Entity <Sequenceur> analyzed. Unit <Sequenceur> generated.

Analyzing Entity <Program_Counter> in library <Work> (Architecture <Behavioral>).
Entity <Program_Counter> analyzed. Unit <Program_Counter> generated.

Analyzing Entity <Instruction_Register> in library <Work> (Architecture <Behavioral>).
Entity <Instruction_Register> analyzed. Unit <Instruction_Register> generated.

Analyzing Entity <Operandes_Multiplexer> in library <Work> (Architecture <Behavioral>).
Entity <Operandes_Multiplexer> analyzed. Unit <Operandes_Multiplexer> generated.

Analyzing Entity <ALU> in library <Work> (Architecture <Behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Status_Register> in library <Work> (Architecture <Behavioral>).
Entity <Status_Register> analyzed. Unit <Status_Register> generated.

Analyzing Entity <W_Register> in library <Work> (Architecture <Behavioral>).
Entity <W_Register> analyzed. Unit <W_Register> generated.

Analyzing Entity <Operandes_Register> in library <Work> (Architecture <behavioral>).
Entity <Operandes_Register> analyzed. Unit <Operandes_Register> generated.

Analyzing Entity <ROM> in library <Work> (Architecture <Behavioral>).
Entity <ROM> analyzed. Unit <ROM> generated.

Analyzing Entity <Data_Multiplexer> in library <Work> (Architecture <Behavioral>).
Entity <Data_Multiplexer> analyzed. Unit <Data_Multiplexer> generated.

Analyzing Entity <RAM> in library <Work> (Architecture <Behavioral>).
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing Entity <Output_Register> in library <Work> (Architecture <Behavioral>).
Entity <Output_Register> analyzed. Unit <Output_Register> generated.

Analyzing Entity <Address_Decode> in library <Work> (Architecture <behavioral>).
Entity <Address_Decode> analyzed. Unit <Address_Decode> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROM>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/ROM.vhd".
Unit <ROM> synthesized.


Synthesizing Unit <Data_Multiplexer>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Data_Multiplexer.vhd".
Unit <Data_Multiplexer> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/RAM.vhd".
WARNING:Xst:647 - Input <addr_i<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <addr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32x8-bit single-port RAM <Mram_blocRAM> for signal <blocRAM>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM> synthesized.


Synthesizing Unit <Output_Register>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Output_Register.vhd".
    Found 8-bit register for signal <data_o>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Output_Register> synthesized.


Synthesizing Unit <Address_Decode>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Address_Decode.vhd".
WARNING:Xst:647 - Input <addr_i<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Address_Decode> synthesized.


Synthesizing Unit <Sequenceur>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Sequenceur.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Reset              | reset_i                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sreset                                         |
    | Power Up State     | sreset                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32x4-bit ROM for signal <$rom0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
Unit <Sequenceur> synthesized.


Synthesizing Unit <Program_Counter>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Program_Counter.vhd".
    Found 8-bit up counter for signal <PC_counter>.
    Summary:
	inferred   1 Counter(s).
Unit <Program_Counter> synthesized.


Synthesizing Unit <Instruction_Register>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Instruction_Register.vhd".
    Found 6-bit register for signal <opcode_o>.
    Found 8-bit register for signal <operande_o>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <Instruction_Register> synthesized.


Synthesizing Unit <Operandes_Multiplexer>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Operandes_Multiplexer.vhd".
Unit <Operandes_Multiplexer> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/ALU.vhd".
    Found 32x4-bit ROM for signal <CCR_mask$mux0000>.
    Found 1-bit xor2 for signal <flag_V$xor0000> created at line 137.
    Found 8-bit adder for signal <uALU_C$add0000> created at line 103.
    Found 9-bit adder carry in for signal <uALU_C$addsub0000>.
    Found 1-bit xor2 for signal <uALU_C$xor0000> created at line 78.
    Found 1-bit xor2 for signal <uALU_C$xor0001> created at line 78.
    Found 1-bit xor2 for signal <uALU_C$xor0002> created at line 78.
    Found 1-bit xor2 for signal <uALU_C$xor0003> created at line 78.
    Found 1-bit xor2 for signal <uALU_C$xor0004> created at line 78.
    Found 1-bit xor2 for signal <uALU_C$xor0005> created at line 78.
    Found 1-bit xor2 for signal <uALU_C$xor0006> created at line 78.
    Found 1-bit xor2 for signal <uALU_C$xor0007> created at line 78.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Status_Register>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Status_Register.vhd".
    Found 4-bit register for signal <CCR_o>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Status_Register> synthesized.


Synthesizing Unit <W_Register>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/W_Register.vhd".
    Found 8-bit register for signal <Accu_o>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <W_Register> synthesized.


Synthesizing Unit <Operandes_Register>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/Operandes_Register.vhd".
    Found 8-bit register for signal <operande1_o>.
    Found 8-bit register for signal <operande2_o>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Operandes_Register> synthesized.


Synthesizing Unit <nanoProcesseur>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/nanoProcesseur.vhd".
Unit <nanoProcesseur> synthesized.


Synthesizing Unit <nanoControleur>.
    Related source file is "C:/Users/luc.wunderli/Dropbox/HE-ARC/SystemesNumeriquesEtElectronique/Electronique_INF/NanoControleur/nanoControleur.vhd".
Unit <nanoControleur> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port RAM                              : 1
# ROMs                                                 : 2
 32x4-bit ROM                                          : 2
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 9-bit adder carry in                                  : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 8
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 6
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <nPr_inst/Sequenceur_inst/state/FSM> on signal <state[1:4]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 sreset         | 0001
 sir_load       | 0010
 sir_decode     | 0100
 sopcode_decode | 1000
----------------------------
WARNING:Xst:1710 - FF/Latch <opcode_o_2> (without init value) has a constant value of 0 in block <IR_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opcode_o_3> (without init value) has a constant value of 0 in block <IR_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <opcode_o_4> (without init value) has a constant value of 0 in block <IR_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CCR_o_1> of sequential type is unconnected in block <Statut_Reg_inst>.
WARNING:Xst:2677 - Node <CCR_o_2> of sequential type is unconnected in block <Statut_Reg_inst>.
WARNING:Xst:2677 - Node <CCR_o_3> of sequential type is unconnected in block <Statut_Reg_inst>.
WARNING:Xst:2677 - Node <operande2_o_0> of sequential type is unconnected in block <Oper_Reg_inst>.
WARNING:Xst:2677 - Node <operande2_o_1> of sequential type is unconnected in block <Oper_Reg_inst>.
WARNING:Xst:2677 - Node <operande2_o_2> of sequential type is unconnected in block <Oper_Reg_inst>.
WARNING:Xst:2677 - Node <operande2_o_3> of sequential type is unconnected in block <Oper_Reg_inst>.
WARNING:Xst:2677 - Node <operande2_o_4> of sequential type is unconnected in block <Oper_Reg_inst>.
WARNING:Xst:2677 - Node <operande2_o_5> of sequential type is unconnected in block <Oper_Reg_inst>.
WARNING:Xst:2677 - Node <operande2_o_6> of sequential type is unconnected in block <Oper_Reg_inst>.
WARNING:Xst:2677 - Node <operande2_o_7> of sequential type is unconnected in block <Oper_Reg_inst>.

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_blocRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <addr_i>        |          |
    |     diA            | connected to signal <data_i>        |          |
    |     doA            | connected to signal <data_o>        |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 32x8-bit single-port distributed RAM                  : 1
# ROMs                                                 : 2
 32x4-bit ROM                                          : 2
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 9-bit adder carry in                                  : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <nanoControleur> ...

Optimizing unit <Sequenceur> ...

Optimizing unit <Instruction_Register> ...

Optimizing unit <ALU> ...

Optimizing unit <W_Register> ...

Optimizing unit <Operandes_Register> ...

Optimizing unit <nanoProcesseur> ...
WARNING:Xst:1710 - FF/Latch <nPr_inst/IR_inst/opcode_o_2> (without init value) has a constant value of 0 in block <nanoControleur>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nPr_inst/IR_inst/opcode_o_3> (without init value) has a constant value of 0 in block <nanoControleur>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nPr_inst/IR_inst/opcode_o_4> (without init value) has a constant value of 0 in block <nanoControleur>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nPr_inst/Statut_Reg_inst/CCR_o_1> (without init value) has a constant value of 0 in block <nanoControleur>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nPr_inst/Statut_Reg_inst/CCR_o_2> (without init value) has a constant value of 0 in block <nanoControleur>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nPr_inst/Oper_Reg_inst/operande2_o_2> is unconnected in block <nanoControleur>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nPr_inst/Oper_Reg_inst/operande2_o_3> is unconnected in block <nanoControleur>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nPr_inst/Oper_Reg_inst/operande2_o_4> is unconnected in block <nanoControleur>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nPr_inst/Oper_Reg_inst/operande2_o_5> is unconnected in block <nanoControleur>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nPr_inst/Oper_Reg_inst/operande2_o_6> is unconnected in block <nanoControleur>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nPr_inst/Oper_Reg_inst/operande2_o_7> is unconnected in block <nanoControleur>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nPr_inst/Oper_Reg_inst/operande2_o_1> is unconnected in block <nanoControleur>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <nPr_inst/Oper_Reg_inst/operande2_o_0> is unconnected in block <nanoControleur>.
WARNING:Xst:2677 - Node <nPr_inst/Statut_Reg_inst/CCR_o_3> of sequential type is unconnected in block <nanoControleur>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <nPr_inst/IR_inst/operande_o_1> in Unit <nanoControleur> is equivalent to the following 5 FFs/Latches, which will be removed : <nPr_inst/IR_inst/operande_o_2> <nPr_inst/IR_inst/operande_o_3> <nPr_inst/IR_inst/operande_o_4> <nPr_inst/IR_inst/operande_o_5> <nPr_inst/IR_inst/operande_o_6> 
Found area constraint ratio of 100 (+ 5) on block nanoControleur, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : nanoControleur.ngr
Top Level Output File Name         : nanoControleur
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 98
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 7
#      LUT2                        : 8
#      LUT2_L                      : 1
#      LUT3                        : 14
#      LUT4                        : 37
#      LUT4_D                      : 5
#      LUT4_L                      : 7
#      MUXCY                       : 7
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 51
#      FDC                         : 3
#      FDCE                        : 47
#      FDP                         : 1
# RAMS                             : 8
#      RAM32X1S                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                       51  out of   3584     1%  
 Number of Slice Flip Flops:             51  out of   7168     0%  
 Number of 4 input LUTs:                 97  out of   7168     1%  
    Number used as logic:                81
    Number used as RAMs:                 16
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    173    19%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 59    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+-------------------------------+-------+
Control Signal                                                       | Buffer(FF name)               | Load  |
---------------------------------------------------------------------+-------------------------------+-------+
Port_a_Out_inst/reset_i_inv(nPr_inst/W_Reg_inst/reset_i_inv1_INV_0:O)| NONE(Port_a_Out_inst/data_o_0)| 51    |
---------------------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.696ns (Maximum Frequency: 129.945MHz)
   Minimum input arrival time before clock: 5.369ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 7.696ns (frequency: 129.945MHz)
  Total number of paths / destination ports: 658 / 153
-------------------------------------------------------------------------
Delay:               7.696ns (Levels of Logic = 4)
  Source:            nPr_inst/IR_inst/operande_o_1 (FF)
  Destination:       nPr_inst/Oper_Reg_inst/operande1_o_0 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: nPr_inst/IR_inst/operande_o_1 to nPr_inst/Oper_Reg_inst/operande1_o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           115   0.720   2.524  nPr_inst/IR_inst/operande_o_1 (nPr_inst/IR_inst/operande_o_1)
     LUT2:I1->O            1   0.551   0.827  nPr_inst/Oper_Mux_inst/oper1_o<7>481_SW0 (N22)
     LUT4_D:I3->O          7   0.551   1.092  nPr_inst/Oper_Mux_inst/oper1_o<7>481 (nPr_inst/Oper_Mux_inst/oper1_o<0>48)
     LUT4_L:I3->LO         1   0.551   0.126  nPr_inst/Oper_Mux_inst/oper1_o<6>52 (nPr_inst/Oper_Mux_inst/oper1_o<6>52)
     LUT4:I3->O            1   0.551   0.000  nPr_inst/Oper_Mux_inst/oper1_o<6>63 (nPr_inst/oper1_o<6>)
     FDCE:D                    0.203          nPr_inst/Oper_Reg_inst/operande1_o_6
    ----------------------------------------
    Total                      7.696ns (3.127ns logic, 4.569ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              5.369ns (Levels of Logic = 4)
  Source:            port_a_i<7> (PAD)
  Destination:       nPr_inst/Oper_Reg_inst/operande1_o_7 (FF)
  Destination Clock: clk_i rising

  Data Path: port_a_i<7> to nPr_inst/Oper_Reg_inst/operande1_o_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.869  port_a_i_7_IBUF (port_a_i_7_IBUF)
     LUT4:I2->O            1   0.551   0.996  nPr_inst/Oper_Mux_inst/oper1_o<7>24 (nPr_inst/Oper_Mux_inst/oper1_o<7>24)
     LUT4:I1->O            1   0.551   0.827  nPr_inst/Oper_Mux_inst/oper1_o<7>52 (nPr_inst/Oper_Mux_inst/oper1_o<7>52)
     LUT4:I3->O            1   0.551   0.000  nPr_inst/Oper_Mux_inst/oper1_o<7>63 (nPr_inst/oper1_o<7>)
     FDCE:D                    0.203          nPr_inst/Oper_Reg_inst/operande1_o_7
    ----------------------------------------
    Total                      5.369ns (2.677ns logic, 2.692ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            Port_a_Out_inst/data_o_7 (FF)
  Destination:       port_a_o<7> (PAD)
  Source Clock:      clk_i rising

  Data Path: Port_a_Out_inst/data_o_7 to port_a_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.801  Port_a_Out_inst/data_o_7 (Port_a_Out_inst/data_o_7)
     OBUF:I->O                 5.644          port_a_o_7_OBUF (port_a_o<7>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.07 secs
 
--> 

Total memory usage is 270360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    3 (   0 filtered)

