-- ==============================================================
-- Generated by Dot2Vhdl ver. 0.21
-- File created: Mon Apr 27 23:18:02 2020

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity MANUAL_COPY_if_else is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	a11_din : in std_logic_vector (31 downto 0);
	a11_valid_in : in std_logic;
	a11_ready_out : out std_logic;
	b12_din : in std_logic_vector (31 downto 0);
	b12_valid_in : in std_logic;
	b12_ready_out : out std_logic);
end;

architecture behavioral of MANUAL_COPY_if_else is 

	signal sub_1_clk : std_logic;
	signal sub_1_rst : std_logic;
	signal sub_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_1_pValidArray_0 : std_logic;
	signal sub_1_pValidArray_1 : std_logic;
	signal sub_1_readyArray_0 : std_logic;
	signal sub_1_readyArray_1 : std_logic;
	signal sub_1_nReadyArray_0 : std_logic;
	signal sub_1_validArray_0 : std_logic;
	signal sub_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_2_clk : std_logic;
	signal icmp_2_rst : std_logic;
	signal icmp_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_2_pValidArray_0 : std_logic;
	signal icmp_2_pValidArray_1 : std_logic;
	signal icmp_2_readyArray_0 : std_logic;
	signal icmp_2_readyArray_1 : std_logic;
	signal icmp_2_nReadyArray_0 : std_logic;
	signal icmp_2_validArray_0 : std_logic;
	signal icmp_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_3_clk : std_logic;
	signal branchC_3_rst : std_logic;
	signal branchC_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_3_pValidArray_0 : std_logic;
	signal branchC_3_pValidArray_1 : std_logic;
	signal branchC_3_readyArray_0 : std_logic;
	signal branchC_3_readyArray_1 : std_logic;
	signal branchC_3_nReadyArray_0 : std_logic;
	signal branchC_3_validArray_0 : std_logic;
	signal branchC_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_3_nReadyArray_1 : std_logic;
	signal branchC_3_validArray_1 : std_logic;
	signal branchC_3_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal mul_4_clk : std_logic;
	signal mul_4_rst : std_logic;
	signal mul_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_4_pValidArray_0 : std_logic;
	signal mul_4_pValidArray_1 : std_logic;
	signal mul_4_readyArray_0 : std_logic;
	signal mul_4_readyArray_1 : std_logic;
	signal mul_4_nReadyArray_0 : std_logic;
	signal mul_4_validArray_0 : std_logic;
	signal mul_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_5_clk : std_logic;
	signal ret_5_rst : std_logic;
	signal ret_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_5_pValidArray_0 : std_logic;
	signal ret_5_readyArray_0 : std_logic;
	signal ret_5_nReadyArray_0 : std_logic;
	signal ret_5_validArray_0 : std_logic;
	signal ret_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_6_clk : std_logic;
	signal icmp_6_rst : std_logic;
	signal icmp_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_6_pValidArray_0 : std_logic;
	signal icmp_6_pValidArray_1 : std_logic;
	signal icmp_6_readyArray_0 : std_logic;
	signal icmp_6_readyArray_1 : std_logic;
	signal icmp_6_nReadyArray_0 : std_logic;
	signal icmp_6_validArray_0 : std_logic;
	signal icmp_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_7_clk : std_logic;
	signal branchC_7_rst : std_logic;
	signal branchC_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_7_pValidArray_0 : std_logic;
	signal branchC_7_pValidArray_1 : std_logic;
	signal branchC_7_readyArray_0 : std_logic;
	signal branchC_7_readyArray_1 : std_logic;
	signal branchC_7_nReadyArray_0 : std_logic;
	signal branchC_7_validArray_0 : std_logic;
	signal branchC_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_7_nReadyArray_1 : std_logic;
	signal branchC_7_validArray_1 : std_logic;
	signal branchC_7_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal mul_8_clk : std_logic;
	signal mul_8_rst : std_logic;
	signal mul_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_8_pValidArray_0 : std_logic;
	signal mul_8_pValidArray_1 : std_logic;
	signal mul_8_readyArray_0 : std_logic;
	signal mul_8_readyArray_1 : std_logic;
	signal mul_8_nReadyArray_0 : std_logic;
	signal mul_8_validArray_0 : std_logic;
	signal mul_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_9_clk : std_logic;
	signal ret_9_rst : std_logic;
	signal ret_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_9_pValidArray_0 : std_logic;
	signal ret_9_readyArray_0 : std_logic;
	signal ret_9_nReadyArray_0 : std_logic;
	signal ret_9_validArray_0 : std_logic;
	signal ret_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_10_clk : std_logic;
	signal ret_10_rst : std_logic;
	signal ret_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_10_pValidArray_0 : std_logic;
	signal ret_10_readyArray_0 : std_logic;
	signal ret_10_nReadyArray_0 : std_logic;
	signal ret_10_validArray_0 : std_logic;
	signal ret_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal a11_clk : std_logic;
	signal a11_rst : std_logic;
	signal a11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal a11_pValidArray_0 : std_logic;
	signal a11_readyArray_0 : std_logic;
	signal a11_nReadyArray_0 : std_logic;
	signal a11_validArray_0 : std_logic;
	signal a11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal b12_clk : std_logic;
	signal b12_rst : std_logic;
	signal b12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal b12_pValidArray_0 : std_logic;
	signal b12_readyArray_0 : std_logic;
	signal b12_nReadyArray_0 : std_logic;
	signal b12_validArray_0 : std_logic;
	signal b12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n13_clk : std_logic;
	signal phi_n13_rst : std_logic;
	signal phi_n13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n13_pValidArray_0 : std_logic;
	signal phi_n13_readyArray_0 : std_logic;
	signal phi_n13_nReadyArray_0 : std_logic;
	signal phi_n13_validArray_0 : std_logic;
	signal phi_n13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n14_clk : std_logic;
	signal phi_n14_rst : std_logic;
	signal phi_n14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n14_pValidArray_0 : std_logic;
	signal phi_n14_readyArray_0 : std_logic;
	signal phi_n14_nReadyArray_0 : std_logic;
	signal phi_n14_validArray_0 : std_logic;
	signal phi_n14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n15_clk : std_logic;
	signal phi_n15_rst : std_logic;
	signal phi_n15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n15_pValidArray_0 : std_logic;
	signal phi_n15_readyArray_0 : std_logic;
	signal phi_n15_nReadyArray_0 : std_logic;
	signal phi_n15_validArray_0 : std_logic;
	signal phi_n15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n16_clk : std_logic;
	signal phi_n16_rst : std_logic;
	signal phi_n16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n16_pValidArray_0 : std_logic;
	signal phi_n16_readyArray_0 : std_logic;
	signal phi_n16_nReadyArray_0 : std_logic;
	signal phi_n16_validArray_0 : std_logic;
	signal phi_n16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n17_clk : std_logic;
	signal phi_n17_rst : std_logic;
	signal phi_n17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n17_pValidArray_0 : std_logic;
	signal phi_n17_readyArray_0 : std_logic;
	signal phi_n17_nReadyArray_0 : std_logic;
	signal phi_n17_validArray_0 : std_logic;
	signal phi_n17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n18_clk : std_logic;
	signal phi_n18_rst : std_logic;
	signal phi_n18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n18_pValidArray_0 : std_logic;
	signal phi_n18_readyArray_0 : std_logic;
	signal phi_n18_nReadyArray_0 : std_logic;
	signal phi_n18_validArray_0 : std_logic;
	signal phi_n18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n19_clk : std_logic;
	signal phi_n19_rst : std_logic;
	signal phi_n19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n19_pValidArray_0 : std_logic;
	signal phi_n19_readyArray_0 : std_logic;
	signal phi_n19_nReadyArray_0 : std_logic;
	signal phi_n19_validArray_0 : std_logic;
	signal phi_n19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n20_clk : std_logic;
	signal phi_n20_rst : std_logic;
	signal phi_n20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n20_pValidArray_0 : std_logic;
	signal phi_n20_readyArray_0 : std_logic;
	signal phi_n20_nReadyArray_0 : std_logic;
	signal phi_n20_validArray_0 : std_logic;
	signal phi_n20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_21_clk : std_logic;
	signal branch_21_rst : std_logic;
	signal branch_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_21_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_21_pValidArray_0 : std_logic;
	signal branch_21_pValidArray_1 : std_logic;
	signal branch_21_readyArray_0 : std_logic;
	signal branch_21_readyArray_1 : std_logic;
	signal branch_21_nReadyArray_0 : std_logic;
	signal branch_21_validArray_0 : std_logic;
	signal branch_21_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_21_nReadyArray_1 : std_logic;
	signal branch_21_validArray_1 : std_logic;
	signal branch_21_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_22_clk : std_logic;
	signal branch_22_rst : std_logic;
	signal branch_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_22_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_22_pValidArray_0 : std_logic;
	signal branch_22_pValidArray_1 : std_logic;
	signal branch_22_readyArray_0 : std_logic;
	signal branch_22_readyArray_1 : std_logic;
	signal branch_22_nReadyArray_0 : std_logic;
	signal branch_22_validArray_0 : std_logic;
	signal branch_22_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_22_nReadyArray_1 : std_logic;
	signal branch_22_validArray_1 : std_logic;
	signal branch_22_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_23_clk : std_logic;
	signal branch_23_rst : std_logic;
	signal branch_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_23_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_23_pValidArray_0 : std_logic;
	signal branch_23_pValidArray_1 : std_logic;
	signal branch_23_readyArray_0 : std_logic;
	signal branch_23_readyArray_1 : std_logic;
	signal branch_23_nReadyArray_0 : std_logic;
	signal branch_23_validArray_0 : std_logic;
	signal branch_23_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_23_nReadyArray_1 : std_logic;
	signal branch_23_validArray_1 : std_logic;
	signal branch_23_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_24_clk : std_logic;
	signal branch_24_rst : std_logic;
	signal branch_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_24_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_24_pValidArray_0 : std_logic;
	signal branch_24_pValidArray_1 : std_logic;
	signal branch_24_readyArray_0 : std_logic;
	signal branch_24_readyArray_1 : std_logic;
	signal branch_24_nReadyArray_0 : std_logic;
	signal branch_24_validArray_0 : std_logic;
	signal branch_24_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_24_nReadyArray_1 : std_logic;
	signal branch_24_validArray_1 : std_logic;
	signal branch_24_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_25_clk : std_logic;
	signal branch_25_rst : std_logic;
	signal branch_25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_25_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_25_pValidArray_0 : std_logic;
	signal branch_25_pValidArray_1 : std_logic;
	signal branch_25_readyArray_0 : std_logic;
	signal branch_25_readyArray_1 : std_logic;
	signal branch_25_nReadyArray_0 : std_logic;
	signal branch_25_validArray_0 : std_logic;
	signal branch_25_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_25_nReadyArray_1 : std_logic;
	signal branch_25_validArray_1 : std_logic;
	signal branch_25_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal end_26_clk : std_logic;
	signal end_26_rst : std_logic;
	signal end_26_dataInArray_0 : std_logic_vector(31 downto 0);
	signal end_26_dataInArray_1 : std_logic_vector(31 downto 0);
	signal end_26_dataInArray_2 : std_logic_vector(31 downto 0);
	signal end_26_pValidArray_0 : std_logic;
	signal end_26_pValidArray_1 : std_logic;
	signal end_26_pValidArray_2 : std_logic;
	signal end_26_readyArray_0 : std_logic;
	signal end_26_readyArray_1 : std_logic;
	signal end_26_readyArray_2 : std_logic;
	signal end_26_nReadyArray_0 : std_logic;
	signal end_26_validArray_0 : std_logic;
	signal end_26_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_26_validArray_1 :  std_logic;
	signal end_26_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_26_nReadyArray_1 :  std_logic;

	signal start_27_clk : std_logic;
	signal start_27_rst : std_logic;
	signal start_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_27_pValidArray_0 : std_logic;
	signal start_27_readyArray_0 : std_logic;
	signal start_27_nReadyArray_0 : std_logic;
	signal start_27_validArray_0 : std_logic;
	signal start_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_28_clk : std_logic;
	signal phiC_28_rst : std_logic;
	signal phiC_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_28_pValidArray_0 : std_logic;
	signal phiC_28_readyArray_0 : std_logic;
	signal phiC_28_nReadyArray_0 : std_logic;
	signal phiC_28_validArray_0 : std_logic;
	signal phiC_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal sink_29_clk : std_logic;
	signal sink_29_rst : std_logic;
	signal sink_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_29_pValidArray_0 : std_logic;
	signal sink_29_readyArray_0 : std_logic;

	signal phiC_30_clk : std_logic;
	signal phiC_30_rst : std_logic;
	signal phiC_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_30_pValidArray_0 : std_logic;
	signal phiC_30_readyArray_0 : std_logic;
	signal phiC_30_nReadyArray_0 : std_logic;
	signal phiC_30_validArray_0 : std_logic;
	signal phiC_30_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_31_clk : std_logic;
	signal phiC_31_rst : std_logic;
	signal phiC_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_31_pValidArray_0 : std_logic;
	signal phiC_31_readyArray_0 : std_logic;
	signal phiC_31_nReadyArray_0 : std_logic;
	signal phiC_31_validArray_0 : std_logic;
	signal phiC_31_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal sink_32_clk : std_logic;
	signal sink_32_rst : std_logic;
	signal sink_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_32_pValidArray_0 : std_logic;
	signal sink_32_readyArray_0 : std_logic;

	signal phiC_33_clk : std_logic;
	signal phiC_33_rst : std_logic;
	signal phiC_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_33_pValidArray_0 : std_logic;
	signal phiC_33_readyArray_0 : std_logic;
	signal phiC_33_nReadyArray_0 : std_logic;
	signal phiC_33_validArray_0 : std_logic;
	signal phiC_33_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal sink_34_clk : std_logic;
	signal sink_34_rst : std_logic;
	signal sink_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_34_pValidArray_0 : std_logic;
	signal sink_34_readyArray_0 : std_logic;

	signal fork_35_clk : std_logic;
	signal fork_35_rst : std_logic;
	signal fork_35_dataInArray_0 : std_logic_vector(7 downto 0);
	signal fork_35_pValidArray_0 : std_logic;
	signal fork_35_readyArray_0 : std_logic;
	signal fork_35_nReadyArray_0 : std_logic;
	signal fork_35_validArray_0 : std_logic;
	signal fork_35_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal fork_35_nReadyArray_1 : std_logic;
	signal fork_35_validArray_1 : std_logic;
	signal fork_35_dataOutArray_1 : std_logic_vector(7 downto 0);
	signal fork_35_nReadyArray_2 : std_logic;
	signal fork_35_validArray_2 : std_logic;
	signal fork_35_dataOutArray_2 : std_logic_vector(7 downto 0);
	signal fork_35_nReadyArray_3 : std_logic;
	signal fork_35_validArray_3 : std_logic;
	signal fork_35_dataOutArray_3 : std_logic_vector(7 downto 0);

	signal fork_36_clk : std_logic;
	signal fork_36_rst : std_logic;
	signal fork_36_dataInArray_0 : std_logic_vector(7 downto 0);
	signal fork_36_pValidArray_0 : std_logic;
	signal fork_36_readyArray_0 : std_logic;
	signal fork_36_nReadyArray_0 : std_logic;
	signal fork_36_validArray_0 : std_logic;
	signal fork_36_dataOutArray_0 : std_logic_vector(7 downto 0);
	signal fork_36_nReadyArray_1 : std_logic;
	signal fork_36_validArray_1 : std_logic;
	signal fork_36_dataOutArray_1 : std_logic_vector(7 downto 0);
	signal fork_36_nReadyArray_2 : std_logic;
	signal fork_36_validArray_2 : std_logic;
	signal fork_36_dataOutArray_2 : std_logic_vector(7 downto 0);

	signal fork_37_clk : std_logic;
	signal fork_37_rst : std_logic;
	signal fork_37_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_37_pValidArray_0 : std_logic;
	signal fork_37_readyArray_0 : std_logic;
	signal fork_37_nReadyArray_0 : std_logic;
	signal fork_37_validArray_0 : std_logic;
	signal fork_37_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_37_nReadyArray_1 : std_logic;
	signal fork_37_validArray_1 : std_logic;
	signal fork_37_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_37_nReadyArray_2 : std_logic;
	signal fork_37_validArray_2 : std_logic;
	signal fork_37_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_38_clk : std_logic;
	signal fork_38_rst : std_logic;
	signal fork_38_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_38_pValidArray_0 : std_logic;
	signal fork_38_readyArray_0 : std_logic;
	signal fork_38_nReadyArray_0 : std_logic;
	signal fork_38_validArray_0 : std_logic;
	signal fork_38_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_38_nReadyArray_1 : std_logic;
	signal fork_38_validArray_1 : std_logic;
	signal fork_38_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_38_nReadyArray_2 : std_logic;
	signal fork_38_validArray_2 : std_logic;
	signal fork_38_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_39_clk : std_logic;
	signal fork_39_rst : std_logic;
	signal fork_39_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_39_pValidArray_0 : std_logic;
	signal fork_39_readyArray_0 : std_logic;
	signal fork_39_nReadyArray_0 : std_logic;
	signal fork_39_validArray_0 : std_logic;
	signal fork_39_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_39_nReadyArray_1 : std_logic;
	signal fork_39_validArray_1 : std_logic;
	signal fork_39_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sink_40_clk : std_logic;
	signal sink_40_rst : std_logic;
	signal sink_40_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_40_pValidArray_0 : std_logic;
	signal sink_40_readyArray_0 : std_logic;

	signal sink_41_clk : std_logic;
	signal sink_41_rst : std_logic;
	signal sink_41_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_41_pValidArray_0 : std_logic;
	signal sink_41_readyArray_0 : std_logic;

begin


	sub_1_clk <= clk;
	sub_1_rst <= rst;
	branch_21_pValidArray_0 <= sub_1_validArray_0;
	sub_1_nReadyArray_0 <= branch_21_readyArray_0;
	branch_21_dataInArray_0 <= sub_1_dataOutArray_0;

	icmp_2_clk <= clk;
	icmp_2_rst <= rst;
	fork_35_pValidArray_0 <= icmp_2_validArray_0;
	icmp_2_nReadyArray_0 <= fork_35_readyArray_0;
	fork_35_dataInArray_0 <= icmp_2_dataOutArray_0;

	branchC_3_clk <= clk;
	branchC_3_rst <= rst;
	phiC_28_pValidArray_0 <= branchC_3_validArray_0;
	branchC_3_nReadyArray_0 <= phiC_28_readyArray_0;
	phiC_28_dataInArray_0 <= branchC_3_dataOutArray_0;
	phiC_30_pValidArray_0 <= branchC_3_validArray_1;
	branchC_3_nReadyArray_1 <= phiC_30_readyArray_0;
	phiC_30_dataInArray_0 <= branchC_3_dataOutArray_1;

	mul_4_clk <= clk;
	mul_4_rst <= rst;
	ret_5_pValidArray_0 <= mul_4_validArray_0;
	mul_4_nReadyArray_0 <= ret_5_readyArray_0;
	ret_5_dataInArray_0 <= mul_4_dataOutArray_0;

	ret_5_clk <= clk;
	ret_5_rst <= rst;
	end_26_pValidArray_0 <= ret_5_validArray_0;
	ret_5_nReadyArray_0 <= end_26_readyArray_0;
	end_26_dataInArray_0 <= ret_5_dataOutArray_0;

	icmp_6_clk <= clk;
	icmp_6_rst <= rst;
	fork_36_pValidArray_0 <= icmp_6_validArray_0;
	icmp_6_nReadyArray_0 <= fork_36_readyArray_0;
	fork_36_dataInArray_0 <= icmp_6_dataOutArray_0;

	branchC_7_clk <= clk;
	branchC_7_rst <= rst;
	phiC_31_pValidArray_0 <= branchC_7_validArray_0;
	branchC_7_nReadyArray_0 <= phiC_31_readyArray_0;
	phiC_31_dataInArray_0 <= branchC_7_dataOutArray_0;
	phiC_33_pValidArray_0 <= branchC_7_validArray_1;
	branchC_7_nReadyArray_1 <= phiC_33_readyArray_0;
	phiC_33_dataInArray_0 <= branchC_7_dataOutArray_1;

	mul_8_clk <= clk;
	mul_8_rst <= rst;
	ret_9_pValidArray_0 <= mul_8_validArray_0;
	mul_8_nReadyArray_0 <= ret_9_readyArray_0;
	ret_9_dataInArray_0 <= mul_8_dataOutArray_0;

	ret_9_clk <= clk;
	ret_9_rst <= rst;
	end_26_pValidArray_1 <= ret_9_validArray_0;
	ret_9_nReadyArray_0 <= end_26_readyArray_1;
	end_26_dataInArray_1 <= ret_9_dataOutArray_0;

	ret_10_clk <= clk;
	ret_10_rst <= rst;
	end_26_pValidArray_2 <= ret_10_validArray_0;
	ret_10_nReadyArray_0 <= end_26_readyArray_2;
	end_26_dataInArray_2 <= ret_10_dataOutArray_0;

	a11_clk <= clk;
	a11_rst <= rst;
	a11_dataInArray_0 <= a11_din;
	a11_pValidArray_0 <= start_valid;
	fork_37_pValidArray_0 <= a11_validArray_0;
	a11_nReadyArray_0 <= fork_37_readyArray_0;
	fork_37_dataInArray_0 <= a11_dataOutArray_0;

	b12_clk <= clk;
	b12_rst <= rst;
	b12_dataInArray_0 <= b12_din;
	b12_pValidArray_0 <= start_valid;
	fork_38_pValidArray_0 <= b12_validArray_0;
	b12_nReadyArray_0 <= fork_38_readyArray_0;
	fork_38_dataInArray_0 <= b12_dataOutArray_0;

	phi_n13_clk <= clk;
	phi_n13_rst <= rst;
	mul_4_pValidArray_0 <= phi_n13_validArray_0;
	phi_n13_nReadyArray_0 <= mul_4_readyArray_0;
	mul_4_dataInArray_0 <= phi_n13_dataOutArray_0;

	phi_n14_clk <= clk;
	phi_n14_rst <= rst;
	mul_4_pValidArray_1 <= phi_n14_validArray_0;
	phi_n14_nReadyArray_0 <= mul_4_readyArray_1;
	mul_4_dataInArray_1 <= phi_n14_dataOutArray_0;

	phi_n15_clk <= clk;
	phi_n15_rst <= rst;
	fork_39_pValidArray_0 <= phi_n15_validArray_0;
	phi_n15_nReadyArray_0 <= fork_39_readyArray_0;
	fork_39_dataInArray_0 <= phi_n15_dataOutArray_0;

	phi_n16_clk <= clk;
	phi_n16_rst <= rst;
	icmp_6_pValidArray_0 <= phi_n16_validArray_0;
	phi_n16_nReadyArray_0 <= icmp_6_readyArray_0;
	icmp_6_dataInArray_0 <= phi_n16_dataOutArray_0;

	phi_n17_clk <= clk;
	phi_n17_rst <= rst;
	branch_25_pValidArray_0 <= phi_n17_validArray_0;
	phi_n17_nReadyArray_0 <= branch_25_readyArray_0;
	branch_25_dataInArray_0 <= phi_n17_dataOutArray_0;

	phi_n18_clk <= clk;
	phi_n18_rst <= rst;
	mul_8_pValidArray_0 <= phi_n18_validArray_0;
	phi_n18_nReadyArray_0 <= mul_8_readyArray_0;
	mul_8_dataInArray_0 <= phi_n18_dataOutArray_0;

	phi_n19_clk <= clk;
	phi_n19_rst <= rst;
	mul_8_pValidArray_1 <= phi_n19_validArray_0;
	phi_n19_nReadyArray_0 <= mul_8_readyArray_1;
	mul_8_dataInArray_1 <= phi_n19_dataOutArray_0;

	phi_n20_clk <= clk;
	phi_n20_rst <= rst;
	ret_10_pValidArray_0 <= phi_n20_validArray_0;
	phi_n20_nReadyArray_0 <= ret_10_readyArray_0;
	ret_10_dataInArray_0 <= phi_n20_dataOutArray_0;

	branch_21_clk <= clk;
	branch_21_rst <= rst;
	phi_n14_pValidArray_0 <= branch_21_validArray_0;
	branch_21_nReadyArray_0 <= phi_n14_readyArray_0;
	phi_n14_dataInArray_0 <= branch_21_dataOutArray_0;
	phi_n17_pValidArray_0 <= branch_21_validArray_1;
	branch_21_nReadyArray_1 <= phi_n17_readyArray_0;
	phi_n17_dataInArray_0 <= branch_21_dataOutArray_1;

	branch_22_clk <= clk;
	branch_22_rst <= rst;
	phi_n13_pValidArray_0 <= branch_22_validArray_0;
	branch_22_nReadyArray_0 <= phi_n13_readyArray_0;
	phi_n13_dataInArray_0 <= branch_22_dataOutArray_0;
	phi_n16_pValidArray_0 <= branch_22_validArray_1;
	branch_22_nReadyArray_1 <= phi_n16_readyArray_0;
	phi_n16_dataInArray_0 <= branch_22_dataOutArray_1;

	branch_23_clk <= clk;
	branch_23_rst <= rst;
	sink_40_pValidArray_0 <= branch_23_validArray_0;
	branch_23_nReadyArray_0 <= sink_40_readyArray_0;
	sink_40_dataInArray_0 <= branch_23_dataOutArray_0;
	phi_n15_pValidArray_0 <= branch_23_validArray_1;
	branch_23_nReadyArray_1 <= phi_n15_readyArray_0;
	phi_n15_dataInArray_0 <= branch_23_dataOutArray_1;

	branch_24_clk <= clk;
	branch_24_rst <= rst;
	phi_n18_pValidArray_0 <= branch_24_validArray_0;
	branch_24_nReadyArray_0 <= phi_n18_readyArray_0;
	phi_n18_dataInArray_0 <= branch_24_dataOutArray_0;
	sink_41_pValidArray_0 <= branch_24_validArray_1;
	branch_24_nReadyArray_1 <= sink_41_readyArray_0;
	sink_41_dataInArray_0 <= branch_24_dataOutArray_1;

	branch_25_clk <= clk;
	branch_25_rst <= rst;
	phi_n19_pValidArray_0 <= branch_25_validArray_0;
	branch_25_nReadyArray_0 <= phi_n19_readyArray_0;
	phi_n19_dataInArray_0 <= branch_25_dataOutArray_0;
	phi_n20_pValidArray_0 <= branch_25_validArray_1;
	branch_25_nReadyArray_1 <= phi_n20_readyArray_0;
	phi_n20_dataInArray_0 <= branch_25_dataOutArray_1;

	end_26_clk <= clk;
	end_26_rst <= rst;
	end_valid <= end_26_validArray_0;
	end_out <= end_26_dataOutArray_0;
	end_26_nReadyArray_0 <= end_ready;

	start_27_clk <= clk;
	start_27_rst <= rst;
	start_27_pValidArray_0 <= start_valid;
	start_ready <= start_27_readyArray_0;
	branchC_3_pValidArray_0 <= start_27_validArray_0;
	start_27_nReadyArray_0 <= branchC_3_readyArray_0;
	branchC_3_dataInArray_0 <= start_27_dataOutArray_0;

	phiC_28_clk <= clk;
	phiC_28_rst <= rst;
	sink_29_pValidArray_0 <= phiC_28_validArray_0;
	phiC_28_nReadyArray_0 <= sink_29_readyArray_0;
	sink_29_dataInArray_0 <= phiC_28_dataOutArray_0;

	sink_29_clk <= clk;
	sink_29_rst <= rst;

	phiC_30_clk <= clk;
	phiC_30_rst <= rst;
	branchC_7_pValidArray_0 <= phiC_30_validArray_0;
	phiC_30_nReadyArray_0 <= branchC_7_readyArray_0;
	branchC_7_dataInArray_0 <= phiC_30_dataOutArray_0;

	phiC_31_clk <= clk;
	phiC_31_rst <= rst;
	sink_32_pValidArray_0 <= phiC_31_validArray_0;
	phiC_31_nReadyArray_0 <= sink_32_readyArray_0;
	sink_32_dataInArray_0 <= phiC_31_dataOutArray_0;

	sink_32_clk <= clk;
	sink_32_rst <= rst;

	phiC_33_clk <= clk;
	phiC_33_rst <= rst;
	sink_34_pValidArray_0 <= phiC_33_validArray_0;
	phiC_33_nReadyArray_0 <= sink_34_readyArray_0;
	sink_34_dataInArray_0 <= phiC_33_dataOutArray_0;

	sink_34_clk <= clk;
	sink_34_rst <= rst;

	fork_35_clk <= clk;
	fork_35_rst <= rst;
	branchC_3_pValidArray_1 <= fork_35_validArray_0;
	fork_35_nReadyArray_0 <= branchC_3_readyArray_1;
	branchC_3_dataInArray_1 <= fork_35_dataOutArray_0;
	branch_21_pValidArray_1 <= fork_35_validArray_1;
	fork_35_nReadyArray_1 <= branch_21_readyArray_1;
	branch_21_dataInArray_1 <= fork_35_dataOutArray_1;
	branch_22_pValidArray_0 <= fork_35_validArray_2;
	fork_35_nReadyArray_2 <= branch_22_readyArray_0;
	branch_22_dataInArray_0 <= fork_35_dataOutArray_2;
	branch_23_pValidArray_0 <= fork_35_validArray_3;
	fork_35_nReadyArray_3 <= branch_23_readyArray_0;
	branch_23_dataInArray_0 <= fork_35_dataOutArray_3;

	fork_36_clk <= clk;
	fork_36_rst <= rst;
	branchC_7_pValidArray_1 <= fork_36_validArray_0;
	fork_36_nReadyArray_0 <= branchC_7_readyArray_1;
	branchC_7_dataInArray_1 <= fork_36_dataOutArray_0;
	branch_24_pValidArray_0 <= fork_36_validArray_1;
	fork_36_nReadyArray_1 <= branch_24_readyArray_0;
	branch_24_dataInArray_0 <= fork_36_dataOutArray_1;
	branch_25_pValidArray_1 <= fork_36_validArray_2;
	fork_36_nReadyArray_2 <= branch_25_readyArray_1;
	branch_25_dataInArray_1 <= fork_36_dataOutArray_2;

	fork_37_clk <= clk;
	fork_37_rst <= rst;
	sub_1_pValidArray_0 <= fork_37_validArray_0;
	fork_37_nReadyArray_0 <= sub_1_readyArray_0;
	sub_1_dataInArray_0 <= fork_37_dataOutArray_0;
	icmp_2_pValidArray_0 <= fork_37_validArray_1;
	fork_37_nReadyArray_1 <= icmp_2_readyArray_0;
	icmp_2_dataInArray_0 <= fork_37_dataOutArray_1;
	branch_22_pValidArray_1 <= fork_37_validArray_2;
	fork_37_nReadyArray_2 <= branch_22_readyArray_1;
	branch_22_dataInArray_1 <= fork_37_dataOutArray_2;

	fork_38_clk <= clk;
	fork_38_rst <= rst;
	sub_1_pValidArray_1 <= fork_38_validArray_0;
	fork_38_nReadyArray_0 <= sub_1_readyArray_1;
	sub_1_dataInArray_1 <= fork_38_dataOutArray_0;
	icmp_2_pValidArray_1 <= fork_38_validArray_1;
	fork_38_nReadyArray_1 <= icmp_2_readyArray_1;
	icmp_2_dataInArray_1 <= fork_38_dataOutArray_1;
	branch_23_pValidArray_1 <= fork_38_validArray_2;
	fork_38_nReadyArray_2 <= branch_23_readyArray_1;
	branch_23_dataInArray_1 <= fork_38_dataOutArray_2;

	fork_39_clk <= clk;
	fork_39_rst <= rst;
	icmp_6_pValidArray_1 <= fork_39_validArray_0;
	fork_39_nReadyArray_0 <= icmp_6_readyArray_1;
	icmp_6_dataInArray_1 <= fork_39_dataOutArray_0;
	branch_24_pValidArray_1 <= fork_39_validArray_1;
	fork_39_nReadyArray_1 <= branch_24_readyArray_1;
	branch_24_dataInArray_1 <= fork_39_dataOutArray_1;

	sink_40_clk <= clk;
	sink_40_rst <= rst;

	sink_41_clk <= clk;
	sink_41_rst <= rst;

sub_1: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_1_clk,
	rst => sub_1_rst,
	dataInArray(0) => sub_1_dataInArray_0,
	dataInArray(1) => sub_1_dataInArray_1,
	pValidArray(0) => sub_1_pValidArray_0,
	pValidArray(1) => sub_1_pValidArray_1,
	readyArray(0) => sub_1_readyArray_0,
	readyArray(1) => sub_1_readyArray_1,
	nReadyArray(0) => sub_1_nReadyArray_0,
	validArray(0) => sub_1_validArray_0,
	dataOutArray(0) => sub_1_dataOutArray_0
);

icmp_2: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_2_clk,
	rst => icmp_2_rst,
	dataInArray(0) => icmp_2_dataInArray_0,
	dataInArray(1) => icmp_2_dataInArray_1,
	pValidArray(0) => icmp_2_pValidArray_0,
	pValidArray(1) => icmp_2_pValidArray_1,
	readyArray(0) => icmp_2_readyArray_0,
	readyArray(1) => icmp_2_readyArray_1,
	nReadyArray(0) => icmp_2_nReadyArray_0,
	validArray(0) => icmp_2_validArray_0,
	dataOutArray(0) => icmp_2_dataOutArray_0
);

branchC_3: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_3_clk,
	rst => branchC_3_rst,
	dataInArray(0) => branchC_3_dataInArray_0,
	Condition(0) => branchC_3_dataInArray_1,
	pValidArray(0) => branchC_3_pValidArray_0,
	pValidArray(1) => branchC_3_pValidArray_1,
	readyArray(0) => branchC_3_readyArray_0,
	readyArray(1) => branchC_3_readyArray_1,
	nReadyArray(0) => branchC_3_nReadyArray_0,
	nReadyArray(1) => branchC_3_nReadyArray_1,
	validArray(0) => branchC_3_validArray_0,
	validArray(1) => branchC_3_validArray_1,
	dataOutArray(0) => branchC_3_dataOutArray_0,
	dataOutArray(1) => branchC_3_dataOutArray_1
);

mul_4: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_4_clk,
	rst => mul_4_rst,
	dataInArray(0) => mul_4_dataInArray_0,
	dataInArray(1) => mul_4_dataInArray_1,
	pValidArray(0) => mul_4_pValidArray_0,
	pValidArray(1) => mul_4_pValidArray_1,
	readyArray(0) => mul_4_readyArray_0,
	readyArray(1) => mul_4_readyArray_1,
	nReadyArray(0) => mul_4_nReadyArray_0,
	validArray(0) => mul_4_validArray_0,
	dataOutArray(0) => mul_4_dataOutArray_0
);

ret_5: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_5_clk,
	rst => ret_5_rst,
	dataInArray(0) => ret_5_dataInArray_0,
	pValidArray(0) => ret_5_pValidArray_0,
	readyArray(0) => ret_5_readyArray_0,
	nReadyArray(0) => ret_5_nReadyArray_0,
	validArray(0) => ret_5_validArray_0,
	dataOutArray(0) => ret_5_dataOutArray_0
);

icmp_6: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_6_clk,
	rst => icmp_6_rst,
	dataInArray(0) => icmp_6_dataInArray_0,
	dataInArray(1) => icmp_6_dataInArray_1,
	pValidArray(0) => icmp_6_pValidArray_0,
	pValidArray(1) => icmp_6_pValidArray_1,
	readyArray(0) => icmp_6_readyArray_0,
	readyArray(1) => icmp_6_readyArray_1,
	nReadyArray(0) => icmp_6_nReadyArray_0,
	validArray(0) => icmp_6_validArray_0,
	dataOutArray(0) => icmp_6_dataOutArray_0
);

branchC_7: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_7_clk,
	rst => branchC_7_rst,
	dataInArray(0) => branchC_7_dataInArray_0,
	Condition(0) => branchC_7_dataInArray_1,
	pValidArray(0) => branchC_7_pValidArray_0,
	pValidArray(1) => branchC_7_pValidArray_1,
	readyArray(0) => branchC_7_readyArray_0,
	readyArray(1) => branchC_7_readyArray_1,
	nReadyArray(0) => branchC_7_nReadyArray_0,
	nReadyArray(1) => branchC_7_nReadyArray_1,
	validArray(0) => branchC_7_validArray_0,
	validArray(1) => branchC_7_validArray_1,
	dataOutArray(0) => branchC_7_dataOutArray_0,
	dataOutArray(1) => branchC_7_dataOutArray_1
);

mul_8: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_8_clk,
	rst => mul_8_rst,
	dataInArray(0) => mul_8_dataInArray_0,
	dataInArray(1) => mul_8_dataInArray_1,
	pValidArray(0) => mul_8_pValidArray_0,
	pValidArray(1) => mul_8_pValidArray_1,
	readyArray(0) => mul_8_readyArray_0,
	readyArray(1) => mul_8_readyArray_1,
	nReadyArray(0) => mul_8_nReadyArray_0,
	validArray(0) => mul_8_validArray_0,
	dataOutArray(0) => mul_8_dataOutArray_0
);

ret_9: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_9_clk,
	rst => ret_9_rst,
	dataInArray(0) => ret_9_dataInArray_0,
	pValidArray(0) => ret_9_pValidArray_0,
	readyArray(0) => ret_9_readyArray_0,
	nReadyArray(0) => ret_9_nReadyArray_0,
	validArray(0) => ret_9_validArray_0,
	dataOutArray(0) => ret_9_dataOutArray_0
);

ret_10: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_10_clk,
	rst => ret_10_rst,
	dataInArray(0) => ret_10_dataInArray_0,
	pValidArray(0) => ret_10_pValidArray_0,
	readyArray(0) => ret_10_readyArray_0,
	nReadyArray(0) => ret_10_nReadyArray_0,
	validArray(0) => ret_10_validArray_0,
	dataOutArray(0) => ret_10_dataOutArray_0
);

a11: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => a11_clk,
	rst => a11_rst,
	dataInArray(0) => a11_dataInArray_0,
	pValidArray(0) => a11_pValidArray_0,
	readyArray(0) => a11_readyArray_0,
	nReadyArray(0) => a11_nReadyArray_0,
	validArray(0) => a11_validArray_0,
	dataOutArray(0) => a11_dataOutArray_0
);

b12: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => b12_clk,
	rst => b12_rst,
	dataInArray(0) => b12_dataInArray_0,
	pValidArray(0) => b12_pValidArray_0,
	readyArray(0) => b12_readyArray_0,
	nReadyArray(0) => b12_nReadyArray_0,
	validArray(0) => b12_validArray_0,
	dataOutArray(0) => b12_dataOutArray_0
);

phi_n13: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n13_clk,
	rst => phi_n13_rst,
	dataInArray(0) => phi_n13_dataInArray_0,
	pValidArray(0) => phi_n13_pValidArray_0,
	readyArray(0) => phi_n13_readyArray_0,
	nReadyArray(0) => phi_n13_nReadyArray_0,
	validArray(0) => phi_n13_validArray_0,
	dataOutArray(0) => phi_n13_dataOutArray_0
);

phi_n14: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n14_clk,
	rst => phi_n14_rst,
	dataInArray(0) => phi_n14_dataInArray_0,
	pValidArray(0) => phi_n14_pValidArray_0,
	readyArray(0) => phi_n14_readyArray_0,
	nReadyArray(0) => phi_n14_nReadyArray_0,
	validArray(0) => phi_n14_validArray_0,
	dataOutArray(0) => phi_n14_dataOutArray_0
);

phi_n15: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n15_clk,
	rst => phi_n15_rst,
	dataInArray(0) => phi_n15_dataInArray_0,
	pValidArray(0) => phi_n15_pValidArray_0,
	readyArray(0) => phi_n15_readyArray_0,
	nReadyArray(0) => phi_n15_nReadyArray_0,
	validArray(0) => phi_n15_validArray_0,
	dataOutArray(0) => phi_n15_dataOutArray_0
);

phi_n16: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n16_clk,
	rst => phi_n16_rst,
	dataInArray(0) => phi_n16_dataInArray_0,
	pValidArray(0) => phi_n16_pValidArray_0,
	readyArray(0) => phi_n16_readyArray_0,
	nReadyArray(0) => phi_n16_nReadyArray_0,
	validArray(0) => phi_n16_validArray_0,
	dataOutArray(0) => phi_n16_dataOutArray_0
);

phi_n17: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n17_clk,
	rst => phi_n17_rst,
	dataInArray(0) => phi_n17_dataInArray_0,
	pValidArray(0) => phi_n17_pValidArray_0,
	readyArray(0) => phi_n17_readyArray_0,
	nReadyArray(0) => phi_n17_nReadyArray_0,
	validArray(0) => phi_n17_validArray_0,
	dataOutArray(0) => phi_n17_dataOutArray_0
);

phi_n18: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n18_clk,
	rst => phi_n18_rst,
	dataInArray(0) => phi_n18_dataInArray_0,
	pValidArray(0) => phi_n18_pValidArray_0,
	readyArray(0) => phi_n18_readyArray_0,
	nReadyArray(0) => phi_n18_nReadyArray_0,
	validArray(0) => phi_n18_validArray_0,
	dataOutArray(0) => phi_n18_dataOutArray_0
);

phi_n19: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n19_clk,
	rst => phi_n19_rst,
	dataInArray(0) => phi_n19_dataInArray_0,
	pValidArray(0) => phi_n19_pValidArray_0,
	readyArray(0) => phi_n19_readyArray_0,
	nReadyArray(0) => phi_n19_nReadyArray_0,
	validArray(0) => phi_n19_validArray_0,
	dataOutArray(0) => phi_n19_dataOutArray_0
);

phi_n20: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n20_clk,
	rst => phi_n20_rst,
	dataInArray(0) => phi_n20_dataInArray_0,
	pValidArray(0) => phi_n20_pValidArray_0,
	readyArray(0) => phi_n20_readyArray_0,
	nReadyArray(0) => phi_n20_nReadyArray_0,
	validArray(0) => phi_n20_validArray_0,
	dataOutArray(0) => phi_n20_dataOutArray_0
);

branch_21: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_21_clk,
	rst => branch_21_rst,
	dataInArray(0) => branch_21_dataInArray_0,
	Condition(0) => branch_21_dataInArray_1,
	pValidArray(0) => branch_21_pValidArray_0,
	pValidArray(1) => branch_21_pValidArray_1,
	readyArray(0) => branch_21_readyArray_0,
	readyArray(1) => branch_21_readyArray_1,
	nReadyArray(0) => branch_21_nReadyArray_0,
	nReadyArray(1) => branch_21_nReadyArray_1,
	validArray(0) => branch_21_validArray_0,
	validArray(1) => branch_21_validArray_1,
	dataOutArray(0) => branch_21_dataOutArray_0,
	dataOutArray(1) => branch_21_dataOutArray_1
);

branch_22: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_22_clk,
	rst => branch_22_rst,
	dataInArray(0) => branch_22_dataInArray_0,
	Condition(0) => branch_22_dataInArray_1,
	pValidArray(0) => branch_22_pValidArray_0,
	pValidArray(1) => branch_22_pValidArray_1,
	readyArray(0) => branch_22_readyArray_0,
	readyArray(1) => branch_22_readyArray_1,
	nReadyArray(0) => branch_22_nReadyArray_0,
	nReadyArray(1) => branch_22_nReadyArray_1,
	validArray(0) => branch_22_validArray_0,
	validArray(1) => branch_22_validArray_1,
	dataOutArray(0) => branch_22_dataOutArray_0,
	dataOutArray(1) => branch_22_dataOutArray_1
);

branch_23: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_23_clk,
	rst => branch_23_rst,
	dataInArray(0) => branch_23_dataInArray_0,
	Condition(0) => branch_23_dataInArray_1,
	pValidArray(0) => branch_23_pValidArray_0,
	pValidArray(1) => branch_23_pValidArray_1,
	readyArray(0) => branch_23_readyArray_0,
	readyArray(1) => branch_23_readyArray_1,
	nReadyArray(0) => branch_23_nReadyArray_0,
	nReadyArray(1) => branch_23_nReadyArray_1,
	validArray(0) => branch_23_validArray_0,
	validArray(1) => branch_23_validArray_1,
	dataOutArray(0) => branch_23_dataOutArray_0,
	dataOutArray(1) => branch_23_dataOutArray_1
);

branch_24: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_24_clk,
	rst => branch_24_rst,
	dataInArray(0) => branch_24_dataInArray_0,
	Condition(0) => branch_24_dataInArray_1,
	pValidArray(0) => branch_24_pValidArray_0,
	pValidArray(1) => branch_24_pValidArray_1,
	readyArray(0) => branch_24_readyArray_0,
	readyArray(1) => branch_24_readyArray_1,
	nReadyArray(0) => branch_24_nReadyArray_0,
	nReadyArray(1) => branch_24_nReadyArray_1,
	validArray(0) => branch_24_validArray_0,
	validArray(1) => branch_24_validArray_1,
	dataOutArray(0) => branch_24_dataOutArray_0,
	dataOutArray(1) => branch_24_dataOutArray_1
);

branch_25: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_25_clk,
	rst => branch_25_rst,
	dataInArray(0) => branch_25_dataInArray_0,
	Condition(0) => branch_25_dataInArray_1,
	pValidArray(0) => branch_25_pValidArray_0,
	pValidArray(1) => branch_25_pValidArray_1,
	readyArray(0) => branch_25_readyArray_0,
	readyArray(1) => branch_25_readyArray_1,
	nReadyArray(0) => branch_25_nReadyArray_0,
	nReadyArray(1) => branch_25_nReadyArray_1,
	validArray(0) => branch_25_validArray_0,
	validArray(1) => branch_25_validArray_1,
	dataOutArray(0) => branch_25_dataOutArray_0,
	dataOutArray(1) => branch_25_dataOutArray_1
);

end_26: entity work.end_node(arch) generic map (3,0,1,32,32)
port map (
	clk => end_26_clk,
	rst => end_26_rst,
	dataInArray(0) => end_26_dataInArray_0,
	dataInArray(1) => end_26_dataInArray_1,
	dataInArray(2) => end_26_dataInArray_2,
	pValidArray(0) => end_26_pValidArray_0,
	pValidArray(1) => end_26_pValidArray_1,
	pValidArray(2) => end_26_pValidArray_2,
	readyArray(0) => end_26_readyArray_0,
	readyArray(1) => end_26_readyArray_1,
	readyArray(2) => end_26_readyArray_2,
	dataOutArray(0) => end_26_dataOutArray_0,
	validArray(0) => end_26_validArray_0,
	nReadyArray(0) => end_26_nReadyArray_0
);

start_27: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_27_clk,
	rst => start_27_rst,
	dataInArray(0) => start_27_dataInArray_0,
	pValidArray(0) => start_27_pValidArray_0,
	readyArray(0) => start_27_readyArray_0,
	nReadyArray(0) => start_27_nReadyArray_0,
	validArray(0) => start_27_validArray_0,
	dataOutArray(0) => start_27_dataOutArray_0
);

phiC_28: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_28_clk,
	rst => phiC_28_rst,
	dataInArray(0) => phiC_28_dataInArray_0,
	pValidArray(0) => phiC_28_pValidArray_0,
	readyArray(0) => phiC_28_readyArray_0,
	nReadyArray(0) => phiC_28_nReadyArray_0,
	validArray(0) => phiC_28_validArray_0,
	dataOutArray(0) => phiC_28_dataOutArray_0
);

sink_29: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_29_clk,
	rst => sink_29_rst,
	dataInArray(0) => sink_29_dataInArray_0,
	pValidArray(0) => sink_29_pValidArray_0,
	readyArray(0) => sink_29_readyArray_0
);

phiC_30: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_30_clk,
	rst => phiC_30_rst,
	dataInArray(0) => phiC_30_dataInArray_0,
	pValidArray(0) => phiC_30_pValidArray_0,
	readyArray(0) => phiC_30_readyArray_0,
	nReadyArray(0) => phiC_30_nReadyArray_0,
	validArray(0) => phiC_30_validArray_0,
	dataOutArray(0) => phiC_30_dataOutArray_0
);

phiC_31: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_31_clk,
	rst => phiC_31_rst,
	dataInArray(0) => phiC_31_dataInArray_0,
	pValidArray(0) => phiC_31_pValidArray_0,
	readyArray(0) => phiC_31_readyArray_0,
	nReadyArray(0) => phiC_31_nReadyArray_0,
	validArray(0) => phiC_31_validArray_0,
	dataOutArray(0) => phiC_31_dataOutArray_0
);

sink_32: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_32_clk,
	rst => sink_32_rst,
	dataInArray(0) => sink_32_dataInArray_0,
	pValidArray(0) => sink_32_pValidArray_0,
	readyArray(0) => sink_32_readyArray_0
);

phiC_33: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_33_clk,
	rst => phiC_33_rst,
	dataInArray(0) => phiC_33_dataInArray_0,
	pValidArray(0) => phiC_33_pValidArray_0,
	readyArray(0) => phiC_33_readyArray_0,
	nReadyArray(0) => phiC_33_nReadyArray_0,
	validArray(0) => phiC_33_validArray_0,
	dataOutArray(0) => phiC_33_dataOutArray_0
);

sink_34: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_34_clk,
	rst => sink_34_rst,
	dataInArray(0) => sink_34_dataInArray_0,
	pValidArray(0) => sink_34_pValidArray_0,
	readyArray(0) => sink_34_readyArray_0
);

fork_35: entity work.fork(arch) generic map (1,4,8,8)
port map (
	clk => fork_35_clk,
	rst => fork_35_rst,
	dataInArray(0) => fork_35_dataInArray_0,
	pValidArray(0) => fork_35_pValidArray_0,
	readyArray(0) => fork_35_readyArray_0,
	nReadyArray(0) => fork_35_nReadyArray_0,
	nReadyArray(1) => fork_35_nReadyArray_1,
	nReadyArray(2) => fork_35_nReadyArray_2,
	nReadyArray(3) => fork_35_nReadyArray_3,
	validArray(0) => fork_35_validArray_0,
	validArray(1) => fork_35_validArray_1,
	validArray(2) => fork_35_validArray_2,
	validArray(3) => fork_35_validArray_3,
	dataOutArray(0) => fork_35_dataOutArray_0,
	dataOutArray(1) => fork_35_dataOutArray_1,
	dataOutArray(2) => fork_35_dataOutArray_2,
	dataOutArray(3) => fork_35_dataOutArray_3
);

fork_36: entity work.fork(arch) generic map (1,3,8,8)
port map (
	clk => fork_36_clk,
	rst => fork_36_rst,
	dataInArray(0) => fork_36_dataInArray_0,
	pValidArray(0) => fork_36_pValidArray_0,
	readyArray(0) => fork_36_readyArray_0,
	nReadyArray(0) => fork_36_nReadyArray_0,
	nReadyArray(1) => fork_36_nReadyArray_1,
	nReadyArray(2) => fork_36_nReadyArray_2,
	validArray(0) => fork_36_validArray_0,
	validArray(1) => fork_36_validArray_1,
	validArray(2) => fork_36_validArray_2,
	dataOutArray(0) => fork_36_dataOutArray_0,
	dataOutArray(1) => fork_36_dataOutArray_1,
	dataOutArray(2) => fork_36_dataOutArray_2
);

fork_37: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_37_clk,
	rst => fork_37_rst,
	dataInArray(0) => fork_37_dataInArray_0,
	pValidArray(0) => fork_37_pValidArray_0,
	readyArray(0) => fork_37_readyArray_0,
	nReadyArray(0) => fork_37_nReadyArray_0,
	nReadyArray(1) => fork_37_nReadyArray_1,
	nReadyArray(2) => fork_37_nReadyArray_2,
	validArray(0) => fork_37_validArray_0,
	validArray(1) => fork_37_validArray_1,
	validArray(2) => fork_37_validArray_2,
	dataOutArray(0) => fork_37_dataOutArray_0,
	dataOutArray(1) => fork_37_dataOutArray_1,
	dataOutArray(2) => fork_37_dataOutArray_2
);

fork_38: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_38_clk,
	rst => fork_38_rst,
	dataInArray(0) => fork_38_dataInArray_0,
	pValidArray(0) => fork_38_pValidArray_0,
	readyArray(0) => fork_38_readyArray_0,
	nReadyArray(0) => fork_38_nReadyArray_0,
	nReadyArray(1) => fork_38_nReadyArray_1,
	nReadyArray(2) => fork_38_nReadyArray_2,
	validArray(0) => fork_38_validArray_0,
	validArray(1) => fork_38_validArray_1,
	validArray(2) => fork_38_validArray_2,
	dataOutArray(0) => fork_38_dataOutArray_0,
	dataOutArray(1) => fork_38_dataOutArray_1,
	dataOutArray(2) => fork_38_dataOutArray_2
);

fork_39: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_39_clk,
	rst => fork_39_rst,
	dataInArray(0) => fork_39_dataInArray_0,
	pValidArray(0) => fork_39_pValidArray_0,
	readyArray(0) => fork_39_readyArray_0,
	nReadyArray(0) => fork_39_nReadyArray_0,
	nReadyArray(1) => fork_39_nReadyArray_1,
	validArray(0) => fork_39_validArray_0,
	validArray(1) => fork_39_validArray_1,
	dataOutArray(0) => fork_39_dataOutArray_0,
	dataOutArray(1) => fork_39_dataOutArray_1
);

sink_40: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_40_clk,
	rst => sink_40_rst,
	dataInArray(0) => sink_40_dataInArray_0,
	pValidArray(0) => sink_40_pValidArray_0,
	readyArray(0) => sink_40_readyArray_0
);

sink_41: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_41_clk,
	rst => sink_41_rst,
	dataInArray(0) => sink_41_dataInArray_0,
	pValidArray(0) => sink_41_pValidArray_0,
	readyArray(0) => sink_41_readyArray_0
);

end behavioral; 
