<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab5-ALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AdderSubtractorMUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AdderSubtractorMUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AdderSubtractorMUX.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ArithmeticUnit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ArithmeticUnit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ArithmeticUnit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ArithmeticUnit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ArithmeticUnit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ArithmeticUnit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ArithmeticUnit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ArithmeticUnit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ArithmeticUnit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ArithmeticUnit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ArithmeticUnit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ArithmeticUnit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ArithmeticUnit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ArithmeticUnit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ArithmeticUnit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ArithmeticUnit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ArithmeticUnit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ArithmeticUnit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ArithmeticUnit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ArithmeticUnit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ArithmeticUnit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ArithmeticUnit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ArithmeticUnit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ArithmeticUnit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ArithmeticUnit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ArithmeticUnit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ArithmeticUnit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ArithmeticUnit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ArithmeticUnit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ArithmeticUnit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ArithmeticUnit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ArithmeticUnit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ArithmeticUnit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ArithmeticUnit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LogicUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LogicUnit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LogicUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ThirtyTwoBitFullAdder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ThirtyTwoBitFullAdder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ThirtyTwoBitFullAdder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ThirtyTwoBitFullAdder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="and_gate.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="and_gate.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="and_gate.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1748252113" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1748252113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749647039" xil_pn:in_ck="-4734156286935926466" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1749647039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab2/FullAdder.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="AdderSubtractorMUX.v"/>
      <outfile xil_pn:name="ArithmeticUnit.v"/>
      <outfile xil_pn:name="ExtendMUX.v"/>
      <outfile xil_pn:name="LogicMUX.v"/>
      <outfile xil_pn:name="LogicUnit.v"/>
      <outfile xil_pn:name="Thirty-TwoBitFullAdder.v"/>
      <outfile xil_pn:name="and_gate.v"/>
      <outfile xil_pn:name="nor_gate.v"/>
      <outfile xil_pn:name="or_gate.v"/>
      <outfile xil_pn:name="xor_gate.v"/>
    </transform>
    <transform xil_pn:end_ts="1749647042" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1217049267018461767" xil_pn:start_ts="1749647042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749647042" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8596273557621737609" xil_pn:start_ts="1749647042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749647042" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3855934865599323486" xil_pn:start_ts="1749647042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1749647042" xil_pn:in_ck="-4734156286935926466" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1749647042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab2/FullAdder.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="AdderSubtractorMUX.v"/>
      <outfile xil_pn:name="ArithmeticUnit.v"/>
      <outfile xil_pn:name="ExtendMUX.v"/>
      <outfile xil_pn:name="LogicMUX.v"/>
      <outfile xil_pn:name="LogicUnit.v"/>
      <outfile xil_pn:name="Thirty-TwoBitFullAdder.v"/>
      <outfile xil_pn:name="and_gate.v"/>
      <outfile xil_pn:name="nor_gate.v"/>
      <outfile xil_pn:name="or_gate.v"/>
      <outfile xil_pn:name="xor_gate.v"/>
    </transform>
    <transform xil_pn:end_ts="1749647046" xil_pn:in_ck="-4734156286935926466" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7094803265363545073" xil_pn:start_ts="1749647042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_beh.prj"/>
      <outfile xil_pn:name="ALU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1749647046" xil_pn:in_ck="2682734995653281488" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6560024481422924244" xil_pn:start_ts="1749647046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1748254992" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1748254992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748295383" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1120318093780454153" xil_pn:start_ts="1748295383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748295383" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3855934865599323486" xil_pn:start_ts="1748295383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748254992" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1748254992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748295383" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1217049267018461767" xil_pn:start_ts="1748295383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748254992" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1748254992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748295383" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5508486117658968020" xil_pn:start_ts="1748295383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1748428915" xil_pn:in_ck="-4734156286935926466" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5989807763603782385" xil_pn:start_ts="1748428906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="ALU.lso"/>
      <outfile xil_pn:name="ALU.ngc"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="ALU.prj"/>
      <outfile xil_pn:name="ALU.stx"/>
      <outfile xil_pn:name="ALU.syr"/>
      <outfile xil_pn:name="ALU.xst"/>
      <outfile xil_pn:name="ALU_xst.xrpt"/>
      <outfile xil_pn:name="ArithmeticUnit.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1748258370" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7631167277869303892" xil_pn:start_ts="1748258370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1748258378" xil_pn:in_ck="-1330532650154793808" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7015904540108769973" xil_pn:start_ts="1748258370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ArithmeticUnit.bld"/>
      <outfile xil_pn:name="ArithmeticUnit.ngd"/>
      <outfile xil_pn:name="ArithmeticUnit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1748258396" xil_pn:in_ck="-1330532650154793807" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1748258378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ArithmeticUnit.pcf"/>
      <outfile xil_pn:name="ArithmeticUnit_map.map"/>
      <outfile xil_pn:name="ArithmeticUnit_map.mrp"/>
      <outfile xil_pn:name="ArithmeticUnit_map.ncd"/>
      <outfile xil_pn:name="ArithmeticUnit_map.ngm"/>
      <outfile xil_pn:name="ArithmeticUnit_map.xrpt"/>
      <outfile xil_pn:name="ArithmeticUnit_summary.xml"/>
      <outfile xil_pn:name="ArithmeticUnit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1748258409" xil_pn:in_ck="-9016425168806828982" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1748258396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ArithmeticUnit.ncd"/>
      <outfile xil_pn:name="ArithmeticUnit.pad"/>
      <outfile xil_pn:name="ArithmeticUnit.par"/>
      <outfile xil_pn:name="ArithmeticUnit.ptwx"/>
      <outfile xil_pn:name="ArithmeticUnit.unroutes"/>
      <outfile xil_pn:name="ArithmeticUnit.xpi"/>
      <outfile xil_pn:name="ArithmeticUnit_pad.csv"/>
      <outfile xil_pn:name="ArithmeticUnit_pad.txt"/>
      <outfile xil_pn:name="ArithmeticUnit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1748258409" xil_pn:in_ck="-1330532650154793939" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1748258404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ArithmeticUnit.twr"/>
      <outfile xil_pn:name="ArithmeticUnit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
