<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3497" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3497{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3497{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3497{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3497{left:70px;bottom:1084px;}
#t5_3497{left:96px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t6_3497{left:96px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t7_3497{left:96px;bottom:1054px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t8_3497{left:70px;bottom:996px;letter-spacing:0.13px;}
#t9_3497{left:152px;bottom:996px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_3497{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tb_3497{left:70px;bottom:740px;}
#tc_3497{left:96px;bottom:743px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#td_3497{left:355px;bottom:743px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_3497{left:96px;bottom:727px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tf_3497{left:96px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3497{left:96px;bottom:693px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3497{left:70px;bottom:667px;}
#ti_3497{left:96px;bottom:670px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3497{left:70px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tk_3497{left:70px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_3497{left:70px;bottom:612px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_3497{left:70px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3497{left:70px;bottom:571px;letter-spacing:-0.18px;word-spacing:-0.72px;}
#to_3497{left:70px;bottom:554px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tp_3497{left:70px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3497{left:70px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tr_3497{left:70px;bottom:454px;letter-spacing:0.13px;}
#ts_3497{left:152px;bottom:454px;letter-spacing:0.16px;}
#tt_3497{left:70px;bottom:430px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_3497{left:70px;bottom:413px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_3497{left:70px;bottom:397px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tw_3497{left:70px;bottom:380px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_3497{left:70px;bottom:355px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ty_3497{left:336px;bottom:795px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tz_3497{left:428px;bottom:795px;letter-spacing:0.16px;word-spacing:-0.08px;}
#t10_3497{left:676px;bottom:920px;}
#t11_3497{left:690px;bottom:920px;}
#t12_3497{left:224px;bottom:920px;letter-spacing:0.11px;}
#t13_3497{left:428px;bottom:894px;letter-spacing:0.1px;}
#t14_3497{left:229px;bottom:834px;letter-spacing:0.16px;}

.s1_3497{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3497{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3497{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3497{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3497{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3497{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3497{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3497{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3497" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3497Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3497" style="-webkit-user-select: none;"><object width="935" height="1210" data="3497/3497.svg" type="image/svg+xml" id="pdf3497" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3497" class="t s1_3497">Vol. 3B </span><span id="t2_3497" class="t s1_3497">15-7 </span>
<span id="t3_3497" class="t s2_3497">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3497" class="t s3_3497">• </span><span id="t5_3497" class="t s4_3497">Additionally, HWP may provide a non-architectural MSR, MSR_PPERF, which provides a quantitative metric to </span>
<span id="t6_3497" class="t s4_3497">software of hardware’s view of workload scalability. This hardware’s view of workload scalability is implemen- </span>
<span id="t7_3497" class="t s4_3497">tation specific. </span>
<span id="t8_3497" class="t s5_3497">15.4.2 </span><span id="t9_3497" class="t s5_3497">Enabling HWP </span>
<span id="ta_3497" class="t s4_3497">The layout of the IA32_PM_ENABLE MSR is shown in Figure 15-4. The bit fields are described below: </span>
<span id="tb_3497" class="t s3_3497">• </span><span id="tc_3497" class="t s6_3497">HWP_ENABLE (bit 0, R/W1Once) </span><span id="td_3497" class="t s4_3497">— Software sets this bit to enable HWP with autonomous selection of </span>
<span id="te_3497" class="t s4_3497">processor P-States. When set, the processor will disregard input from the legacy performance control interface </span>
<span id="tf_3497" class="t s4_3497">(IA32_PERF_CTL). Note this bit can only be enabled once from the default value. Once set, writes to the </span>
<span id="tg_3497" class="t s4_3497">HWP_ENABLE bit are ignored. Only RESET will clear this bit. Default = zero (0). </span>
<span id="th_3497" class="t s3_3497">• </span><span id="ti_3497" class="t s4_3497">Bits 63:1 are reserved and must be zero. </span>
<span id="tj_3497" class="t s4_3497">After software queries CPUID and verifies the processor’s support of HWP, system software can write 1 to IA32_P- </span>
<span id="tk_3497" class="t s4_3497">M_ENABLE.HWP_ENABLE (bit 0) to enable hardware controlled performance states. The default value of IA32_P- </span>
<span id="tl_3497" class="t s4_3497">M_ENABLE MSR at power-on is 0, i.e., HWP is disabled. </span>
<span id="tm_3497" class="t s4_3497">Additional MSRs associated with HWP may only be accessed after HWP is enabled, with the exception of </span>
<span id="tn_3497" class="t s4_3497">IA32_HWP_INTERRUPT and MSR_PPERF. Accessing the IA32_HWP_INTERRUPT MSR requires only HWP is present </span>
<span id="to_3497" class="t s4_3497">as enumerated by CPUID but does not require enabling HWP. </span>
<span id="tp_3497" class="t s4_3497">IA32_PM_ENABLE is a package level MSR, i.e., writing to it from any logical processor within a package affects all </span>
<span id="tq_3497" class="t s4_3497">logical processors within that package. </span>
<span id="tr_3497" class="t s5_3497">15.4.3 </span><span id="ts_3497" class="t s5_3497">HWP Performance Range and Dynamic Capabilities </span>
<span id="tt_3497" class="t s4_3497">The OS reads the IA32_HWP_CAPABILITIES MSR to comprehend the limits of the HWP-managed performance </span>
<span id="tu_3497" class="t s4_3497">range as well as the dynamic capability, which may change during processor operation. The enumerated perfor- </span>
<span id="tv_3497" class="t s4_3497">mance range values reported by IA32_HWP_CAPABILITIES directly map to initial frequency targets (prior to work- </span>
<span id="tw_3497" class="t s4_3497">load-specific frequency optimizations of HWP). However the mapping is processor family specific. </span>
<span id="tx_3497" class="t s4_3497">The layout of the IA32_HWP_CAPABILITIES MSR is shown in Figure 15-5. The bit fields are described below: </span>
<span id="ty_3497" class="t s7_3497">Figure 15-4. </span><span id="tz_3497" class="t s7_3497">IA32_PM_ENABLE MSR </span>
<span id="t10_3497" class="t s8_3497">1 </span><span id="t11_3497" class="t s8_3497">0 </span><span id="t12_3497" class="t s8_3497">63 </span>
<span id="t13_3497" class="t s8_3497">Reserved </span>
<span id="t14_3497" class="t s8_3497">HWP_ENABLE </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
