/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  reg [8:0] _02_;
  reg [22:0] _03_;
  wire [7:0] _04_;
  reg [20:0] _05_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire [22:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_28z[2] ? celloutsig_0_22z : celloutsig_0_26z);
  assign celloutsig_0_21z = !(celloutsig_0_13z ? in_data[35] : celloutsig_0_14z);
  assign celloutsig_0_12z = ~celloutsig_0_9z;
  assign celloutsig_0_26z = ~celloutsig_0_17z[2];
  assign celloutsig_1_4z = ~((celloutsig_1_3z[0] | celloutsig_1_3z[5]) & (celloutsig_1_2z | celloutsig_1_3z[0]));
  assign celloutsig_1_17z = _00_ | celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_7z | celloutsig_1_11z[4];
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 9'h000;
    else _02_ <= in_data[83:75];
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 23'h000000;
    else _03_ <= { in_data[151:131], celloutsig_1_2z, celloutsig_1_2z };
  reg [7:0] _15_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _15_ <= 8'h00;
    else _15_ <= { celloutsig_1_10z[5:3], celloutsig_1_11z };
  assign { _04_[7:1], _00_ } = _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= in_data[88:86];
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 21'h000000;
    else _05_ <= { celloutsig_0_8z[17:10], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_7z = { _01_, celloutsig_0_3z } / { 1'h1, _02_[3], celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_6z = { in_data[9:6], celloutsig_0_3z, celloutsig_0_1z, _01_, _01_[1:0] } == { celloutsig_0_4z, _01_, _01_, _01_[2:1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_17z[9:6], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_14z } == { celloutsig_0_8z[6:3], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_1_18z = { _04_[1], celloutsig_1_2z, _04_[7:1], _00_, celloutsig_1_17z } === _03_[16:6];
  assign celloutsig_0_35z = { celloutsig_0_31z[0], celloutsig_0_16z, celloutsig_0_3z } >= { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_0z[9:2] >= celloutsig_0_0z[7:0];
  assign celloutsig_1_2z = { in_data[161:160], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >= in_data[187:181];
  assign celloutsig_0_54z = { celloutsig_0_19z[3:1], celloutsig_0_36z, celloutsig_0_47z } > { _05_[9:6], celloutsig_0_11z };
  assign celloutsig_1_6z = { in_data[138:132], celloutsig_1_0z } > { celloutsig_1_3z[5:2], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_0z[10:3] > celloutsig_0_8z[8:1];
  assign celloutsig_0_11z = in_data[51:37] > { _02_, _01_, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[44:32] > in_data[39:27];
  assign celloutsig_0_16z = celloutsig_0_8z[21:19] > celloutsig_0_0z[7:5];
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_13z, _02_, celloutsig_0_18z, celloutsig_0_6z } <= { in_data[38:24], celloutsig_0_21z };
  assign celloutsig_0_27z = { celloutsig_0_7z[3:1], celloutsig_0_13z, celloutsig_0_16z, _01_, celloutsig_0_3z } <= { celloutsig_0_0z[4:3], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_13z = in_data[17:11] && { celloutsig_0_7z[1:0], celloutsig_0_9z, _01_, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_17z[6:4], celloutsig_0_9z } && { in_data[49:47], celloutsig_0_11z };
  assign celloutsig_1_10z = celloutsig_1_9z[17:12] % { 1'h1, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = _03_[9:5] % { 1'h1, celloutsig_1_3z[3:0] };
  assign celloutsig_0_31z = { celloutsig_0_8z[23:2], celloutsig_0_3z } % { 1'h1, in_data[13:7], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_9z = { _03_[6:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z } * { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[81:67], _01_, celloutsig_0_4z, _01_, celloutsig_0_6z, celloutsig_0_3z } * { celloutsig_0_7z, celloutsig_0_3z, _01_, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, _02_, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_8z[22:21], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_1z } | { in_data[45:41], celloutsig_0_6z };
  assign celloutsig_0_3z = | celloutsig_0_0z[5:0];
  assign celloutsig_0_36z = celloutsig_0_3z & celloutsig_0_0z[1];
  assign celloutsig_0_47z = celloutsig_0_35z & celloutsig_0_20z;
  assign celloutsig_0_63z = in_data[12] & celloutsig_0_34z;
  assign celloutsig_1_1z = in_data[190] & celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_6z & celloutsig_1_2z;
  assign celloutsig_1_5z = ~^ { celloutsig_1_3z[2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_18z = ~^ celloutsig_0_17z[4:0];
  assign celloutsig_0_10z = ^ celloutsig_0_8z[21:19];
  assign celloutsig_0_14z = ^ { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_19z = celloutsig_0_17z[5:2] >> { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_17z = { _02_[8:1], celloutsig_0_4z, celloutsig_0_12z } >>> { _01_[1], _02_ };
  assign celloutsig_0_28z = { celloutsig_0_0z[9:3], celloutsig_0_21z, celloutsig_0_27z } >>> { celloutsig_0_0z[9:2], celloutsig_0_22z };
  assign celloutsig_0_0z = in_data[51:41] ~^ in_data[14:4];
  assign celloutsig_1_3z = in_data[164:159] ^ { in_data[190:187], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[86:79], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_10z } ^ celloutsig_0_8z[13:3];
  assign celloutsig_1_0z = ~((in_data[132] & in_data[186]) | (in_data[123] & in_data[136]));
  assign out_data[32] = ~ celloutsig_0_11z;
  assign { celloutsig_0_29z[4:3], celloutsig_0_29z[1], celloutsig_0_29z[2], celloutsig_0_29z[0], celloutsig_0_29z[9:6] } = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, in_data[68:65] } ~^ { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_25z[4:1] };
  assign { out_data[34], out_data[36:35], out_data[33] } = { celloutsig_0_54z, celloutsig_0_15z[4:3], celloutsig_0_11z } ^ { celloutsig_0_29z[7], celloutsig_0_29z[9:8], celloutsig_0_29z[6] };
  assign _04_[0] = _00_;
  assign celloutsig_0_29z[5] = 1'h1;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z };
endmodule
