begin block
  name Merge_2_1_0_0_I60_J146_R1_C1_placedRouted
  pblocks 1
  clocks 1
  inputs 7
  outputs 4

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X230Y899:SLICE_X231Y899
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 1
    type input clock local
    maxdelay 0.000
    begin connections
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/merge_sub/tehb1/full_reg_reg/C SLICE_X230Y899 SLICE_X230Y899/CLK1
    end connections
  end input
  begin input
    name dataInArray_0
    netname dataInArray_0_net
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
    end connections
  end input
  begin input
    name dataInArray_1
    netname dataInArray_1_net
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
    end connections
  end input
  begin input
    name nReadyArray_0
    netname nReadyArray_0_net
    numprims 0
    type input signal
    maxdelay 0.256
    begin connections
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/merge_sub/tehb1/full_reg_i_1/I2 SLICE_X230Y899 SLICE_X230Y899/D1
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.360
    begin connections
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/merge_sub/tehb1_i_1/I0 SLICE_X230Y899 SLICE_X230Y899/H3
    end connections
  end input
  begin input
    name pValidArray_1
    netname pValidArray_1_net
    numprims 0
    type input signal
    maxdelay 0.284
    begin connections
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/merge_sub/tehb1_i_1/I1 SLICE_X230Y899 SLICE_X230Y899/H6
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 1
    type input signal
    maxdelay 0.000
    begin connections
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/merge_sub/tehb1/full_reg_reg/CLR SLICE_X230Y899 SLICE_X230Y899/SRST1
    end connections
  end input

  begin output
    name dataOutArray_0
    netname dataOutArray_0_net
    numprims 0
    type output ground
    maxdelay 0.000
    begin connections
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/GND/G  
    end connections
  end output
  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.423
    begin connections
      port readyArray_1
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/merge_sub/tehb1/readyArray[0]_INST_0/O SLICE_X230Y899 SLICE_X230Y899/GMUX SLICE_X230Y899/G_O
    end connections
  end output
  begin output
    name readyArray_1
    netname readyArray_1_net
    numprims 0
    type output signal
    maxdelay 0.423
    begin connections
      port readyArray_0
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/merge_sub/tehb1/readyArray[0]_INST_0/O SLICE_X230Y899 SLICE_X230Y899/GMUX SLICE_X230Y899/G_O
    end connections
  end output
  begin output
    name validArray_0
    netname validArray_0_net
    numprims 0
    type output signal
    maxdelay 0.343
    begin connections
      pin Merge_2_1_0_0_I60_J146_R1_C1_cell/merge_sub/tehb1/validArray[0]_INST_0/O SLICE_X230Y899 SLICE_X230Y899/DMUX
    end connections
  end output

end block
