// Seed: 27334776
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    output wire id_2,
    input  wire id_3
);
  always module_0[1 : 1] = id_3;
  assign module_1.type_22 = 0;
  supply1 id_5 = -1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8
);
  wire id_10;
  wire id_11;
  parameter id_12 = -1'b0;
  wire id_13;
  wor id_14, id_15, id_16, id_17;
  wor id_18;
  wire id_19, id_20;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_2,
      id_3
  );
  assign id_18 = id_6;
  assign id_15 = -1;
endmodule
