<root><simulation><result_generated_time />2023-05-16 18:12:23<layer><layer_spec />{'B': 1, 'K': 486, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />54867456<total_data_size_element />{'W': 1119744, 'I': 112896, 'O': 23814}<total_data_reuse />{'W': 49, 'I': 486.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />22/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [108, 1, 1], 'I': [84, 1, 1], 'O': [63, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('FY', 3), ('K', 9)], [('C', 4)]], [], []]<I />[[[('K', 9)], []], [[('FY', 3)], [('OY', 7), ('C', 4)]], [], []]<O />[[[('FY', 3)], [('C', 4)]], [[('K', 9)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 4)], [('K', 3), ('K', 18), ('FX', 3), ('C', 4), ('C', 4)], []]<I />[[('OX', 7), ('C', 4), ('K', 3), ('K', 18)], [('FX', 3), ('C', 4), ('C', 4)], []]<O />[[('OX', 7), ('C', 4)], [('K', 3), ('K', 18), ('FX', 3), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [21.0, 23.14, 1.0, 1.0], 'O': [12.0, 4, 48, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [32, 8957952, 8957952], 'I': [224, 903168, 903168], 'O': [56, 190512, 190512], 'O_partial': [56, 190512, 0], 'O_final': [0, 0, 190512]}<actual_mem_utilization_individual />{'W': [0.06, 0.27, 0.0], 'I': [0.44, 0.03, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.3, 0.0], 'I': [0.44, 0.3, 0.0], 'O': [0.11, 0.3, 0.0]}<effective_mem_size_bit />{'W': [8, 2985984, 8957952], 'I': [224, 225792, 903168], 'O': [56, 190512, 190512], 'O_partial': [56, 190512, 0], 'O_final': [0, 0, 190512]}<total_unit_count />{'W': [756, 108, 1, 1], 'I': [756, 84, 1, 1], 'O': [756, 63, 1, 1]}<unique_unit_count />{'W': [108, 108, 1, 1], 'I': [36, 84, 1, 1], 'O': [63, 63, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [21.0, 1.0, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1119744, 1119744], [1119744, 1119744], [1119744, 0]]<I />[[2612736, 112896], [112896, 112896], [112896, 0]]<O />[[(4548474, 4572288), (1143072, 1119258)], [(1119258, 1143072), (23814, 0)], [(0, 23814), (0, 0)]]<O_partial />[[(4548474, 4572288), (1143072, 1119258)], [(1119258, 1143072), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (23814, 0)], [(0, 23814), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[139968, 139968], [17496, 17496], [4374, 0]]<I />[[326592, 14112], [1764, 1764], [441, 0]]<O />[[(568559, 571536), (142884, 139907)], [(17488, 17860), (372, 0)], [(0, 93), (0, 0)]]<O_partial />[([568559, 571536], [142884, 139907]), ([17488, 17860], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [372, 0]), ([0, 93], [0, 0])]</mem_access_count_word><mac_count><active />54867456<idle />19450368</mac_count></basic_info><energy><total_energy />120927382.2<mem_energy_breakdown><W />[98.1, 3467.5, 5825.5]<I />[114.9, 349.6, 587.3]<O />[498.4, 3539.7, 123.9]</mem_energy_breakdown><MAC_energy><active_MAC />119940258.8<idle_MAC />972518.4<total />120912777.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5834<utilization_without_data_loading />0.7383<utilization_spatial />0.7383<utilization_temporal_with_data_loading />0.7902<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />91843<latency_cycle_without_data_loading />72576<ideal_computing_cycle />72576<data_loading><load_cycle_total />19267<load_cycle_individual />{'W': [7, 17496, 0], 'I': [37, 1764, 0]}<load_cycle_combined />{'W': 17496, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-72575], [-72548, -54411], [-72576, -72576]], 'I': [[-72575], [-70876, -69325], [-72576, -72576]], 'O': [[-72576], [-69984, -54432], [-72204, -72483]]}<mem_stall_cycle_shared />{'W': [[-72575], [-72548, 0], [0, 0]], 'I': [[-72575], [-70876, 0], [0, 0]], 'O': [[-72576], [-69984, -54432], [-72204, -72483]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 8957952, 8957952], 'I': [224, 903168, 903168], 'O': [56, 190512, 190512], 'O_partial': [56, 190512, 0], 'O_final': [0, 0, 190512]}<data_size_each_level_total />{'W': [3456, 8957952, 8957952], 'I': [18816, 903168, 903168], 'O': [3528, 190512, 190512]}<loop_cycles_each_level />{'W': [28, 72576, 72576], 'I': [1512, 72576, 72576], 'O': [28, 72576, 72576]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [54, 1, 1], 'O': [4, 48, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [123.4, 123.4], [123.4, 123.4]], 'I': [[3.4, 0.1], [12.4, 12.4], [12.4, 12.4]], 'O': [[8.0, 2.0], [126.0, 2.6], [2.6, 2.6]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [123.4, 123.4], [123.4, 123.4]], 'I': [[3.4, 8.0], [672.0, 12.4], [12.4, 12.4]], 'O': [[8.0, 8.0], [504.0, 126.0], [126.0, 2.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [123.4, 123.4], [123.4, 0]], 'I': [[3.4, 0.1], [12.4, 12.4], [12.4, 0]], 'O': [[8.0, 2.0], [126.0, 2.6], [2.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [264.5, 261.9], [135.9, 2.6]], 'I': [[3.4, 0.1], [264.5, 261.9], [135.9, 2.6]], 'O': [[8.0, 2.0], [264.5, 261.9], [135.9, 2.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 72576], [28, 28, 2592], [72576, 72576, 1]], 'I': [[1, 1, 72576], [1512, 1512, 48], [72576, 72576, 1]], 'O': [[1, 1, 72576], [28, 28, 2592], [72576, 72576, 1]]}<trans_time_real />{'W': [[0, 1, 72576], [[0, 28, 2592], [7, 28, 2592]], [[17496, 72576, 1], [4374, 72576, 1]]], 'I': [[0, 1, 72576], [[4, 1512, 48], [37, 1512, 48]], [[1764, 72576, 1], [441, 72576, 1]]], 'O': [[0, 1, 72576], [[1, 28, 2592], [7, 28, 2592]], [[372, 72576, 1], [93, 72576, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -21], [-55080, -68202]], 'I': [[-1], [-1508, -1475], [-70812, -72135]], 'O': [[-1], [-27, -21], [-72204, -72483]]}<single_stall_count />{'W': [72575, 2591, 0], 'I': [72575, 47, 0], 'O': [72576, 2592, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [372, 0]}, 1: {'W': [18137, 0], 'I': [1739, 0], 'O': [18144, 372]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-72576, -72576], [-72204, -72576]], 1: [[-34556, -72576], [-54432, -72204]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>