Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  6 15:21:31 2020
| Host         : LAPTOP-RI5OSPDL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: counter_1/clk_10k_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: state_1/cnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: state_1/lfsr_1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: state_1/lfsr_1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: state_1/lfsr_1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: state_1/lfsr_1/count_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.997        0.000                      0                   94        0.187        0.000                      0                   94        3.000        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
counter_1/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0              {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
counter_1/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   96.052        0.000                      0                   10        0.212        0.000                      0                   10       49.500        0.000                       0                    12  
  clkfbout_clk_wiz_0                                                                                                                                                               17.845        0.000                       0                     3  
sys_clk_pin                             5.997        0.000                      0                   84        0.187        0.000                      0                   84        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  counter_1/clk_wiz_1/inst/clk_in1
  To Clock:  counter_1/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         counter_1/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { counter_1/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.052ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.021ns (26.515%)  route 2.830ns (73.485%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.990     5.352    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     5.476 r  counter_1/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.476    counter_1/clk_cnt_0[5]
    SLICE_X54Y95         FDRE                                         r  counter_1/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X54Y95         FDRE                                         r  counter_1/clk_cnt_reg[5]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.149   101.451    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)        0.077   101.528    counter_1/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        101.528    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 96.052    

Slack (MET) :             96.077ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 1.021ns (26.514%)  route 2.830ns (73.486%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.990     5.352    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.476 r  counter_1/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.476    counter_1/clk_cnt_0[2]
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[2]/C
                         clock pessimism              0.121   101.625    
                         clock uncertainty           -0.149   101.476    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)        0.077   101.553    counter_1/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        101.553    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 96.077    

Slack (MET) :             96.094ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.045ns (26.969%)  route 2.830ns (73.031%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.990     5.352    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.148     5.500 r  counter_1/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     5.500    counter_1/clk_cnt_0[3]
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
                         clock pessimism              0.121   101.625    
                         clock uncertainty           -0.149   101.476    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)        0.118   101.594    counter_1/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        101.594    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 96.094    

Slack (MET) :             96.143ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.021ns (27.507%)  route 2.691ns (72.493%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.851     5.213    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.337 r  counter_1/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.337    counter_1/clk_cnt_0[1]
    SLICE_X53Y94         FDRE                                         r  counter_1/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X53Y94         FDRE                                         r  counter_1/clk_cnt_reg[1]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.149   101.451    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.029   101.480    counter_1/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        101.480    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                 96.143    

Slack (MET) :             96.217ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 1.021ns (27.490%)  route 2.693ns (72.510%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.853     5.216    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.340 r  counter_1/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     5.340    counter_1/clk_cnt_0[4]
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[4]/C
                         clock pessimism              0.121   101.625    
                         clock uncertainty           -0.149   101.476    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)        0.081   101.557    counter_1/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        101.557    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 96.217    

Slack (MET) :             96.293ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.021ns (28.665%)  route 2.541ns (71.335%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.701     5.063    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.187 r  counter_1/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.187    counter_1/clk_cnt_0[0]
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[0]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.149   101.451    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.029   101.480    counter_1/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        101.480    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 96.293    

Slack (MET) :             96.311ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.049ns (29.221%)  route 2.541ns (70.779%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.701     5.063    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X53Y95         LUT3 (Prop_lut3_I1_O)        0.152     5.215 r  counter_1/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     5.215    counter_1/clk_cnt_0[6]
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[6]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.149   101.451    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.075   101.526    counter_1/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        101.526    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 96.311    

Slack (MET) :             96.388ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.433%)  route 2.448ns (70.567%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.608     4.970    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.094 r  counter_1/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.094    counter_1/clk_cnt_0[7]
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[7]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.149   101.451    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.031   101.482    counter_1/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        101.482    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                 96.388    

Slack (MET) :             96.406ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.047ns (29.958%)  route 2.448ns (70.042%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.478     2.103 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           1.036     3.139    counter_1/clk_cnt[3]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.295     3.434 r  counter_1/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.804     4.238    counter_1/clk_cnt[8]_i_4_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.124     4.362 r  counter_1/clk_cnt[8]_i_3/O
                         net (fo=9, routed)           0.608     4.970    counter_1/clk_cnt[8]_i_3_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.150     5.120 r  counter_1/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     5.120    counter_1/clk_cnt_0[8]
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[8]/C
                         clock pessimism              0.096   101.600    
                         clock uncertainty           -0.149   101.451    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.075   101.526    counter_1/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        101.526    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 96.406    

Slack (MET) :             97.409ns  (required time - arrival time)
  Source:                 counter_1/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_10k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.704ns (28.752%)  route 1.745ns (71.248%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.623     1.625    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  counter_1/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.881     2.962    counter_1/clk_cnt[0]
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.124     3.086 r  counter_1/clk_10k_i_2/O
                         net (fo=1, routed)           0.864     3.950    counter_1/clk_10k_i_2_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.074 r  counter_1/clk_10k_i_1/O
                         net (fo=1, routed)           0.000     4.074    counter_1/clk_10k_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  counter_1/clk_10k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683   101.683    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    97.989 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    99.912    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          1.501   101.504    counter_1/clk_10m
    SLICE_X52Y95         FDRE                                         r  counter_1/clk_10k_reg/C
                         clock pessimism              0.099   101.603    
                         clock uncertainty           -0.149   101.454    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.029   101.483    counter_1/clk_10k_reg
  -------------------------------------------------------------------
                         required time                        101.483    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                 97.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.148     0.712 r  counter_1/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.087     0.799    counter_1/clk_cnt[3]
    SLICE_X54Y94         LUT6 (Prop_lut6_I4_O)        0.098     0.897 r  counter_1/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.897    counter_1/clk_cnt_0[4]
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[4]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.121     0.685    counter_1/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.202%)  route 0.170ns (47.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  counter_1/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.170     0.875    counter_1/clk_cnt[0]
    SLICE_X53Y94         LUT3 (Prop_lut3_I1_O)        0.045     0.920 r  counter_1/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.920    counter_1/clk_cnt_0[1]
    SLICE_X53Y94         FDRE                                         r  counter_1/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X53Y94         FDRE                                         r  counter_1/clk_cnt_reg[1]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.091     0.671    counter_1/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_1/clk_10k_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_10k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X52Y95         FDRE                                         r  counter_1/clk_10k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  counter_1/clk_10k_reg/Q
                         net (fo=2, routed)           0.185     0.889    counter_1/clk_10k
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  counter_1/clk_10k_i_1/O
                         net (fo=1, routed)           0.000     0.934    counter_1/clk_10k_i_1_n_0
    SLICE_X52Y95         FDRE                                         r  counter_1/clk_10k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X52Y95         FDRE                                         r  counter_1/clk_10k_reg/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.091     0.655    counter_1/clk_10k_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.164%)  route 0.192ns (47.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X54Y95         FDRE                                         r  counter_1/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  counter_1/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.192     0.919    counter_1/clk_cnt[5]
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.964 r  counter_1/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.964    counter_1/clk_cnt_0[5]
    SLICE_X54Y95         FDRE                                         r  counter_1/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X54Y95         FDRE                                         r  counter_1/clk_cnt_reg[5]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.120     0.684    counter_1/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.189ns (44.014%)  route 0.240ns (55.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X53Y94         FDRE                                         r  counter_1/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  counter_1/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.240     0.945    counter_1/clk_cnt[1]
    SLICE_X54Y94         LUT5 (Prop_lut5_I1_O)        0.048     0.993 r  counter_1/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.993    counter_1/clk_cnt_0[3]
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[3]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.131     0.711    counter_1/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.705 f  counter_1/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.191     0.896    counter_1/clk_cnt[0]
    SLICE_X53Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.941 r  counter_1/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.941    counter_1/clk_cnt_0[0]
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.091     0.655    counter_1/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.621%)  route 0.240ns (56.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X53Y94         FDRE                                         r  counter_1/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  counter_1/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.240     0.945    counter_1/clk_cnt[1]
    SLICE_X54Y94         LUT4 (Prop_lut4_I2_O)        0.045     0.990 r  counter_1/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.990    counter_1/clk_cnt_0[2]
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X54Y94         FDRE                                         r  counter_1/clk_cnt_reg[2]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.120     0.700    counter_1/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.444%)  route 0.230ns (55.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  counter_1/clk_cnt_reg[7]/Q
                         net (fo=4, routed)           0.230     0.935    counter_1/clk_cnt[7]
    SLICE_X53Y95         LUT5 (Prop_lut5_I0_O)        0.043     0.978 r  counter_1/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.978    counter_1/clk_cnt_0[8]
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[8]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.107     0.671    counter_1/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.230ns (55.299%)  route 0.186ns (44.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  counter_1/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.186     0.878    counter_1/clk_cnt[6]
    SLICE_X53Y95         LUT3 (Prop_lut3_I2_O)        0.102     0.980 r  counter_1/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.980    counter_1/clk_cnt_0[6]
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[6]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.107     0.671    counter_1/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 counter_1/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_1/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.841%)  route 0.187ns (45.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.562     0.564    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  counter_1/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.187     0.879    counter_1/clk_cnt[6]
    SLICE_X53Y95         LUT4 (Prop_lut4_I0_O)        0.099     0.978 r  counter_1/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.978    counter_1/clk_cnt_0[7]
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    counter_1/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    counter_1/clk_wiz_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  counter_1/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10, routed)          0.832     0.834    counter_1/clk_10m
    SLICE_X53Y95         FDRE                                         r  counter_1/clk_cnt_reg[7]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.092     0.656    counter_1/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    counter_1/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y94     counter_1/clk_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y94     counter_1/clk_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y94     counter_1/clk_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y95     counter_1/clk_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y95     counter_1/clk_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y95     counter_1/clk_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y95     counter_1/clk_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y95     counter_1/clk_10k_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y95     counter_1/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     counter_1/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     counter_1/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     counter_1/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y95     counter_1/clk_10k_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     counter_1/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y94     counter_1/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y94     counter_1/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y95     counter_1/clk_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y95     counter_1/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     counter_1/clk_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y95     counter_1/clk_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    counter_1/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  counter_1/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_hundreds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.369     8.061    bcd_1/ones13_out
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  bcd_1/tmp_ones[3]_i_1/O
                         net (fo=12, routed)          0.647     8.831    bcd_1/tmp_hundreds
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[1]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.828    bcd_1/tmp_hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_hundreds_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.369     8.061    bcd_1/ones13_out
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  bcd_1/tmp_ones[3]_i_1/O
                         net (fo=12, routed)          0.647     8.831    bcd_1/tmp_hundreds
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[2]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.828    bcd_1/tmp_hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_hundreds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.369     8.061    bcd_1/ones13_out
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  bcd_1/tmp_ones[3]_i_1/O
                         net (fo=12, routed)          0.647     8.831    bcd_1/tmp_hundreds
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[3]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.828    bcd_1/tmp_hundreds_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_ones_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.369     8.061    bcd_1/ones13_out
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  bcd_1/tmp_ones[3]_i_1/O
                         net (fo=12, routed)          0.647     8.831    bcd_1/tmp_hundreds
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[0]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.828    bcd_1/tmp_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_ones_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.369     8.061    bcd_1/ones13_out
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  bcd_1/tmp_ones[3]_i_1/O
                         net (fo=12, routed)          0.647     8.831    bcd_1/tmp_hundreds
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[1]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.828    bcd_1/tmp_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_ones_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.369     8.061    bcd_1/ones13_out
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  bcd_1/tmp_ones[3]_i_1/O
                         net (fo=12, routed)          0.647     8.831    bcd_1/tmp_hundreds
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[2]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.828    bcd_1/tmp_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_ones_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.369     8.061    bcd_1/ones13_out
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  bcd_1/tmp_ones[3]_i_1/O
                         net (fo=12, routed)          0.647     8.831    bcd_1/tmp_hundreds
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[3]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.828    bcd_1/tmp_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_tens_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.828ns (23.659%)  route 2.672ns (76.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 r  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.369     8.061    bcd_1/ones13_out
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  bcd_1/tmp_ones[3]_i_1/O
                         net (fo=12, routed)          0.647     8.831    bcd_1/tmp_hundreds
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_tens_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_tens_reg[0]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.828    bcd_1/tmp_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/hundreds_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.770%)  route 2.808ns (77.230%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 f  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 f  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.641     8.332    bcd_1/ones13_out
    SLICE_X86Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.456 r  bcd_1/ones[3]_i_1/O
                         net (fo=12, routed)          0.512     8.968    bcd_1/ones[3]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  bcd_1/hundreds_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X86Y91         FDRE                                         r  bcd_1/hundreds_reg[1]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y91         FDRE (Setup_fdre_C_CE)      -0.205    15.052    bcd_1/hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 bcd_1/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/hundreds_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.770%)  route 2.808ns (77.230%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.729     5.332    bcd_1/clk
    SLICE_X85Y92         FDRE                                         r  bcd_1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  bcd_1/i_reg[3]/Q
                         net (fo=7, routed)           0.989     6.776    bcd_1/i_reg_n_0_[3]
    SLICE_X86Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.900 f  bcd_1/tmp_digits[3]_i_2/O
                         net (fo=1, routed)           0.667     7.567    bcd_1/ones22_in
    SLICE_X86Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.691 f  bcd_1/tmp_digits[3]_i_1/O
                         net (fo=19, routed)          0.641     8.332    bcd_1/ones13_out
    SLICE_X86Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.456 r  bcd_1/ones[3]_i_1/O
                         net (fo=12, routed)          0.512     8.968    bcd_1/ones[3]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  bcd_1/hundreds_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    15.034    bcd_1/clk
    SLICE_X86Y91         FDRE                                         r  bcd_1/hundreds_reg[3]/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y91         FDRE (Setup_fdre_C_CE)      -0.205    15.052    bcd_1/hundreds_reg[3]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bcd_1/tmp_tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.373%)  route 0.091ns (41.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.606     1.525    bcd_1/clk
    SLICE_X87Y90         FDRE                                         r  bcd_1/tmp_tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  bcd_1/tmp_tens_reg[3]/Q
                         net (fo=5, routed)           0.091     1.745    bcd_1/tmp_tens_reg_n_0_[3]
    SLICE_X86Y90         FDRE                                         r  bcd_1/tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.043    bcd_1/clk
    SLICE_X86Y90         FDRE                                         r  bcd_1/tens_reg[3]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.019     1.557    bcd_1/tens_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bcd_1/tmp_ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.606     1.525    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  bcd_1/tmp_ones_reg[1]/Q
                         net (fo=5, routed)           0.139     1.805    bcd_1/tmp_ones_reg_n_0_[1]
    SLICE_X86Y91         FDRE                                         r  bcd_1/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.043    bcd_1/clk
    SLICE_X86Y91         FDRE                                         r  bcd_1/ones_reg[1]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y91         FDRE (Hold_fdre_C_D)         0.070     1.608    bcd_1/ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bcd_1/tmp_hundreds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_hundreds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.606     1.525    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  bcd_1/tmp_hundreds_reg[3]/Q
                         net (fo=4, routed)           0.069     1.723    bcd_1/tmp_hundreds_reg_n_0_[3]
    SLICE_X87Y91         LUT4 (Prop_lut4_I2_O)        0.099     1.822 r  bcd_1/tmp_hundreds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    bcd_1/tmp_hundreds[2]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.043    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[2]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092     1.617    bcd_1/tmp_hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bcd_1/shift_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/shift_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.607     1.526    bcd_1/clk
    SLICE_X87Y93         FDRE                                         r  bcd_1/shift_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  bcd_1/shift_tmp_reg[6]/Q
                         net (fo=1, routed)           0.086     1.740    bcd_1/shift_tmp[6]
    SLICE_X87Y93         LUT2 (Prop_lut2_I0_O)        0.104     1.844 r  bcd_1/shift_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.844    bcd_1/shift_tmp[7]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  bcd_1/shift_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.879     2.044    bcd_1/clk
    SLICE_X87Y93         FDRE                                         r  bcd_1/shift_tmp_reg[7]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.107     1.633    bcd_1/shift_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bcd_1/shift_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/shift_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.607     1.526    bcd_1/clk
    SLICE_X87Y93         FDRE                                         r  bcd_1/shift_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  bcd_1/shift_tmp_reg[4]/Q
                         net (fo=1, routed)           0.138     1.806    bcd_1/shift_tmp[4]
    SLICE_X87Y93         LUT2 (Prop_lut2_I0_O)        0.048     1.854 r  bcd_1/shift_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    bcd_1/shift_tmp[5]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  bcd_1/shift_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.879     2.044    bcd_1/clk
    SLICE_X87Y93         FDRE                                         r  bcd_1/shift_tmp_reg[5]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.107     1.633    bcd_1/shift_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 bcd_1/tmp_hundreds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/hundreds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.006%)  route 0.141ns (49.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.606     1.525    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  bcd_1/tmp_hundreds_reg[1]/Q
                         net (fo=4, routed)           0.141     1.807    bcd_1/tmp_hundreds_reg_n_0_[1]
    SLICE_X86Y91         FDRE                                         r  bcd_1/hundreds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.043    bcd_1/clk
    SLICE_X86Y91         FDRE                                         r  bcd_1/hundreds_reg[1]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y91         FDRE (Hold_fdre_C_D)         0.046     1.584    bcd_1/hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 bcd_1/tmp_hundreds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_hundreds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.603%)  route 0.157ns (45.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.606     1.525    bcd_1/clk
    SLICE_X87Y90         FDRE                                         r  bcd_1/tmp_hundreds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  bcd_1/tmp_hundreds_reg[0]/Q
                         net (fo=4, routed)           0.157     1.823    bcd_1/tmp_hundreds_reg_n_0_[0]
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.048     1.871 r  bcd_1/tmp_hundreds[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    bcd_1/tmp_hundreds[3]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.043    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[3]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.107     1.648    bcd_1/tmp_hundreds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bcd_1/tmp_hundreds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/hundreds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.163%)  route 0.171ns (54.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.606     1.525    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  bcd_1/tmp_hundreds_reg[2]/Q
                         net (fo=4, routed)           0.171     1.838    bcd_1/tmp_hundreds_reg_n_0_[2]
    SLICE_X86Y90         FDRE                                         r  bcd_1/hundreds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.043    bcd_1/clk
    SLICE_X86Y90         FDRE                                         r  bcd_1/hundreds_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.070     1.611    bcd_1/hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bcd_1/tmp_ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.506%)  route 0.176ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.606     1.525    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  bcd_1/tmp_ones_reg[2]/Q
                         net (fo=5, routed)           0.176     1.842    bcd_1/tmp_ones_reg_n_0_[2]
    SLICE_X86Y90         FDRE                                         r  bcd_1/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.043    bcd_1/clk
    SLICE_X86Y90         FDRE                                         r  bcd_1/ones_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.066     1.607    bcd_1/ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 bcd_1/tmp_hundreds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_1/tmp_hundreds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.206%)  route 0.157ns (45.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.606     1.525    bcd_1/clk
    SLICE_X87Y90         FDRE                                         r  bcd_1/tmp_hundreds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  bcd_1/tmp_hundreds_reg[0]/Q
                         net (fo=4, routed)           0.157     1.823    bcd_1/tmp_hundreds_reg_n_0_[0]
    SLICE_X87Y91         LUT4 (Prop_lut4_I1_O)        0.045     1.868 r  bcd_1/tmp_hundreds[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    bcd_1/tmp_hundreds[1]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.878     2.043    bcd_1/clk
    SLICE_X87Y91         FDRE                                         r  bcd_1/tmp_hundreds_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.091     1.632    bcd_1/tmp_hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y91    bcd_1/hundreds_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y91    bcd_1/hundreds_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y90    bcd_1/hundreds_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y91    bcd_1/hundreds_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y93    bcd_1/tmp_digits_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y93    bcd_1/tmp_digits_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y93    bcd_1/tmp_digits_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    bcd_1/tmp_hundreds_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    bcd_1/tmp_hundreds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    bcd_1/hundreds_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y91    bcd_1/hundreds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y90    bcd_1/hundreds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y91    bcd_1/hundreds_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y90    bcd_1/tmp_hundreds_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    bcd_1/tmp_hundreds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    bcd_1/tmp_hundreds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    bcd_1/tmp_hundreds_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    bcd_1/tmp_ones_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    bcd_1/tmp_ones_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    bcd_1/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    bcd_1/i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    bcd_1/i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    bcd_1/i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    bcd_1/hundreds_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y91    bcd_1/hundreds_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y90    bcd_1/hundreds_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y91    bcd_1/hundreds_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y93    bcd_1/tmp_digits_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y93    bcd_1/tmp_digits_reg[1]/C



