Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Mar 27 23:09:48 2019
| Host         : DESKTOP-1GACB3R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vi_sys_wrapper_control_sets_placed.rpt
| Design       : vi_sys_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   117 |
| Unused register locations in slices containing registers |   283 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      2 |            3 |
|      3 |            2 |
|      4 |           10 |
|      5 |            4 |
|      6 |            8 |
|      7 |            1 |
|      8 |           24 |
|      9 |            1 |
|     10 |            2 |
|     11 |            1 |
|     12 |            3 |
|    16+ |           49 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             390 |          154 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             367 |          143 |
| Yes          | No                    | No                     |             448 |          119 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1116 |          348 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                               Enable Signal                                                                                              |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              1 |
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              1 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        |                                                                                                                                                     |                1 |              1 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              1 |
| ~vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              1 |
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              1 |
| ~vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                          | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              1 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                              |                1 |              1 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                      |                1 |              2 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                     |                1 |              2 |
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              2 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_lite_sm_cs[5]_i_1_n_0                                                                                          | vi_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                           |                2 |              3 |
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                          |                                                                                                                                                     |                1 |              3 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | vi_sys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              4 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                           |                2 |              4 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe[3]_i_1__0_n_0                                                |                                                                                                                                                     |                1 |              4 |
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              4 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                     |                2 |              4 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                           | vi_sys_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                              |                1 |              4 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                     |                2 |              4 |
| ~vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                          | vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                    | vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              5 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/IPU_0/inst/h_total[15]_i_1_n_0                                                                                                             |                4 |              5 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              5 |
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                     |                1 |              5 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |              6 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | vi_sys_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/mem_intf/E[0]                                                                                                                                                                        | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                5 |              6 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[1][7]_i_1_n_0                                                                                                                                                               | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                2 |              6 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                     |                2 |              6 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                         |                                                                                                                                                     |                2 |              6 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                     |                1 |              6 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[3][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[3][23]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[2][7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                     |                2 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[3][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[3][7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[2][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                2 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | vi_sys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                2 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                                     |                2 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[1][15]_i_1_n_0                                                                                                                                                              | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                2 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[0][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                2 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[0][15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                2 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[0][7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                     |                3 |              8 |
| ~vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                     |                3 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/min_blobs_size[3]_i_1_n_0                                                                                                                                                            | vi_sys_i/IPU_0/inst/h_total[15]_i_1_n_0                                                                                                             |                4 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[1][23]_i_1_n_0                                                                                                                                                              | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                2 |              8 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[1][31]_i_1_n_0                                                                                                                                                              | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                3 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[0][23]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                2 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[2][23]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/ipu_ctrl[2][31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                     |                1 |              8 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                     |                7 |              8 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                              |                4 |              9 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             10 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                     |                4 |             10 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             11 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/r0                                                                                                                                                                                   |                                                                                                                                                     |                4 |             12 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/r1                                                                                                                                                                                   |                                                                                                                                                     |                6 |             12 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                4 |             12 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/bram_addrb                                                                                                                                                                           |                                                                                                                                                     |                9 |             16 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/temp_right[15]_i_2_n_0                                                                                                                                                               | vi_sys_i/IPU_0/inst/temp_right[15]_i_1_n_0                                                                                                          |                9 |             16 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/axi_arready0                                                                                                                                                                         | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                2 |             16 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             16 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/mem_intf/axi_rready0                                                                                                                                                                 | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                9 |             16 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/axi_awready0                                                                                                                                                                         | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                4 |             16 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                5 |             17 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |               10 |             18 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             21 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                          | vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                      |                6 |             23 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.Irq_reg_0                                                 |                6 |             23 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                9 |             28 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/blobs_head[0]_i_1_n_0                                                                                                                                                                | vi_sys_i/IPU_0/inst/temp_right[15]_i_1_n_0                                                                                                          |                8 |             30 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                  | vi_sys_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                              |               15 |             30 |
| ~vi_sys_i/IPU_0/inst/mem_intf/read_issued                 |                                                                                                                                                                                                          | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                9 |             30 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | vi_sys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             30 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/r_addr                                                                                                                                                                               | vi_sys_i/IPU_0/inst/h_total[15]_i_1_n_0                                                                                                             |                9 |             30 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |               11 |             31 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               10 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/v_cntr                                                                                                                                                                               | vi_sys_i/IPU_0/inst/pix_cntr_4x1_i_4_n_0                                                                                                            |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             32 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                     |                9 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               12 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/diff_cntr                                                                                                                                                                            | vi_sys_i/IPU_0/inst/diff_cntr[0]_i_1_n_0                                                                                                            |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |                9 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                     |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                | vi_sys_i/IPU_0/inst/mem_intf/SR[0]                                                                                                                  |                6 |             32 |
|  vi_sys_i/IPU_0/inst/reg_data_out_reg[31]_i_2_n_0         |                                                                                                                                                                                                          |                                                                                                                                                     |               10 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/row_blobs_cntr                                                                                                                                                                       | vi_sys_i/IPU_0/inst/row_blobs_cntr[0]_i_1_n_0                                                                                                       |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/h_total[15]_i_2_n_0                                                                                                                                                                  | vi_sys_i/IPU_0/inst/h_total[15]_i_1_n_0                                                                                                             |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/h_cntr                                                                                                                                                                               | vi_sys_i/IPU_0/inst/pix_cntr_4x1_i_5_n_0                                                                                                            |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/IPU_0/inst/fsm_blk_counter                                                                                                                                                                      | vi_sys_i/IPU_0/inst/fsm_blk_counter[0]_i_1_n_0                                                                                                      |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                9 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               11 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                               | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             32 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                     |                6 |             33 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                     |                8 |             33 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                     |                5 |             34 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                    |                                                                                                                                                     |               13 |             35 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | vi_sys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                     |               12 |             47 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                     |                8 |             64 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                 |                                                                                                                                                     |               10 |             75 |
|  vi_sys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                          |                                                                                                                                                     |               27 |             80 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               30 |             91 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[24]                                                                                                                 |                                                                                                                                                     |               16 |            128 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               64 |            155 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | vi_sys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               77 |            221 |
|  vi_sys_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                          |                                                                                                                                                     |              124 |            293 |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


