

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-bafab5d728a911d671833a5f843eeda783dab9ac_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   40 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                     0 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
305b66bc15bedc344b64a41b15e749a1  /root/samples/gpgpu-sim_simulations/benchmarks/src/cuda/rodinia/3.1/cuda/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/samples/gpgpu-sim_simulations/benchmarks/src/cuda/rodinia/3.1/cuda/hotspot/hotspot
Running md5sum using "md5sum /root/samples/gpgpu-sim_simulations/benchmarks/src/cuda/rodinia/3.1/cuda/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_ajPzGe
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_30
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: default
## Adding new section ELF
Adding arch: sm_35
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_35
Adding identifier: default
## Adding new section ELF
Adding arch: sm_50
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_50
Adding identifier: default
## Adding new section ELF
Adding arch: sm_60
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_60
Adding identifier: default
## Adding new section ELF
Adding arch: sm_62
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_62
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401360, fat_cubin_handle = 1
WARNING: No guarantee that PTX will be parsed for SM version 35
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_17857_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_17858_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_17859_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_1.ptx:93) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:108) add.s32 %r8, %r1, 15;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_1.ptx:94) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_1.ptx:97) cvta.to.global.u64 %rd19, %rd11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x288 (_1.ptx:132) @%p10 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:240) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e0 (_1.ptx:178) @!%p17 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (_1.ptx:223) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e8 (_1.ptx:179) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:182) setp.gt.s32%p18, %r3, %r17;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x448 (_1.ptx:193) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (_1.ptx:223) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x530 (_1.ptx:225) @%p29 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:240) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x540 (_1.ptx:228) @%p30 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x558 (_1.ptx:234) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x570 (_1.ptx:237) @%p31 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:240) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x588 (_1.ptx:242) @%p32 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:251) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YTeOy9"
Running: cat _ptx_YTeOy9 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_CgI3q4
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_35 -v _ptx2_CgI3q4 --output-file  /dev/null 2> _ptx_YTeOy9info"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=38, lmem=0, smem=3072, cmem=404
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YTeOy9 _ptx2_CgI3q4 _ptx_YTeOy9info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 457494
gpu_sim_insn = 95077728
gpu_ipc =     207.8229
gpu_tot_sim_cycle = 679644
gpu_tot_sim_insn = 95077728
gpu_tot_ipc =     139.8934
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 19615
gpu_stall_icnt2sh    = 216396
partiton_reqs_in_parallel = 10045253
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9571
partiton_level_parallism_total  =      14.7802
partiton_reqs_in_parallel_util = 10045253
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 457494
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9571
partiton_level_parallism_util_total  =      21.9571
partiton_replys_in_parallel = 113208
partiton_replys_in_parallel_total    = 0
L2_BW  =      23.4545 GB/Sec
L2_BW_total  =      15.7881 GB/Sec
gpu_total_sim_rate=204029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1700564
	L1I_total_cache_misses = 9312
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2184
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2184
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1691252
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1700564
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2955, 3445, 3467, 3442, 3465, 3445, 3464, 3009, 3010, 3439, 3461, 3430, 3458, 3428, 3458, 3001, 2753, 3157, 3170, 3162, 3168, 3161, 3167, 2757, 2757, 3148, 3175, 3143, 3174, 3061, 3080, 2700, 2756, 3160, 3174, 3155, 3174, 3056, 3083, 2710, 2505, 2876, 2885, 2874, 2885, 2870, 2884, 2510, 
gpgpu_n_tot_thrd_icount = 106799616
gpgpu_n_tot_w_icount = 3337488
gpgpu_n_stall_shd_mem = 107689
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75158
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 27645
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:156373	W0_Idle:10099105	W0_Scoreboard:12710366	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2352	W10:0	W11:0	W12:0	W13:2352	W14:96432	W15:0	W16:7936	W17:0	W18:7168	W19:0	W20:3400	W21:0	W22:0	W23:0	W24:525608	W25:0	W26:7168	W27:0	W28:489584	W29:0	W30:0	W31:0	W32:2195488
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2688 {8:336,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 45696 {136:336,}
maxmrqlatency = 634 
maxdqlatency = 0 
maxmflatency = 123842 
averagemflatency = 5718 
max_icnt2mem_latency = 123527 
max_icnt2sh_latency = 679643 
mrq_lat_table:21070 	1646 	1553 	3024 	3246 	3890 	3094 	3359 	3283 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45446 	41333 	853 	42 	1648 	0 	4196 	14139 	5125 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	30446 	4791 	561 	304 	49169 	2637 	60 	0 	181 	1509 	400 	3796 	15072 	4192 	90 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20721 	38956 	23895 	2116 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	50 	0 	1 	6 	2 	11 	14 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        70        68        70        49        50        67        69        52        51        60        60        67        66        38        40 
dram[1]:        68        70        68        70        50        47        68        70        49        47        60        62        68        70        36        37 
dram[2]:        68        70        68        70        51        49        67        68        51        50        58        62        67        66        36        46 
dram[3]:        68        70        68        70        50        49        67        69        47        54        60        60        67        66        36        43 
dram[4]:        68        70        68        70        51        47        67        70        50        47        60        62        68        70        38        42 
dram[5]:        68        70        68        70        50        50        67        68        49        50        63        66        67        66        38        49 
dram[6]:        68        70        68        70        48        44        68        70        46        44        64        65        68        70        39        46 
dram[7]:        68        70        68        70        47        43        68        70        46        46        64        66        68        70        38        51 
dram[8]:        68        70        68        70        45        46        67        68        48        47        64        65        67        66        38        45 
dram[9]:        68        70        68        70        45        43        68        70        44        44        64        66        68        70        39        41 
dram[10]:        68        70        68        70        47        44        67        69        51        44        63        66        67        66        38        50 
maximum service time to same row:
dram[0]:    125321    125390    128182    128526    167808    167802    165549    134411    196410    196682    195930    195537    197781    197805    197597    197684 
dram[1]:    125364    125368    128401    128530    167692    167691    165538    134319    196708    196527    197130    197651    197788    197780    124816    124966 
dram[2]:    125261    109159    128400    128511    167662    167661    165564    134562    196285    196619    195707    195582    197699    197715    124869    124956 
dram[3]:    125232    125300    128422    128431    167243    167104    165620    134462    196843    196863    195948    195973    197749    197710    197653    197802 
dram[4]:    125391    125277    128354    128415    167645    167657    165600    134332    196941    196692    197303    197639    197885    197872    197719    197832 
dram[5]:    125260    109123    128204    128533    167664    167662    165564    134494    196531    196902    195814    195598    197701    197717    197737    197846 
dram[6]:    125231    125295    128273    128487    167243    167107    165607    134480    196844    196863    197316    197523    197751    197700    197679    197778 
dram[7]:    125389    125271    128201    128516    167634    167646    165578    165570    196956    196730    197725    197744    197848    197850    197680    197693 
dram[8]:    125274    109129    128183    128598    167667    167801    165543    134432    196407    196680    195852    195464    197793    197791    197598    197698 
dram[9]:    125319    125368    128420    128533    167385    167328    165536    134426    196708    196767    197129    197700    197786    197791    124811    124964 
dram[10]:    125405    109187    128361    128513    167755    167790    165576    134489    196267    196625    195705    195582    197848    197851    124880    124956 
average row accesses per activate:
dram[0]: 16.375000 18.642857 21.538462 21.846153 16.200001 15.235294 17.428572 15.500000 17.000000 17.384615 19.500000 18.583334 10.038462 12.666667 17.785715 14.647058 
dram[1]: 14.500000 14.611111 21.461538 21.769230 16.266666 15.000000 20.333334 17.000000 14.666667 14.866667 23.299999 18.583334  9.428572 13.550000 15.562500 14.764706 
dram[2]: 18.500000 15.411765 21.538462 21.769230 16.400000 14.823529 15.187500 16.866667 17.000000 17.153847 17.692308 17.461538 10.192307 12.666667 15.437500 14.055555 
dram[3]: 16.500000 18.928572 25.363636 21.692308 17.714285 16.250000 17.214285 17.214285 14.400000 17.384615 19.750000 19.000000 10.916667 12.714286 19.153847 16.466667 
dram[4]: 19.000000 18.928572 21.384615 22.000000 15.625000 15.812500 19.833334 16.933332 14.800000 14.733334 23.400000 22.500000 12.045455 13.150000 17.785715 16.733334 
dram[5]: 18.714285 17.666666 21.769230 21.538462 15.500000 14.222222 17.214285 17.642857 14.666667 17.230770 19.250000 19.416666 11.863636 12.952381 17.785715 15.812500 
dram[6]: 17.866667 18.928572 25.090910 22.000000 12.500000 13.250000 17.214285 19.230770 12.588235 16.692308 23.900000 23.200001 12.090909 13.200000 19.000000 16.400000 
dram[7]: 18.714285 19.142857 21.461538 23.583334 13.833333 14.111111 24.100000 25.400000 14.600000 18.250000 23.799999 23.000000 10.192307 13.350000 19.076923 18.071428 
dram[8]: 16.312500 17.733334 25.818182 21.846153 14.470589 13.526316 15.062500 15.500000 17.000000 17.000000 19.750000 19.000000 10.916667 14.157895 14.764706 14.764706 
dram[9]: 16.750000 18.857143 25.363636 21.923077 12.947369 12.238095 17.642857 15.117647 14.400000 16.615385 24.000000 18.833334 11.000000 13.350000 13.944445 14.055555 
dram[10]: 18.428572 17.733334 21.615385 21.615385 12.947369 13.263158 15.187500 14.882353 17.000000 16.615385 18.153847 17.923077 10.916667 17.866667 17.642857 14.111111 
average row locality = 44230/2689 = 16.448494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
total reads: 24589
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       117       117       136       140        99       115       105       109        93        98       104        93       117       122       105       105 
dram[1]:       117       119       135       139       100       111       105       116        92        95       102        92       120       127       105       107 
dram[2]:       115       118       136       139       102       108       105       115        93        95        99        96       121       122       103       109 
dram[3]:       120       121       135       138       104       116       103       103        88        98       106        97       118       123       105       103 
dram[4]:       122       121       134       142       106       109       100       116        94        93       103        94       121       119       104       106 
dram[5]:       118       121       139       136       104       112       103       109        92        96       100       102       117       128       104       108 
dram[6]:       124       121       132       142       106       121       103       112        86        89       108       101       122       120       102       101 
dram[7]:       118       124       135       139       105       110       103       116        91        91       107        99       121       123       103       108 
dram[8]:       117       122       140       140       102       113       103       110        93        93       106        97       118       125       106       106 
dram[9]:       124       120       135       141       102       113       109       119        88        88       109        95       120       123       106       108 
dram[10]:       114       122       137       137       102       108       105       115        93        88       105       102       118       124       103       110 
total reads: 19641
bank skew: 142/86 = 1.65
chip skew: 1800/1775 = 1.01
average mf latency per bank:
dram[0]:      15266     14569     23239     23411     20623     19109      8603      8494     15108     15037     10423     11237     10318     10292     11438     11801
dram[1]:      14909     14834     24076     23889     20314     19358      9337      9465     15630     15220     10600     11437     10309     10170     11514     11268
dram[2]:      15727     15565     23837     24332     21012     19739      9279      9160     15837     15521     10461     10849     10133     10137     11514     11285
dram[3]:      14891     14547     24263     23975     19587     18746      9620      9768     15326     14857     10236     11079     10082      9932     10987     11344
dram[4]:      14315     14155     24126     23621     20776     20199      9852      9525     15317     14921     10596     11354     10050     10145     11372     11141
dram[5]:      15523     14970     22935     23695     21301     20354      9867      9749     15319     15131     10840     11118      9953      9648     11213     11128
dram[6]:      15925     16369     23618     22956     20303     18681      9455      9402     15199     14870     10696     11470      9847     10135     11130     11433
dram[7]:      16255     15367     23127     22986     20459     19416      9606      9406     15081     14597     10944     11640      9903      9815     11199     10816
dram[8]:      16120     15377     21987     22531     20367     19237      9497      9126     14504     14751     10618     11319      9938      9878     10858     11200
dram[9]:      16083     16588     23167     22844     19154     18260      9135      9316     15023     15037     10736     11843     10040     10148     11413     11405
dram[10]:      16876     15765     22609     23163     20406     19246      9291      9067     15330     15660     10777     11119      9994      9798     11749     11396
maximum mf latency per bank:
dram[0]:      63468     63493     63430     63522     63542     63515     33424     33455     33256     33109     21684     21656     21712     21745     33492     33513
dram[1]:      63422     63436     63128     63483     63560     63539     33395     33451     33382     33264     21732     21669     21698     21704     33486     33530
dram[2]:     123769    123778     63499     63466     63548     63535     33327     33250     33369     33255     21716     21687     21713     21726     33482     33504
dram[3]:     123769    123774     63372     63318     63547     63560     33408     33447     33160     33209     21708     21732     21690     21726     33485     33504
dram[4]:     123767    123779     63358     63510     63558     63557     33268     33287     33394     33235     21714     21679     21678     21719     33471     33501
dram[5]:     123775    123770     63127     63132     63546     63547     33239     33225     33359     33269     21712     21843     21690     21693     33474     33495
dram[6]:     123788    123842     63222     63115     63556     63568     33408     33460     33338     33176     21721     21872     21680     21690     33484     33509
dram[7]:     123786    123823     63343     63505     63546     63547     33306     33152     33332     33118     21671     21676     21693     21704     33485     33490
dram[8]:     123742    123755     63444     63543     63568     63532     33437     33458     33268     33189     21726     21874     21708     21717     33481     33492
dram[9]:     123756    123755     63217     63461     63532     63534     33430     33457     33300     33111     21711     21845     21685     21678     33492     33516
dram[10]:     123746    123768     63505     63470     63537     63527     33322     33246     33301     33129     21709     21696     21713     21680     33488     33511
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836453 n_act=247 n_pre=231 n_req=4010 n_rd=8940 n_write=3627 bw_util=0.02959
n_activity=43437 dram_eff=0.5786
bk0: 580a 845212i bk1: 576a 844846i bk2: 576a 844783i bk3: 576a 844431i bk4: 576a 845465i bk5: 576a 844866i bk6: 556a 845481i bk7: 556a 845193i bk8: 512a 845702i bk9: 512a 845540i bk10: 520a 846308i bk11: 520a 846194i bk12: 576a 845141i bk13: 576a 844731i bk14: 576a 846183i bk15: 576a 845810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.463128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836434 n_act=254 n_pre=238 n_req=4018 n_rd=8944 n_write=3628 bw_util=0.0296
n_activity=43511 dram_eff=0.5779
bk0: 576a 844995i bk1: 576a 844936i bk2: 576a 844799i bk3: 576a 844438i bk4: 576a 845538i bk5: 576a 845308i bk6: 556a 845604i bk7: 556a 845101i bk8: 512a 845631i bk9: 512a 845468i bk10: 524a 846254i bk11: 524a 846004i bk12: 576a 844874i bk13: 576a 844839i bk14: 576a 846048i bk15: 576a 845734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.46376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836431 n_act=253 n_pre=237 n_req=4010 n_rd=8936 n_write=3641 bw_util=0.02961
n_activity=43566 dram_eff=0.5774
bk0: 576a 845281i bk1: 576a 844794i bk2: 576a 844907i bk3: 576a 844513i bk4: 576a 845403i bk5: 576a 845302i bk6: 552a 845813i bk7: 552a 845319i bk8: 512a 845665i bk9: 512a 845619i bk10: 524a 846219i bk11: 524a 845969i bk12: 576a 844906i bk13: 576a 844673i bk14: 576a 846070i bk15: 576a 845610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.467734
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836462 n_act=237 n_pre=221 n_req=4012 n_rd=8936 n_write=3642 bw_util=0.02961
n_activity=43404 dram_eff=0.5796
bk0: 576a 845167i bk1: 576a 844839i bk2: 576a 844717i bk3: 576a 844449i bk4: 576a 845523i bk5: 576a 845167i bk6: 552a 845524i bk7: 552a 845105i bk8: 512a 845773i bk9: 512a 845525i bk10: 524a 846108i bk11: 524a 845943i bk12: 576a 845253i bk13: 576a 844596i bk14: 576a 846111i bk15: 576a 845845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836465 n_act=234 n_pre=218 n_req=4020 n_rd=8944 n_write=3637 bw_util=0.02962
n_activity=43478 dram_eff=0.5787
bk0: 576a 845057i bk1: 576a 844969i bk2: 576a 844995i bk3: 576a 844417i bk4: 576a 845538i bk5: 576a 845157i bk6: 552a 845712i bk7: 552a 845379i bk8: 512a 845688i bk9: 512a 845427i bk10: 524a 846296i bk11: 524a 846050i bk12: 576a 844918i bk13: 576a 844752i bk14: 580a 846245i bk15: 580a 845942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.457669
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836452 n_act=242 n_pre=226 n_req=4025 n_rd=8944 n_write=3634 bw_util=0.02961
n_activity=43288 dram_eff=0.5811
bk0: 576a 845087i bk1: 576a 844974i bk2: 576a 844743i bk3: 576a 844623i bk4: 576a 845273i bk5: 576a 845155i bk6: 552a 845581i bk7: 552a 845267i bk8: 512a 845894i bk9: 512a 845787i bk10: 524a 846418i bk11: 524a 845718i bk12: 576a 845281i bk13: 576a 844848i bk14: 580a 846163i bk15: 580a 845778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.461417
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836440 n_act=240 n_pre=224 n_req=4026 n_rd=8944 n_write=3650 bw_util=0.02965
n_activity=43485 dram_eff=0.5792
bk0: 576a 845131i bk1: 576a 844746i bk2: 576a 844801i bk3: 576a 844445i bk4: 576a 845413i bk5: 576a 844808i bk6: 552a 845490i bk7: 552a 845167i bk8: 512a 845624i bk9: 512a 845674i bk10: 524a 846319i bk11: 524a 845965i bk12: 576a 845280i bk13: 576a 844756i bk14: 580a 846146i bk15: 580a 845966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.454649
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836463 n_act=229 n_pre=213 n_req=4029 n_rd=8944 n_write=3649 bw_util=0.02965
n_activity=43249 dram_eff=0.5823
bk0: 576a 845144i bk1: 576a 844860i bk2: 576a 844942i bk3: 576a 844557i bk4: 576a 845312i bk5: 576a 845110i bk6: 552a 845695i bk7: 552a 845398i bk8: 512a 845773i bk9: 512a 845730i bk10: 524a 846026i bk11: 524a 845875i bk12: 576a 845005i bk13: 576a 844970i bk14: 580a 846187i bk15: 580a 845767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.46373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836422 n_act=250 n_pre=234 n_req=4027 n_rd=8944 n_write=3648 bw_util=0.02965
n_activity=43492 dram_eff=0.579
bk0: 576a 845083i bk1: 576a 844749i bk2: 576a 844460i bk3: 576a 844416i bk4: 576a 845472i bk5: 576a 844978i bk6: 552a 845100i bk7: 552a 845014i bk8: 512a 845844i bk9: 512a 845725i bk10: 524a 846218i bk11: 524a 845870i bk12: 576a 845226i bk13: 576a 844744i bk14: 580a 846013i bk15: 580a 845719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.459372
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836381 n_act=255 n_pre=239 n_req=4036 n_rd=8944 n_write=3679 bw_util=0.02972
n_activity=43754 dram_eff=0.577
bk0: 576a 845177i bk1: 576a 844779i bk2: 576a 844768i bk3: 576a 844361i bk4: 576a 845186i bk5: 576a 845032i bk6: 552a 845582i bk7: 552a 844935i bk8: 512a 845859i bk9: 512a 845790i bk10: 524a 846399i bk11: 524a 846043i bk12: 576a 844804i bk13: 576a 844643i bk14: 580a 845936i bk15: 580a 845686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.457089
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=849498 n_nop=836438 n_act=249 n_pre=233 n_req=4017 n_rd=8936 n_write=3642 bw_util=0.02961
n_activity=43695 dram_eff=0.5757
bk0: 576a 845480i bk1: 576a 844906i bk2: 576a 844817i bk3: 576a 844486i bk4: 576a 845320i bk5: 576a 845106i bk6: 552a 845537i bk7: 552a 844947i bk8: 512a 845717i bk9: 512a 845600i bk10: 524a 846196i bk11: 524a 845804i bk12: 576a 845329i bk13: 576a 844899i bk14: 576a 846201i bk15: 576a 845658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.462532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2131, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2240, Reservation_fails = 0
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2099, Reservation_fails = 1
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2235, Reservation_fails = 0
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2095, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2216, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2108, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2226, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2129, Reservation_fails = 0
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2305, Reservation_fails = 0
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2173, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2285, Reservation_fails = 0
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2128, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2251, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2148, Reservation_fails = 1
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2298, Reservation_fails = 0
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2181, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2245, Reservation_fails = 0
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2172, Reservation_fails = 0
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2270, Reservation_fails = 0
L2_cache_bank[20]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2126, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2230, Reservation_fails = 0
L2_total_cache_accesses = 113208
L2_total_cache_misses = 24589
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 48291
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32789
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7503
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 316
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=315944
icnt_total_pkts_simt_to_mem=167992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.6676
	minimum = 6
	maximum = 234
Network latency average = 13.8801
	minimum = 6
	maximum = 234
Slowest packet = 159778
Flit latency average = 13.4893
	minimum = 6
	maximum = 234
Slowest flit = 340613
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00494906
	minimum = 0.00398913 (at node 1)
	maximum = 0.00573233 (at node 41)
Accepted packet rate average = 0.00494906
	minimum = 0.00398913 (at node 1)
	maximum = 0.00573233 (at node 41)
Injected flit rate average = 0.010578
	minimum = 0.00604381 (at node 8)
	maximum = 0.0160046 (at node 41)
Accepted flit rate average= 0.010578
	minimum = 0.00825368 (at node 32)
	maximum = 0.0128636 (at node 3)
Injected packet length average = 2.13738
Accepted packet length average = 2.13738
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6676 (1 samples)
	minimum = 6 (1 samples)
	maximum = 234 (1 samples)
Network latency average = 13.8801 (1 samples)
	minimum = 6 (1 samples)
	maximum = 234 (1 samples)
Flit latency average = 13.4893 (1 samples)
	minimum = 6 (1 samples)
	maximum = 234 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00494906 (1 samples)
	minimum = 0.00398913 (1 samples)
	maximum = 0.00573233 (1 samples)
Accepted packet rate average = 0.00494906 (1 samples)
	minimum = 0.00398913 (1 samples)
	maximum = 0.00573233 (1 samples)
Injected flit rate average = 0.010578 (1 samples)
	minimum = 0.00604381 (1 samples)
	maximum = 0.0160046 (1 samples)
Accepted flit rate average = 0.010578 (1 samples)
	minimum = 0.00825368 (1 samples)
	maximum = 0.0128636 (1 samples)
Injected packet size average = 2.13738 (1 samples)
Accepted packet size average = 2.13738 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 46 sec (466 sec)
gpgpu_simulation_rate = 204029 (inst/sec)
gpgpu_simulation_rate = 1458 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3904 Tlb_hit: 1278 Tlb_miss: 2626 Tlb_hit_rate: 0.327357
Shader1: Tlb_access: 3636 Tlb_hit: 1096 Tlb_miss: 2540 Tlb_hit_rate: 0.301430
Shader2: Tlb_access: 4220 Tlb_hit: 1212 Tlb_miss: 3008 Tlb_hit_rate: 0.287204
Shader3: Tlb_access: 4312 Tlb_hit: 1320 Tlb_miss: 2992 Tlb_hit_rate: 0.306122
Shader4: Tlb_access: 4196 Tlb_hit: 1600 Tlb_miss: 2596 Tlb_hit_rate: 0.381316
Shader5: Tlb_access: 4120 Tlb_hit: 1300 Tlb_miss: 2820 Tlb_hit_rate: 0.315534
Shader6: Tlb_access: 3788 Tlb_hit: 1154 Tlb_miss: 2634 Tlb_hit_rate: 0.304646
Shader7: Tlb_access: 4076 Tlb_hit: 1442 Tlb_miss: 2634 Tlb_hit_rate: 0.353778
Shader8: Tlb_access: 3704 Tlb_hit: 1172 Tlb_miss: 2532 Tlb_hit_rate: 0.316415
Shader9: Tlb_access: 3832 Tlb_hit: 1224 Tlb_miss: 2608 Tlb_hit_rate: 0.319415
Shader10: Tlb_access: 4200 Tlb_hit: 1390 Tlb_miss: 2810 Tlb_hit_rate: 0.330952
Shader11: Tlb_access: 3860 Tlb_hit: 1156 Tlb_miss: 2704 Tlb_hit_rate: 0.299482
Shader12: Tlb_access: 4380 Tlb_hit: 1292 Tlb_miss: 3088 Tlb_hit_rate: 0.294977
Shader13: Tlb_access: 4108 Tlb_hit: 1344 Tlb_miss: 2764 Tlb_hit_rate: 0.327166
Shader14: Tlb_access: 4200 Tlb_hit: 1448 Tlb_miss: 2752 Tlb_hit_rate: 0.344762
Shader15: Tlb_access: 4004 Tlb_hit: 1180 Tlb_miss: 2824 Tlb_hit_rate: 0.294705
Shader16: Tlb_access: 3952 Tlb_hit: 1300 Tlb_miss: 2652 Tlb_hit_rate: 0.328947
Shader17: Tlb_access: 3872 Tlb_hit: 1262 Tlb_miss: 2610 Tlb_hit_rate: 0.325930
Shader18: Tlb_access: 3996 Tlb_hit: 1482 Tlb_miss: 2514 Tlb_hit_rate: 0.370871
Shader19: Tlb_access: 4068 Tlb_hit: 1112 Tlb_miss: 2956 Tlb_hit_rate: 0.273353
Shader20: Tlb_access: 4080 Tlb_hit: 1234 Tlb_miss: 2846 Tlb_hit_rate: 0.302451
Shader21: Tlb_access: 3840 Tlb_hit: 1168 Tlb_miss: 2672 Tlb_hit_rate: 0.304167
Shader22: Tlb_access: 3884 Tlb_hit: 1184 Tlb_miss: 2700 Tlb_hit_rate: 0.304840
Shader23: Tlb_access: 4224 Tlb_hit: 1348 Tlb_miss: 2876 Tlb_hit_rate: 0.319129
Shader24: Tlb_access: 3908 Tlb_hit: 1252 Tlb_miss: 2656 Tlb_hit_rate: 0.320368
Shader25: Tlb_access: 4232 Tlb_hit: 1444 Tlb_miss: 2788 Tlb_hit_rate: 0.341210
Shader26: Tlb_access: 3976 Tlb_hit: 1346 Tlb_miss: 2630 Tlb_hit_rate: 0.338531
Shader27: Tlb_access: 4244 Tlb_hit: 1436 Tlb_miss: 2808 Tlb_hit_rate: 0.338360
Tlb_tot_access: 112816 Tlb_tot_hit: 36176, Tlb_tot_miss: 76640, Tlb_tot_hit_rate: 0.320664
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader1: Tlb_validate: 754 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader2: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader3: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader4: Tlb_validate: 610 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader5: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader6: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader7: Tlb_validate: 662 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader8: Tlb_validate: 624 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader9: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader10: Tlb_validate: 754 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader11: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader12: Tlb_validate: 740 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader13: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader14: Tlb_validate: 648 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader15: Tlb_validate: 740 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader16: Tlb_validate: 630 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader17: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader18: Tlb_validate: 624 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader19: Tlb_validate: 620 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader20: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader21: Tlb_validate: 740 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader22: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader23: Tlb_validate: 754 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader24: Tlb_validate: 708 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader25: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader26: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader27: Tlb_validate: 646 Tlb_invalidate: 204 Tlb_evict: 0 Tlb_page_evict: 204
Tlb_tot_valiate: 19162 Tlb_invalidate: 6194, Tlb_tot_evict: 0, Tlb_tot_evict page: 6194
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2626 Page_hit: 1654 Page_miss: 972 Page_hit_rate: 0.629855
Shader1: Page_table_access:2540 Page_hit: 1740 Page_miss: 800 Page_hit_rate: 0.685039
Shader2: Page_table_access:3008 Page_hit: 2184 Page_miss: 824 Page_hit_rate: 0.726064
Shader3: Page_table_access:2992 Page_hit: 2088 Page_miss: 904 Page_hit_rate: 0.697861
Shader4: Page_table_access:2596 Page_hit: 1732 Page_miss: 864 Page_hit_rate: 0.667180
Shader5: Page_table_access:2820 Page_hit: 1960 Page_miss: 860 Page_hit_rate: 0.695035
Shader6: Page_table_access:2634 Page_hit: 1794 Page_miss: 840 Page_hit_rate: 0.681093
Shader7: Page_table_access:2634 Page_hit: 1842 Page_miss: 792 Page_hit_rate: 0.699317
Shader8: Page_table_access:2532 Page_hit: 1540 Page_miss: 992 Page_hit_rate: 0.608215
Shader9: Page_table_access:2608 Page_hit: 1660 Page_miss: 948 Page_hit_rate: 0.636503
Shader10: Page_table_access:2810 Page_hit: 1962 Page_miss: 848 Page_hit_rate: 0.698221
Shader11: Page_table_access:2704 Page_hit: 1720 Page_miss: 984 Page_hit_rate: 0.636095
Shader12: Page_table_access:3088 Page_hit: 2220 Page_miss: 868 Page_hit_rate: 0.718912
Shader13: Page_table_access:2764 Page_hit: 1888 Page_miss: 876 Page_hit_rate: 0.683068
Shader14: Page_table_access:2752 Page_hit: 1880 Page_miss: 872 Page_hit_rate: 0.683140
Shader15: Page_table_access:2824 Page_hit: 2020 Page_miss: 804 Page_hit_rate: 0.715297
Shader16: Page_table_access:2652 Page_hit: 1552 Page_miss: 1100 Page_hit_rate: 0.585219
Shader17: Page_table_access:2610 Page_hit: 1738 Page_miss: 872 Page_hit_rate: 0.665900
Shader18: Page_table_access:2514 Page_hit: 1714 Page_miss: 800 Page_hit_rate: 0.681782
Shader19: Page_table_access:2956 Page_hit: 1836 Page_miss: 1120 Page_hit_rate: 0.621110
Shader20: Page_table_access:2846 Page_hit: 1994 Page_miss: 852 Page_hit_rate: 0.700632
Shader21: Page_table_access:2672 Page_hit: 1764 Page_miss: 908 Page_hit_rate: 0.660180
Shader22: Page_table_access:2700 Page_hit: 1636 Page_miss: 1064 Page_hit_rate: 0.605926
Shader23: Page_table_access:2876 Page_hit: 2024 Page_miss: 852 Page_hit_rate: 0.703755
Shader24: Page_table_access:2656 Page_hit: 1768 Page_miss: 888 Page_hit_rate: 0.665663
Shader25: Page_table_access:2788 Page_hit: 1816 Page_miss: 972 Page_hit_rate: 0.651363
Shader26: Page_table_access:2630 Page_hit: 1790 Page_miss: 840 Page_hit_rate: 0.680608
Shader27: Page_table_access:2808 Page_hit: 1884 Page_miss: 924 Page_hit_rate: 0.670940
Page_table_tot_access: 76640 Page_tot_hit: 51400, Page_tot_miss 25240, Page_tot_hit_rate: 0.670668 Page_tot_fault: 15 Page_tot_pending: 25225
Total_memory_access_page_fault: 15, Average_latency: 346107.281250
========================================Page thrashing statistics==============================
Page_validate: 768 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.665240
[0-25]: 0.038358, [26-50]: 0.064328, [51-75]: 0.897314, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   679644 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(308.908844)
F:   224244----T:   227044 	 St: c0000000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   227044----T:   234824 	 St: c0002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   234824----T:   237429 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   237429----T:   245669 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245669----T:   248274 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248274----T:   256514 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256514----T:   259119 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259119----T:   267359 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267359----T:   273771 	 St: c0100000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   273771----T:   277583 	 St: c010b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   277583----T:   280383 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   280383----T:   288163 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   288948----T:   291748 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291748----T:   306974 	 St: c0022000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306974----T:   309579 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309579----T:   325274 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   329185----T:   331985 	 St: c0120000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   331985----T:   347211 	 St: c0122000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   348315----T:   351115 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   351115----T:   381368 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   381368----T:   383973 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   383973----T:   414696 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   417932----T:   420732 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   420732----T:   450985 	 St: c0142000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   458433----T:   461233 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   461233----T:   521598 	 St: c0082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   521598----T:   524203 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   524203----T:   585039 	 St: c0281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   588220----T:   591020 	 St: c0180000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   591020----T:   651385 	 St: c0182000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   679644----T:   682249 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   679644----T:   687884 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   690489----T:   693094 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   690489----T:   698729 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   701334----T:   703939 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   701334----T:   717029 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   719634----T:   722239 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   719634----T:   750357 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   752962----T:   755567 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   752962----T:   813798 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 457494(cycle), 308.908844(us)
Tot_kernel_exec_time_and_fault_time: 457494(cycle), 308.908844(us)
Tot_memcpy_h2d_time: 407476(cycle), 275.135712(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 407476(cycle), 275.135712(us)
Tot_devicesync_time: 136759(cycle), 92.342339(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 136759(cycle), 92.342339(us)
GPGPU-Sim: *** exit detected ***
