{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479924929734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479924929737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 13:15:29 2016 " "Processing started: Wed Nov 23 13:15:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479924929737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479924929737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479924929738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479924930164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_SRAM_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_SRAM_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_SRAM_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_SRAM_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_100_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_100_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file SRAM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PB_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file PB_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Receive_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_Receive_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_SRAM_Emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_SRAM_Emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_v2 " "Found entity 1: tb_project_v2" {  } { { "tb_final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/tb_final_project.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930346 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Milestone_1.v(146) " "Verilog HDL information at Milestone_1.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1479924930349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Milestone_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Milestone_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Milestone_1 " "Found entity 1: Milestone_1" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924930350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924930350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479924930521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "final_project.v" "PB_unit" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "final_project.v" "VGA_unit" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "/home/ECE/ziembaje/Desktop/final_project/VGA_SRAM_interface.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "final_project.v" "UART_unit" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "/home/ECE/ziembaje/Desktop/final_project/UART_SRAM_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "final_project.v" "SRAM_unit" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "/home/ECE/ziembaje/Desktop/final_project/SRAM_Controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "/home/ECE/ziembaje/Desktop/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479924930918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924930922 ""}  } { { "Clock_100_PLL.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Clock_100_PLL.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479924930922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Milestone_1 Milestone_1:M1_unit " "Elaborating entity \"Milestone_1\" for hierarchy \"Milestone_1:M1_unit\"" {  } { { "final_project.v" "M1_unit" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924930925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_enable Milestone_1.v(21) " "Verilog HDL or VHDL warning at Milestone_1.v(21): object \"vga_enable\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479924930928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIXEL_ROW_END Milestone_1.v(22) " "Verilog HDL or VHDL warning at Milestone_1.v(22): object \"PIXEL_ROW_END\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479924930928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ee_buff Milestone_1.v(37) " "Verilog HDL or VHDL warning at Milestone_1.v(37): object \"ee_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479924930928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eo_buff Milestone_1.v(38) " "Verilog HDL or VHDL warning at Milestone_1.v(38): object \"eo_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479924930928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oo_buff Milestone_1.v(39) " "Verilog HDL or VHDL warning at Milestone_1.v(39): object \"oo_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479924930928 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_IN3 Milestone_1.v(84) " "Verilog HDL warning at Milestone_1.v(84): object a_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1479924930929 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a_IN4 Milestone_1.v(85) " "Verilog HDL warning at Milestone_1.v(85): object a_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1479924930930 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b_IN3 Milestone_1.v(89) " "Verilog HDL warning at Milestone_1.v(89): object b_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 89 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1479924930930 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b_IN4 Milestone_1.v(90) " "Verilog HDL warning at Milestone_1.v(90): object b_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1479924930930 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_IN3 Milestone_1.v(94) " "Verilog HDL warning at Milestone_1.v(94): object c_IN3 used but never assigned" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 94 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1479924930930 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c_IN4 Milestone_1.v(95) " "Verilog HDL warning at Milestone_1.v(95): object c_IN4 used but never assigned" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 95 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1479924930930 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_result_buff Milestone_1.v(98) " "Verilog HDL or VHDL warning at Milestone_1.v(98): object \"b_result_buff\" assigned a value but never read" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479924930930 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(326) " "Verilog HDL assignment warning at Milestone_1.v(326): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930939 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(354) " "Verilog HDL assignment warning at Milestone_1.v(354): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930941 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(357) " "Verilog HDL assignment warning at Milestone_1.v(357): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930941 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(392) " "Verilog HDL assignment warning at Milestone_1.v(392): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930942 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(467) " "Verilog HDL assignment warning at Milestone_1.v(467): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930944 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(510) " "Verilog HDL assignment warning at Milestone_1.v(510): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930946 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(523) " "Verilog HDL assignment warning at Milestone_1.v(523): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930947 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(576) " "Verilog HDL assignment warning at Milestone_1.v(576): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930949 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(597) " "Verilog HDL assignment warning at Milestone_1.v(597): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930950 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(598) " "Verilog HDL assignment warning at Milestone_1.v(598): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930950 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(602) " "Verilog HDL assignment warning at Milestone_1.v(602): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930950 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(651) " "Verilog HDL assignment warning at Milestone_1.v(651): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930952 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(656) " "Verilog HDL assignment warning at Milestone_1.v(656): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930952 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(658) " "Verilog HDL assignment warning at Milestone_1.v(658): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930952 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(707) " "Verilog HDL assignment warning at Milestone_1.v(707): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930954 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(709) " "Verilog HDL assignment warning at Milestone_1.v(709): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930954 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(714) " "Verilog HDL assignment warning at Milestone_1.v(714): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930955 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(716) " "Verilog HDL assignment warning at Milestone_1.v(716): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930955 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(772) " "Verilog HDL assignment warning at Milestone_1.v(772): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930957 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(774) " "Verilog HDL assignment warning at Milestone_1.v(774): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930957 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(782) " "Verilog HDL assignment warning at Milestone_1.v(782): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930958 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(788) " "Verilog HDL assignment warning at Milestone_1.v(788): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930958 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(843) " "Verilog HDL assignment warning at Milestone_1.v(843): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930960 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(846) " "Verilog HDL assignment warning at Milestone_1.v(846): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930960 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(869) " "Verilog HDL assignment warning at Milestone_1.v(869): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930962 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(879) " "Verilog HDL assignment warning at Milestone_1.v(879): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930962 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(922) " "Verilog HDL assignment warning at Milestone_1.v(922): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930963 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(923) " "Verilog HDL assignment warning at Milestone_1.v(923): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930964 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(962) " "Verilog HDL assignment warning at Milestone_1.v(962): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930965 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(967) " "Verilog HDL assignment warning at Milestone_1.v(967): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930965 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(969) " "Verilog HDL assignment warning at Milestone_1.v(969): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930966 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(992) " "Verilog HDL assignment warning at Milestone_1.v(992): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930967 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(994) " "Verilog HDL assignment warning at Milestone_1.v(994): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930967 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(999) " "Verilog HDL assignment warning at Milestone_1.v(999): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930967 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1001) " "Verilog HDL assignment warning at Milestone_1.v(1001): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930967 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1042) " "Verilog HDL assignment warning at Milestone_1.v(1042): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930969 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1044) " "Verilog HDL assignment warning at Milestone_1.v(1044): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930969 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1054) " "Verilog HDL assignment warning at Milestone_1.v(1054): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930970 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1071) " "Verilog HDL assignment warning at Milestone_1.v(1071): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930970 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1101) " "Verilog HDL assignment warning at Milestone_1.v(1101): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930972 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(1114) " "Verilog HDL assignment warning at Milestone_1.v(1114): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930973 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1123) " "Verilog HDL assignment warning at Milestone_1.v(1123): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930974 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1145) " "Verilog HDL assignment warning at Milestone_1.v(1145): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930974 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1146) " "Verilog HDL assignment warning at Milestone_1.v(1146): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930975 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1179) " "Verilog HDL assignment warning at Milestone_1.v(1179): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930976 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1184) " "Verilog HDL assignment warning at Milestone_1.v(1184): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930976 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1186) " "Verilog HDL assignment warning at Milestone_1.v(1186): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930976 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1214) " "Verilog HDL assignment warning at Milestone_1.v(1214): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930977 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1216) " "Verilog HDL assignment warning at Milestone_1.v(1216): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930978 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1221) " "Verilog HDL assignment warning at Milestone_1.v(1221): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930978 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1223) " "Verilog HDL assignment warning at Milestone_1.v(1223): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930978 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1261) " "Verilog HDL assignment warning at Milestone_1.v(1261): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930980 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1263) " "Verilog HDL assignment warning at Milestone_1.v(1263): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930980 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1273) " "Verilog HDL assignment warning at Milestone_1.v(1273): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930981 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1290) " "Verilog HDL assignment warning at Milestone_1.v(1290): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930981 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1319) " "Verilog HDL assignment warning at Milestone_1.v(1319): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930983 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(1332) " "Verilog HDL assignment warning at Milestone_1.v(1332): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930984 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1343) " "Verilog HDL assignment warning at Milestone_1.v(1343): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930984 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1365) " "Verilog HDL assignment warning at Milestone_1.v(1365): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930985 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1366) " "Verilog HDL assignment warning at Milestone_1.v(1366): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930986 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1399) " "Verilog HDL assignment warning at Milestone_1.v(1399): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930987 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1404) " "Verilog HDL assignment warning at Milestone_1.v(1404): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930987 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1406) " "Verilog HDL assignment warning at Milestone_1.v(1406): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930987 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1434) " "Verilog HDL assignment warning at Milestone_1.v(1434): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930988 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1436) " "Verilog HDL assignment warning at Milestone_1.v(1436): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930989 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1441) " "Verilog HDL assignment warning at Milestone_1.v(1441): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930989 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1443) " "Verilog HDL assignment warning at Milestone_1.v(1443): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930989 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1483) " "Verilog HDL assignment warning at Milestone_1.v(1483): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930991 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1485) " "Verilog HDL assignment warning at Milestone_1.v(1485): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930991 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1494) " "Verilog HDL assignment warning at Milestone_1.v(1494): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930991 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 Milestone_1.v(1536) " "Verilog HDL assignment warning at Milestone_1.v(1536): truncated value with size 64 to match size of target (8)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930993 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Milestone_1.v(1549) " "Verilog HDL assignment warning at Milestone_1.v(1549): truncated value with size 64 to match size of target (32)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930994 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1559) " "Verilog HDL assignment warning at Milestone_1.v(1559): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930995 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1579) " "Verilog HDL assignment warning at Milestone_1.v(1579): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930996 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1580) " "Verilog HDL assignment warning at Milestone_1.v(1580): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930996 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1588) " "Verilog HDL assignment warning at Milestone_1.v(1588): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930996 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1593) " "Verilog HDL assignment warning at Milestone_1.v(1593): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930997 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1595) " "Verilog HDL assignment warning at Milestone_1.v(1595): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930997 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1603) " "Verilog HDL assignment warning at Milestone_1.v(1603): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930997 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1605) " "Verilog HDL assignment warning at Milestone_1.v(1605): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930998 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1610) " "Verilog HDL assignment warning at Milestone_1.v(1610): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930998 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1612) " "Verilog HDL assignment warning at Milestone_1.v(1612): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930998 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Milestone_1.v(1622) " "Verilog HDL assignment warning at Milestone_1.v(1622): truncated value with size 32 to match size of target (18)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930998 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Milestone_1.v(1634) " "Verilog HDL assignment warning at Milestone_1.v(1634): truncated value with size 32 to match size of target (16)" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 1634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479924930999 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_IN3 0 Milestone_1.v(84) " "Net \"a_IN3\" at Milestone_1.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479924931066 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "a_IN4 0 Milestone_1.v(85) " "Net \"a_IN4\" at Milestone_1.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479924931066 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_IN3 0 Milestone_1.v(89) " "Net \"b_IN3\" at Milestone_1.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479924931067 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b_IN4 0 Milestone_1.v(90) " "Net \"b_IN4\" at Milestone_1.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479924931067 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_IN3 0 Milestone_1.v(94) " "Net \"c_IN3\" at Milestone_1.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479924931067 "|final_project|Milestone_1:M1_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c_IN4 0 Milestone_1.v(95) " "Net \"c_IN4\" at Milestone_1.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479924931067 "|final_project|Milestone_1:M1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "final_project.v" "unit7" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479924931371 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult1\"" {  } { { "Milestone_1.v" "Mult1" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1479924934903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult0\"" {  } { { "Milestone_1.v" "Mult0" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1479924934903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Milestone_1:M1_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Milestone_1:M1_unit\|Mult2\"" {  } { { "Milestone_1.v" "Mult2" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1479924934903 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1479924934903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult1\"" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479924934956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924934957 ""}  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479924934957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "/home/ECE/ziembaje/Desktop/final_project/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924935028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924935028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult0\"" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479924935056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935057 ""}  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479924935057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r8t " "Found entity 1: mult_r8t" {  } { { "db/mult_r8t.tdf" "" { Text "/home/ECE/ziembaje/Desktop/final_project/db/mult_r8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924935126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924935126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Milestone_1:M1_unit\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Milestone_1:M1_unit\|lpm_mult:Mult2\"" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479924935154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Milestone_1:M1_unit\|lpm_mult:Mult2 " "Instantiated megafunction \"Milestone_1:M1_unit\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479924935155 ""}  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479924935155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n8t " "Found entity 1: mult_n8t" {  } { { "db/mult_n8t.tdf" "" { Text "/home/ECE/ziembaje/Desktop/final_project/db/mult_n8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479924935222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479924935222 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "126 " "Ignored 126 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "126 " "Ignored 126 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1479924935922 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1479924935922 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Milestone_1.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/Milestone_1.v" 16 -1 0 } } { "UART_SRAM_interface.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/UART_SRAM_interface.v" 24 -1 0 } } { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 64 -1 0 } } { "SRAM_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/PB_Controller.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479924936062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479924936063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479924940043 "|final_project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[8\] GND " "Pin \"LED_GREEN_O\[8\]\" is stuck at GND" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479924940043 "|final_project|LED_GREEN_O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479924940043 "|final_project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479924940043 "|final_project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479924940043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1479924945422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/ziembaje/Desktop/final_project/final_project.map.smsg " "Generated suppressed messages file /home/ECE/ziembaje/Desktop/final_project/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479924945557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479924945907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479924945907 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|PUSH_BUTTON_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|PUSH_BUTTON_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|PUSH_BUTTON_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "final_project.v" "" { Text "/home/ECE/ziembaje/Desktop/final_project/final_project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479924946202 "|final_project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1479924946202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2614 " "Implemented 2614 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479924946203 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479924946203 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1479924946203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2437 " "Implemented 2437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479924946203 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1479924946203 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1479924946203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479924946203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479924946244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 13:15:46 2016 " "Processing ended: Wed Nov 23 13:15:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479924946244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479924946244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479924946244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479924946244 ""}
