vendor_name = ModelSim
source_file = 1, C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/Question3_2.23ns.out.sdc
source_file = 1, C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF.vhd
source_file = 1, C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF_test.bdf
source_file = 1, C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FF_VWF.vwf
source_file = 1, C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/MyLatch.vhd
source_file = 1, C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/D_FFvsLatch.vwf
source_file = 1, C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise5/Question3/db/Question3.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = D_FF_test
instance = comp, \CLR~I , CLR, D_FF_test, 1
instance = comp, \SET~I , SET, D_FF_test, 1
instance = comp, \inst|DFF~1 , inst|DFF~1, D_FF_test, 1
instance = comp, \D~I , D, D_FF_test, 1
instance = comp, \inst|DFF~3 , inst|DFF~3, D_FF_test, 1
instance = comp, \inst|DFF~0 , inst|DFF~0, D_FF_test, 1
instance = comp, \inst|DFF~_emulated , inst|DFF~_emulated, D_FF_test, 1
instance = comp, \inst|DFF~2 , inst|DFF~2, D_FF_test, 1
instance = comp, \CLK~I , CLK, D_FF_test, 1
instance = comp, \CLK~clkctrl , CLK~clkctrl, D_FF_test, 1
instance = comp, \inst1|FF~0 , inst1|FF~0, D_FF_test, 1
instance = comp, \inst1|FF , inst1|FF, D_FF_test, 1
instance = comp, \Q~I , Q, D_FF_test, 1
instance = comp, \Qn~I , Qn, D_FF_test, 1
instance = comp, \LQ~I , LQ, D_FF_test, 1
instance = comp, \LQn~I , LQn, D_FF_test, 1
