

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 01:22:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.251 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       12|       12|         5|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln55 = store i4 0, i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 22 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 23 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 24 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 25 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i2 %i_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 28 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i24 %a, i64 0, i64 %zext_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 29 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.73ns)   --->   "%a_load = load i2 %a_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 30 'load' 'a_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%icmp_ln55 = icmp_eq  i4 %indvar_flatten_load, i4 9" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 31 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%add_ln55_1 = add i4 %indvar_flatten_load, i4 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 32 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc29, void %for.end31" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 33 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.62ns)   --->   "%add_ln55 = add i2 %i_1, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 35 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%icmp_ln57 = icmp_eq  i2 %j_load, i2 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 36 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.34ns)   --->   "%select_ln55 = select i1 %icmp_ln57, i2 0, i2 %j_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 37 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i2 %add_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 38 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.34ns)   --->   "%select_ln55_1 = select i1 %icmp_ln57, i2 %add_ln55, i2 %i_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 39 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i24 %a, i64 0, i64 %zext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 40 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.73ns)   --->   "%a_load_1 = load i2 %a_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 41 'load' 'a_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %select_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 42 'zext' 'zext_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 %zext_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 43 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.73ns)   --->   "%b_1_load = load i2 %b_1_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 44 'load' 'b_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 %zext_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 45 'getelementptr' 'b_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.73ns)   --->   "%b_2_load = load i2 %b_2_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 46 'load' 'b_2_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 47 [1/1] (0.62ns)   --->   "%add_ln57 = add i2 %select_ln55, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 47 'add' 'add_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln57 = store i4 %add_ln55_1, i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 48 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln57 = store i2 %select_ln55_1, i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 49 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln57 = store i2 %add_ln57, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 50 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 51 [1/2] (0.73ns)   --->   "%a_load = load i2 %a_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 51 'load' 'a_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 8, i32 15" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 16, i32 23" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (0.73ns)   --->   "%a_load_1 = load i2 %a_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 54 'load' 'a_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i24 %a_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 55 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i24 %a_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 56 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.40ns)   --->   "%select_ln55_2 = select i1 %icmp_ln57, i8 %trunc_ln55, i8 %trunc_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 57 'select' 'select_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_mid = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 8, i32 15" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 58 'partselect' 'tmp_mid' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.40ns)   --->   "%select_ln55_3 = select i1 %icmp_ln57, i8 %tmp_mid, i8 %tmp" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 59 'select' 'select_ln55_3' <Predicate = (!icmp_ln55)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i8 %select_ln55_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 60 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1_mid = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 16, i32 23" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 61 'partselect' 'tmp_1_mid' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.40ns)   --->   "%select_ln55_4 = select i1 %icmp_ln57, i8 %tmp_1_mid, i8 %tmp_s" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 62 'select' 'select_ln55_4' <Predicate = (!icmp_ln55)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i8 %select_ln55_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 63 'sext' 'sext_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (0.73ns)   --->   "%b_1_load = load i2 %b_1_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 64 'load' 'b_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i8 %b_1_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 65 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 66 'mul' 'mul_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/2] (0.73ns)   --->   "%b_2_load = load i2 %b_2_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 67 'load' 'b_2_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i8 %b_2_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 68 'sext' 'sext_ln62_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 69 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 69 'mul' 'mul_ln62_2' <Predicate = (!icmp_ln55)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 %zext_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 70 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (0.73ns)   --->   "%b_0_load = load i2 %b_0_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 71 'load' 'b_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 72 [2/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 72 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 73 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i8 %select_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 74 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.73ns)   --->   "%b_0_load = load i2 %b_0_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 75 'load' 'b_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i8 %b_0_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 76 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.69ns)   --->   "%mul_ln62 = mul i16 %sext_ln62, i16 %sext_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 77 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 78 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 79 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %mul_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 80 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_1 = add i16 %mul_ln62_2, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 81 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:68]   --->   Operation 98 'ret' 'ret_ln68' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i2 %select_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 84 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln55_1, i2 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 85 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln62 = sub i4 %p_shl, i4 %zext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 86 'sub' 'sub_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i2 %select_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 87 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i4 %sub_ln62, i4 %zext_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 88 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i4 %add_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 89 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 90 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution4/directives.tcl:9]   --->   Operation 91 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 92 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %mul_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 93 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_1 = add i16 %mul_ln62_2, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 94 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (1.12ns)   --->   "%add_ln62_2 = add i16 %add_ln62_1, i16 %add_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 95 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_2, i4 %res_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 96 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 97 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 010000]
i                   (alloca           ) [ 010000]
indvar_flatten      (alloca           ) [ 010000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
store_ln55          (store            ) [ 000000]
store_ln55          (store            ) [ 000000]
store_ln55          (store            ) [ 000000]
br_ln55             (br               ) [ 000000]
i_1                 (load             ) [ 000000]
indvar_flatten_load (load             ) [ 000000]
zext_ln55           (zext             ) [ 000000]
a_addr              (getelementptr    ) [ 011000]
icmp_ln55           (icmp             ) [ 011110]
add_ln55_1          (add              ) [ 000000]
br_ln55             (br               ) [ 000000]
j_load              (load             ) [ 000000]
add_ln55            (add              ) [ 000000]
icmp_ln57           (icmp             ) [ 011000]
select_ln55         (select           ) [ 011111]
zext_ln55_1         (zext             ) [ 000000]
select_ln55_1       (select           ) [ 011111]
a_addr_1            (getelementptr    ) [ 011000]
zext_ln57           (zext             ) [ 011100]
b_1_addr            (getelementptr    ) [ 011000]
b_2_addr            (getelementptr    ) [ 011000]
add_ln57            (add              ) [ 000000]
store_ln57          (store            ) [ 000000]
store_ln57          (store            ) [ 000000]
store_ln57          (store            ) [ 000000]
a_load              (load             ) [ 000000]
tmp                 (partselect       ) [ 000000]
tmp_s               (partselect       ) [ 000000]
a_load_1            (load             ) [ 000000]
trunc_ln55          (trunc            ) [ 000000]
trunc_ln55_1        (trunc            ) [ 000000]
select_ln55_2       (select           ) [ 010110]
tmp_mid             (partselect       ) [ 000000]
select_ln55_3       (select           ) [ 000000]
sext_ln55_1         (sext             ) [ 010110]
tmp_1_mid           (partselect       ) [ 000000]
select_ln55_4       (select           ) [ 000000]
sext_ln55_2         (sext             ) [ 010110]
b_1_load            (load             ) [ 000000]
sext_ln62_1         (sext             ) [ 010110]
b_2_load            (load             ) [ 000000]
sext_ln62_2         (sext             ) [ 010110]
b_0_addr            (getelementptr    ) [ 010010]
sext_ln55           (sext             ) [ 000000]
b_0_load            (load             ) [ 000000]
sext_ln62           (sext             ) [ 000000]
mul_ln62            (mul              ) [ 010001]
mul_ln62_1          (mul              ) [ 010001]
mul_ln62_2          (mul              ) [ 010001]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
zext_ln62           (zext             ) [ 000000]
p_shl               (bitconcatenate   ) [ 000000]
sub_ln62            (sub              ) [ 000000]
zext_ln62_1         (zext             ) [ 000000]
add_ln62_3          (add              ) [ 000000]
zext_ln62_2         (zext             ) [ 000000]
res_addr            (getelementptr    ) [ 000000]
specpipeline_ln9    (specpipeline     ) [ 000000]
specloopname_ln57   (specloopname     ) [ 000000]
add_ln62            (add              ) [ 000000]
add_ln62_1          (add              ) [ 000000]
add_ln62_2          (add              ) [ 000000]
store_ln62          (store            ) [ 000000]
br_ln57             (br               ) [ 000000]
ret_ln68            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="2" slack="0"/>
<pin id="84" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="0"/>
<pin id="89" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="24" slack="0"/>
<pin id="95" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="a_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="2" slack="0"/>
<pin id="101" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="b_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="b_2_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="b_0_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="2" slack="2"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="res_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln62_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln55_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln55_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="2" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln55_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="2" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_1_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln55_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln55_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln55_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln55_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln57_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln55_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="2" slack="0"/>
<pin id="214" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln55_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln55_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="0" index="2" bw="2" slack="0"/>
<pin id="227" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln57_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln57_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln57_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln57_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln57_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="24" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln55_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln55_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln55_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_mid_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="24" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="0" index="3" bw="5" slack="0"/>
<pin id="298" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_mid/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln55_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln55_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_1_mid_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="6" slack="0"/>
<pin id="319" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_mid/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln55_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_4/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln55_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_2/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln62_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln62_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln55_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln62_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mul_ln62_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln62_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="4"/>
<pin id="358" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_shl_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="4"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sub_ln62_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln62_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="4"/>
<pin id="374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln62_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_3/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln62_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln62_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/5 "/>
</bind>
</comp>

<comp id="391" class="1007" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="16" slack="0"/>
<pin id="395" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_1/2 add_ln62/4 "/>
</bind>
</comp>

<comp id="400" class="1007" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="2" slack="0"/>
<pin id="404" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_2/2 add_ln62_1/4 "/>
</bind>
</comp>

<comp id="409" class="1005" name="j_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="423" class="1005" name="indvar_flatten_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="430" class="1005" name="a_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="1"/>
<pin id="432" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="icmp_ln55_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln57_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="446" class="1005" name="select_ln55_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="4"/>
<pin id="448" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="451" class="1005" name="select_ln55_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="4"/>
<pin id="453" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="select_ln55_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="a_addr_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="1"/>
<pin id="459" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="zext_ln57_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="2"/>
<pin id="464" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="467" class="1005" name="b_1_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="1"/>
<pin id="469" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="b_2_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="1"/>
<pin id="474" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="select_ln55_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2"/>
<pin id="479" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln55_2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="sext_ln55_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="sext_ln55_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="sext_ln62_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="sext_ln62_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="b_0_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="1"/>
<pin id="504" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul_ln62_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="187"><net_src comp="175" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="175" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="202"><net_src comp="172" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="195" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="198" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="228"><net_src comp="204" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="198" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="172" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="210" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="241"><net_src comp="210" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="189" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="223" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="237" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="87" pin="7"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="87" pin="7"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="281"><net_src comp="87" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="87" pin="7"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="278" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="87" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="308"><net_src comp="293" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="258" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="87" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="329"><net_src comp="314" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="268" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="112" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="125" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="138" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="343" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="356" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="379"><net_src comp="366" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="390"><net_src comp="386" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="396"><net_src comp="335" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="310" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="350" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="399"><net_src comp="391" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="405"><net_src comp="339" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="331" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="412"><net_src comp="68" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="419"><net_src comp="72" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="426"><net_src comp="76" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="433"><net_src comp="80" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="438"><net_src comp="183" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="204" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="449"><net_src comp="210" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="454"><net_src comp="223" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="460"><net_src comp="97" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="465"><net_src comp="231" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="470"><net_src comp="105" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="475"><net_src comp="118" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="480"><net_src comp="286" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="485"><net_src comp="310" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="490"><net_src comp="331" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="495"><net_src comp="335" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="500"><net_src comp="339" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="505"><net_src comp="131" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="510"><net_src comp="350" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="391" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a | {1 2 }
	Port: matrixmul : b_0 | {3 4 }
	Port: matrixmul : b_1 | {1 2 }
	Port: matrixmul : b_2 | {1 2 }
  - Chain level:
	State 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		i_1 : 1
		indvar_flatten_load : 1
		zext_ln55 : 2
		a_addr : 3
		a_load : 4
		icmp_ln55 : 2
		add_ln55_1 : 2
		br_ln55 : 3
		j_load : 1
		add_ln55 : 2
		icmp_ln57 : 2
		select_ln55 : 3
		zext_ln55_1 : 3
		select_ln55_1 : 3
		a_addr_1 : 4
		a_load_1 : 5
		zext_ln57 : 4
		b_1_addr : 5
		b_1_load : 6
		b_2_addr : 5
		b_2_load : 6
		add_ln57 : 4
		store_ln57 : 3
		store_ln57 : 4
		store_ln57 : 5
	State 2
		tmp : 1
		tmp_s : 1
		trunc_ln55 : 1
		trunc_ln55_1 : 1
		select_ln55_2 : 2
		tmp_mid : 1
		select_ln55_3 : 2
		sext_ln55_1 : 3
		tmp_1_mid : 1
		select_ln55_4 : 2
		sext_ln55_2 : 3
		sext_ln62_1 : 1
		mul_ln62_1 : 4
		sext_ln62_2 : 1
		mul_ln62_2 : 4
	State 3
		b_0_load : 1
	State 4
		sext_ln62 : 1
		mul_ln62 : 2
		add_ln62 : 3
		add_ln62_1 : 1
	State 5
		sub_ln62 : 1
		add_ln62_3 : 2
		zext_ln62_2 : 3
		res_addr : 4
		add_ln62_2 : 1
		store_ln62 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln55_1_fu_189  |    0    |    0    |    12   |
|          |    add_ln55_fu_198   |    0    |    0    |    9    |
|    add   |    add_ln57_fu_237   |    0    |    0    |    9    |
|          |   add_ln62_3_fu_375  |    0    |    0    |    7    |
|          |   add_ln62_2_fu_386  |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln62_fu_350   |    0    |    0    |    40   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln55_fu_210  |    0    |    0    |    2    |
|          | select_ln55_1_fu_223 |    0    |    0    |    2    |
|  select  | select_ln55_2_fu_286 |    0    |    0    |    8    |
|          | select_ln55_3_fu_303 |    0    |    0    |    8    |
|          | select_ln55_4_fu_324 |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln55_fu_183   |    0    |    0    |    9    |
|          |   icmp_ln57_fu_204   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln62_fu_366   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_391      |    1    |    0    |    0    |
|          |      grp_fu_400      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln55_fu_178   |    0    |    0    |    0    |
|          |  zext_ln55_1_fu_218  |    0    |    0    |    0    |
|   zext   |   zext_ln57_fu_231   |    0    |    0    |    0    |
|          |   zext_ln62_fu_356   |    0    |    0    |    0    |
|          |  zext_ln62_1_fu_372  |    0    |    0    |    0    |
|          |  zext_ln62_2_fu_381  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_258      |    0    |    0    |    0    |
|partselect|     tmp_s_fu_268     |    0    |    0    |    0    |
|          |    tmp_mid_fu_293    |    0    |    0    |    0    |
|          |   tmp_1_mid_fu_314   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln55_fu_278  |    0    |    0    |    0    |
|          |  trunc_ln55_1_fu_282 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln55_1_fu_310  |    0    |    0    |    0    |
|          |  sext_ln55_2_fu_331  |    0    |    0    |    0    |
|   sext   |  sext_ln62_1_fu_335  |    0    |    0    |    0    |
|          |  sext_ln62_2_fu_339  |    0    |    0    |    0    |
|          |   sext_ln55_fu_343   |    0    |    0    |    0    |
|          |   sext_ln62_fu_346   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_359     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   152   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_457   |    2   |
|    a_addr_reg_430    |    2   |
|   b_0_addr_reg_502   |    2   |
|   b_1_addr_reg_467   |    2   |
|   b_2_addr_reg_472   |    2   |
|       i_reg_416      |    2   |
|   icmp_ln55_reg_435  |    1   |
|   icmp_ln57_reg_439  |    1   |
|indvar_flatten_reg_423|    4   |
|       j_reg_409      |    2   |
|   mul_ln62_reg_507   |   16   |
| select_ln55_1_reg_451|    2   |
| select_ln55_2_reg_477|    8   |
|  select_ln55_reg_446 |    2   |
|  sext_ln55_1_reg_482 |   16   |
|  sext_ln55_2_reg_487 |   16   |
|  sext_ln62_1_reg_492 |   16   |
|  sext_ln62_2_reg_497 |   16   |
|   zext_ln57_reg_462  |   64   |
+----------------------+--------+
|         Total        |   176  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_125 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_391    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_391    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_400    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_400    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   || 4.18214 ||    86   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   152  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   86   |
|  Register |    -   |    -   |   176  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   176  |   238  |
+-----------+--------+--------+--------+--------+
