#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55717fac5a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x55717fad3f70_0 .var/i "__vunit_check_count", 31 0;
v0x55717faec690_0 .var/str "__vunit_current_test";
v0x55717faeddf0_0 .var/i "__vunit_fail_count", 31 0;
v0x55717faee0d0_0 .var/i "__vunit_test_done", 31 0;
S_0x55717fa8d0b0 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x55717fac5a80;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x55717fad3f70_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x55717faeddf0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x55717faeddf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x55717fa8d240 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x55717fac5a80;
 .timescale 0 0;
v0x55717fad3060_0 .var/i "failed", 31 0;
v0x55717fad3840_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x55717fad3840_0, 0, 32;
    %load/vec4 v0x55717fad3840_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55717fad3060_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x55717fad3840_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x55717fad3840_0 {0 0 0};
T_1.2 ;
    %end;
S_0x55717facdf90 .scope module, "async_fifo_clock_jitter_tb" "async_fifo_clock_jitter_tb" 4 14;
 .timescale -12 -12;
P_0x55717facbd80 .param/l "ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000000100>;
P_0x55717facbdc0 .param/l "BASE_PERIOD" 1 4 23, +C4<00000000000000000010011100010000>;
P_0x55717facbe00 .param/l "DATA_WIDTH" 1 4 17, +C4<00000000000000000000000000001000>;
P_0x55717facbe40 .param/l "DEPTH" 1 4 19, +C4<00000000000000000000000000010000>;
P_0x55717facbe80 .param/l "JITTER_PCT" 1 4 24, +C4<00000000000000000000000000000101>;
P_0x55717facbec0 .param/l "TRANSACTIONS" 1 4 22, +C4<00000000000000000000000111110100>;
v0x55717fb28b30_0 .net "empty", 0 0, L_0x55717fb29f20;  1 drivers
v0x55717fb28bf0_0 .var "enable_rd_jitter", 0 0;
v0x55717fb28c90_0 .var "enable_wr_jitter", 0 0;
v0x55717fb28d60_0 .var/i "error_count", 31 0;
v0x55717fb28e40_0 .net "full", 0 0, L_0x55717fb3b590;  1 drivers
v0x55717fb28f30_0 .net "has_data", 0 0, L_0x55717fb2a230;  1 drivers
v0x55717fb29000_0 .var "lfsr_rd_jitter", 15 0;
v0x55717fb290a0_0 .var "lfsr_wr_jitter", 15 0;
v0x55717fb29180_0 .var "rd_clk", 0 0;
v0x55717fb292b0_0 .net "rd_data", 7 0, v0x55717fb25490_0;  1 drivers
v0x55717fb29370_0 .var "rd_en", 0 0;
v0x55717fb29440_0 .var/i "rd_jitter_amount", 31 0;
v0x55717fb294e0_0 .var "read_val", 7 0;
v0x55717fb295c0_0 .var "rst", 0 0;
v0x55717fb29660_0 .var "wr_clk", 0 0;
v0x55717fb29750_0 .var "wr_data", 7 0;
v0x55717fb29810_0 .var "wr_en", 0 0;
v0x55717fb298e0_0 .var/i "wr_jitter_amount", 31 0;
S_0x55717fb10b30 .scope begin, "$unm_blk_63" "$unm_blk_63" 4 273, 4 273 0, S_0x55717facdf90;
 .timescale -12 -12;
v0x55717fb10ff0_0 .var/i "rd_idx", 31 0;
v0x55717fb110f0_0 .var/i "wr_idx", 31 0;
S_0x55717fb10d30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 295, 4 295 0, S_0x55717fb10b30;
 .timescale -12 -12;
v0x55717faee4e0_0 .var/2s "cycle", 31 0;
E_0x55717fa73aa0 .event posedge, v0x55717fb11a00_0;
E_0x55717fa75570 .event posedge, v0x55717fb123a0_0;
S_0x55717fb111d0 .scope module, "DUT" "async_fifo" 4 58, 5 11 0, S_0x55717facdf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x55717fadae10 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x55717fadae50 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x55717fadae90 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x55717fadaed0 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x55717fadaf10 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x55717fad3e50 .functor NOT 1, v0x55717fb25cf0_0, C4<0>, C4<0>, C4<0>;
L_0x55717fb3a980 .functor XOR 1, L_0x55717fb3aec0, L_0x55717fb3af60, C4<0>, C4<0>;
L_0x55717faec4f0 .functor AND 1, L_0x55717fb3acf0, L_0x55717fb3a980, C4<1>, C4<1>;
L_0x55717faedc50 .functor OR 1, v0x55717fb14d20_0, v0x55717fb26aa0_0, C4<0>, C4<0>;
L_0x55717faedf70 .functor NOT 1, L_0x55717fb3b190, C4<0>, C4<0>, C4<0>;
L_0x55717faee380 .functor AND 1, v0x55717fb29810_0, L_0x55717faedf70, C4<1>, C4<1>;
L_0x55717fb3ba00 .functor AND 1, v0x55717fb29370_0, L_0x55717fb3b960, C4<1>, C4<1>;
L_0x7f2f5bf1a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55717fb132c0_0 .net/2u *"_ivl_10", 0 0, L_0x7f2f5bf1a018;  1 drivers
v0x55717fb133c0_0 .net *"_ivl_14", 0 0, L_0x55717fb2a0f0;  1 drivers
L_0x7f2f5bf1a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55717fb13480_0 .net/2u *"_ivl_16", 0 0, L_0x7f2f5bf1a060;  1 drivers
v0x55717fb13570_0 .net *"_ivl_18", 0 0, L_0x55717fad3e50;  1 drivers
L_0x7f2f5bf1a0a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55717fb13650_0 .net/2u *"_ivl_24", 31 0, L_0x7f2f5bf1a0a8;  1 drivers
L_0x7f2f5bf1a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55717fb13780_0 .net/2u *"_ivl_26", 0 0, L_0x7f2f5bf1a0f0;  1 drivers
v0x55717fb13860_0 .net *"_ivl_28", 5 0, L_0x55717fb3a560;  1 drivers
v0x55717fb13940_0 .net *"_ivl_30", 31 0, L_0x55717fb3a700;  1 drivers
L_0x7f2f5bf1a138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55717fb13a20_0 .net *"_ivl_33", 25 0, L_0x7f2f5bf1a138;  1 drivers
v0x55717fb13b00_0 .net *"_ivl_34", 31 0, L_0x55717fb3a840;  1 drivers
v0x55717fb13be0_0 .net *"_ivl_39", 3 0, L_0x55717fb3aae0;  1 drivers
v0x55717fb13cc0_0 .net *"_ivl_41", 3 0, L_0x55717fb3ac00;  1 drivers
v0x55717fb13da0_0 .net *"_ivl_42", 0 0, L_0x55717fb3acf0;  1 drivers
v0x55717fb13e60_0 .net *"_ivl_45", 0 0, L_0x55717fb3aec0;  1 drivers
v0x55717fb13f40_0 .net *"_ivl_47", 0 0, L_0x55717fb3af60;  1 drivers
v0x55717fb14020_0 .net *"_ivl_48", 0 0, L_0x55717fb3a980;  1 drivers
v0x55717fb140e0_0 .net *"_ivl_51", 0 0, L_0x55717faec4f0;  1 drivers
L_0x7f2f5bf1a180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55717fb141a0_0 .net/2u *"_ivl_52", 0 0, L_0x7f2f5bf1a180;  1 drivers
L_0x7f2f5bf1a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55717fb14280_0 .net/2u *"_ivl_54", 0 0, L_0x7f2f5bf1a1c8;  1 drivers
v0x55717fb14360_0 .net *"_ivl_58", 31 0, L_0x55717fb3b320;  1 drivers
L_0x7f2f5bf1a210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55717fb14440_0 .net *"_ivl_61", 25 0, L_0x7f2f5bf1a210;  1 drivers
L_0x7f2f5bf1a258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55717fb14520_0 .net/2u *"_ivl_62", 31 0, L_0x7f2f5bf1a258;  1 drivers
v0x55717fb14600_0 .net *"_ivl_64", 0 0, L_0x55717fb3b000;  1 drivers
L_0x7f2f5bf1a2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55717fb146c0_0 .net/2u *"_ivl_66", 0 0, L_0x7f2f5bf1a2a0;  1 drivers
v0x55717fb147a0_0 .net *"_ivl_68", 0 0, L_0x55717faedc50;  1 drivers
v0x55717fb14880_0 .net *"_ivl_72", 0 0, L_0x55717faedf70;  1 drivers
v0x55717fb14960_0 .net *"_ivl_77", 0 0, L_0x55717fb3b960;  1 drivers
v0x55717fb14a20_0 .net *"_ivl_8", 0 0, L_0x55717fb29dd0;  1 drivers
v0x55717fb14ae0_0 .net "empty", 0 0, L_0x55717fb29f20;  alias, 1 drivers
v0x55717fb14ba0_0 .net "full", 0 0, L_0x55717fb3b590;  alias, 1 drivers
v0x55717fb14c60_0 .net "full_i", 0 0, L_0x55717fb3b190;  1 drivers
v0x55717fb14d20_0 .var "full_reg", 0 0;
v0x55717fb14de0_0 .net "has_data", 0 0, L_0x55717fb2a230;  alias, 1 drivers
v0x55717fb150b0_0 .net "occup", 4 0, L_0x55717fb2a460;  1 drivers
v0x55717fb15190 .array "ram", 0 15, 7 0;
v0x55717fb253f0_0 .net "rd_clk", 0 0, v0x55717fb29180_0;  1 drivers
v0x55717fb25490_0 .var "rd_data", 7 0;
v0x55717fb25550_0 .net "rd_en", 0 0, v0x55717fb29370_0;  1 drivers
v0x55717fb25610_0 .net "rd_en_i", 0 0, L_0x55717fb3ba00;  1 drivers
v0x55717fb256d0_0 .var "rd_ptr", 4 0;
v0x55717fb257b0_0 .net "rd_ptr_dec", 4 0, L_0x55717fb29ca0;  1 drivers
v0x55717fb25890_0 .net "rd_ptr_gray", 4 0, L_0x55717fb29aa0;  1 drivers
v0x55717fb25970_0 .var "rd_ptr_gray_r", 4 0;
v0x55717fb25a50_0 .var "rd_ptr_s1", 4 0;
v0x55717fb25b30_0 .var "rd_ptr_s2", 4 0;
v0x55717fb25c10_0 .var "rd_ptr_sync", 4 0;
v0x55717fb25cf0_0 .var "rd_rst", 0 0;
v0x55717fb25db0_0 .var "rd_rst_cnt", 2 0;
v0x55717fb25e90_0 .net "rst", 0 0, v0x55717fb295c0_0;  1 drivers
v0x55717fb25f30_0 .net "rst_sr", 0 0, v0x55717fb11bc0_0;  1 drivers
v0x55717fb26000_0 .net "rst_sw", 0 0, v0x55717fb12590_0;  1 drivers
v0x55717fb260d0_0 .net "space", 5 0, L_0x55717fb3a9f0;  1 drivers
v0x55717fb26170_0 .net "wr_clk", 0 0, v0x55717fb29660_0;  1 drivers
v0x55717fb26240_0 .net "wr_data", 7 0, v0x55717fb29750_0;  1 drivers
v0x55717fb26300_0 .net "wr_en", 0 0, v0x55717fb29810_0;  1 drivers
v0x55717fb263c0_0 .net "wr_en_i", 0 0, L_0x55717faee380;  1 drivers
v0x55717fb26480_0 .var "wr_ptr", 4 0;
v0x55717fb26560_0 .net "wr_ptr_dec", 4 0, L_0x55717fb29ba0;  1 drivers
v0x55717fb26640_0 .net "wr_ptr_gray", 4 0, L_0x55717fb29980;  1 drivers
v0x55717fb26720_0 .var "wr_ptr_gray_r", 4 0;
v0x55717fb26800_0 .var "wr_ptr_s1", 4 0;
v0x55717fb268e0_0 .var "wr_ptr_s2", 4 0;
v0x55717fb269c0_0 .var "wr_ptr_sync", 4 0;
v0x55717fb26aa0_0 .var "wr_rst", 0 0;
v0x55717fb26b60_0 .var "wr_rst_cnt", 2 0;
L_0x55717fb29980 .ufunc/vec4 TD_async_fifo_clock_jitter_tb.DUT.binary2gray, 5, v0x55717fb26480_0 (v0x55717fb12d20_0) S_0x55717fb12980;
L_0x55717fb29aa0 .ufunc/vec4 TD_async_fifo_clock_jitter_tb.DUT.binary2gray, 5, v0x55717fb256d0_0 (v0x55717fb12d20_0) S_0x55717fb12980;
L_0x55717fb29ba0 .ufunc/vec4 TD_async_fifo_clock_jitter_tb.DUT.gray2binary, 5, v0x55717fb268e0_0 (v0x55717fb131d0_0) S_0x55717fb12e10;
L_0x55717fb29ca0 .ufunc/vec4 TD_async_fifo_clock_jitter_tb.DUT.gray2binary, 5, v0x55717fb25b30_0 (v0x55717fb131d0_0) S_0x55717fb12e10;
L_0x55717fb29dd0 .cmp/eq 5, v0x55717fb256d0_0, v0x55717fb269c0_0;
L_0x55717fb29f20 .functor MUXZ 1, v0x55717fb25cf0_0, L_0x7f2f5bf1a018, L_0x55717fb29dd0, C4<>;
L_0x55717fb2a0f0 .cmp/eq 5, v0x55717fb256d0_0, v0x55717fb269c0_0;
L_0x55717fb2a230 .functor MUXZ 1, L_0x55717fad3e50, L_0x7f2f5bf1a060, L_0x55717fb2a0f0, C4<>;
L_0x55717fb2a460 .arith/sub 5, v0x55717fb26480_0, v0x55717fb25c10_0;
L_0x55717fb3a560 .concat [ 5 1 0 0], L_0x55717fb2a460, L_0x7f2f5bf1a0f0;
L_0x55717fb3a700 .concat [ 6 26 0 0], L_0x55717fb3a560, L_0x7f2f5bf1a138;
L_0x55717fb3a840 .arith/sub 32, L_0x7f2f5bf1a0a8, L_0x55717fb3a700;
L_0x55717fb3a9f0 .part L_0x55717fb3a840, 0, 6;
L_0x55717fb3aae0 .part v0x55717fb26480_0, 0, 4;
L_0x55717fb3ac00 .part v0x55717fb25c10_0, 0, 4;
L_0x55717fb3acf0 .cmp/eq 4, L_0x55717fb3aae0, L_0x55717fb3ac00;
L_0x55717fb3aec0 .part v0x55717fb26480_0, 4, 1;
L_0x55717fb3af60 .part v0x55717fb25c10_0, 4, 1;
L_0x55717fb3b190 .functor MUXZ 1, L_0x7f2f5bf1a1c8, L_0x7f2f5bf1a180, L_0x55717faec4f0, C4<>;
L_0x55717fb3b320 .concat [ 6 26 0 0], L_0x55717fb3a9f0, L_0x7f2f5bf1a210;
L_0x55717fb3b000 .cmp/ge 32, L_0x7f2f5bf1a258, L_0x55717fb3b320;
L_0x55717fb3b590 .functor MUXZ 1, L_0x55717faedc50, L_0x7f2f5bf1a2a0, L_0x55717fb3b000, C4<>;
L_0x55717fb3b960 .reduce/nor L_0x55717fb29f20;
S_0x55717fb11660 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x55717fb111d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55717faeecb0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55717faeecf0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x55717fb11a00_0 .net "clk", 0 0, v0x55717fb29180_0;  alias, 1 drivers
v0x55717fb11ae0_0 .net "din", 0 0, v0x55717fb295c0_0;  alias, 1 drivers
v0x55717fb11bc0_0 .var "dout", 0 0;
v0x55717fb11cb0_0 .net "rst", 0 0, v0x55717fb295c0_0;  alias, 1 drivers
v0x55717fb11d80_0 .var "sync_r1", 0 0;
v0x55717fb11e90_0 .var "sync_r2", 0 0;
E_0x55717fa74fe0 .event posedge, v0x55717fb11ae0_0, v0x55717fb11a00_0;
S_0x55717fb11ff0 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x55717fb111d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55717fb118b0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55717fb118f0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x55717fb123a0_0 .net "clk", 0 0, v0x55717fb29660_0;  alias, 1 drivers
v0x55717fb12480_0 .net "din", 0 0, v0x55717fb295c0_0;  alias, 1 drivers
v0x55717fb12590_0 .var "dout", 0 0;
v0x55717fb12650_0 .net "rst", 0 0, v0x55717fb295c0_0;  alias, 1 drivers
v0x55717fb126f0_0 .var "sync_r1", 0 0;
v0x55717fb12820_0 .var "sync_r2", 0 0;
E_0x55717fa75fd0 .event posedge, v0x55717fb11ae0_0, v0x55717fb123a0_0;
S_0x55717fb12980 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x55717fb111d0;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x55717fb12980
v0x55717fb12c40_0 .var/i "i", 31 0;
v0x55717fb12d20_0 .var "input_value", 4 0;
TD_async_fifo_clock_jitter_tb.DUT.binary2gray ;
    %load/vec4 v0x55717fb12d20_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb12c40_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x55717fb12c40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x55717fb12d20_0;
    %load/vec4 v0x55717fb12c40_0;
    %part/s 1;
    %load/vec4 v0x55717fb12d20_0;
    %load/vec4 v0x55717fb12c40_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x55717fb12c40_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x55717fb12c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717fb12c40_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x55717fb12e10 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x55717fb111d0;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x55717fb12e10
v0x55717fb130f0_0 .var/i "i", 31 0;
v0x55717fb131d0_0 .var "input_value", 4 0;
TD_async_fifo_clock_jitter_tb.DUT.gray2binary ;
    %load/vec4 v0x55717fb131d0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55717fb130f0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x55717fb130f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x55717fb131d0_0;
    %load/vec4 v0x55717fb130f0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x55717fb130f0_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x55717fb130f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x55717fb130f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55717fb130f0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x55717fb271f0 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 339, 4 339 0, S_0x55717facdf90;
 .timescale -12 -12;
S_0x55717fb273b0 .scope begin, "completion_thread" "completion_thread" 4 354, 4 354 0, S_0x55717fb271f0;
 .timescale -12 -12;
E_0x55717fa77ba0 .event anyedge, v0x55717faee0d0_0;
S_0x55717fb27580 .scope begin, "timeout_thread" "timeout_thread" 4 341, 4 341 0, S_0x55717fb271f0;
 .timescale -12 -12;
S_0x55717fb27780 .scope autofunction.vec4.u32, "calc_jitter" "calc_jitter" 4 92, 4 92 0, S_0x55717facdf90;
 .timescale -12 -12;
; Variable calc_jitter is vec4 return value of scope S_0x55717fb27780
v0x55717fb27a40_0 .var "lfsr", 15 0;
v0x55717fb27b20_0 .var/i "offset", 31 0;
v0x55717fb27c10_0 .var/i "range", 31 0;
TD_async_fifo_clock_jitter_tb.calc_jitter ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x55717fb27c10_0, 0, 32;
    %load/vec4 v0x55717fb27a40_0;
    %pad/u 32;
    %load/vec4 v0x55717fb27c10_0;
    %addi 1, 0, 32;
    %mod;
    %load/vec4 v0x55717fb27c10_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %sub;
    %store/vec4 v0x55717fb27b20_0, 0, 32;
    %load/vec4 v0x55717fb27b20_0;
    %ret/vec4 0, 0, 32;  Assign to calc_jitter (store_vec4_to_lval)
    %disable/flow S_0x55717fb27780;
    %end;
S_0x55717fb27cf0 .scope autotask, "lfsr_step_rd_jitter" "lfsr_step_rd_jitter" 4 85, 4 85 0, S_0x55717facdf90;
 .timescale -12 -12;
v0x55717fb27f20_0 .var "feedback", 0 0;
TD_async_fifo_clock_jitter_tb.lfsr_step_rd_jitter ;
    %load/vec4 v0x55717fb29000_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55717fb29000_0;
    %parti/s 1, 14, 5;
    %xor;
    %load/vec4 v0x55717fb29000_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v0x55717fb29000_0;
    %parti/s 1, 3, 3;
    %xor;
    %store/vec4 v0x55717fb27f20_0, 0, 1;
    %load/vec4 v0x55717fb29000_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x55717fb27f20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55717fb29000_0, 0, 16;
    %end;
S_0x55717fb28000 .scope autotask, "lfsr_step_wr_jitter" "lfsr_step_wr_jitter" 4 78, 4 78 0, S_0x55717facdf90;
 .timescale -12 -12;
v0x55717fb281e0_0 .var "feedback", 0 0;
TD_async_fifo_clock_jitter_tb.lfsr_step_wr_jitter ;
    %load/vec4 v0x55717fb290a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55717fb290a0_0;
    %parti/s 1, 14, 5;
    %xor;
    %load/vec4 v0x55717fb290a0_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v0x55717fb290a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %store/vec4 v0x55717fb281e0_0, 0, 1;
    %load/vec4 v0x55717fb290a0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x55717fb281e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55717fb290a0_0, 0, 16;
    %end;
S_0x55717fb282c0 .scope autotask, "transfer_and_verify" "transfer_and_verify" 4 131, 4 131 0, S_0x55717facdf90;
 .timescale -12 -12;
v0x55717fb284a0_0 .var/i "count", 31 0;
v0x55717fb285a0_0 .var/i "errors", 31 0;
v0x55717fb28680_0 .var/i "rd_idx", 31 0;
v0x55717fb28740_0 .var "rd_val", 7 0;
v0x55717fb28820_0 .var/i "wr_idx", 31 0;
TD_async_fifo_clock_jitter_tb.transfer_and_verify ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb285a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb28820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb28680_0, 0, 32;
    %fork t_1, S_0x55717fb282c0;
    %fork t_2, S_0x55717fb282c0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_7.10 ;
    %load/vec4 v0x55717fb28820_0;
    %load/vec4 v0x55717fb284a0_0;
    %cmp/s;
    %jmp/0xz T_7.11, 5;
    %wait E_0x55717fa75570;
    %load/vec4 v0x55717fb28e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
    %load/vec4 v0x55717fb28820_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55717fb29750_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55717fb28820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55717fb28820_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
T_7.13 ;
    %jmp T_7.10;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
    %end;
t_2 ;
    %pushi/vec4 5, 0, 32;
T_7.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.15, 5;
    %jmp/1 T_7.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55717fa73aa0;
    %jmp T_7.14;
T_7.15 ;
    %pop/vec4 1;
T_7.16 ;
    %load/vec4 v0x55717fb28680_0;
    %load/vec4 v0x55717fb284a0_0;
    %cmp/s;
    %jmp/0xz T_7.17, 5;
    %wait E_0x55717fa73aa0;
    %load/vec4 v0x55717fb28b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
    %wait E_0x55717fa73aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
    %wait E_0x55717fa73aa0;
    %load/vec4 v0x55717fb292b0_0;
    %store/vec4 v0x55717fb28740_0, 0, 8;
    %load/vec4 v0x55717fb28740_0;
    %load/vec4 v0x55717fb28680_0;
    %parti/s 8, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_7.20, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55717fb285a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55717fb285a0_0, 0, 32;
T_7.20 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55717fb28680_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55717fb28680_0, 0, 32;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
T_7.19 ;
    %jmp T_7.16;
T_7.17 ;
    %end;
    .scope S_0x55717fb282c0;
t_0 ;
    %end;
S_0x55717fb28950 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 125, 4 125 0, S_0x55717facdf90;
 .timescale -12 -12;
TD_async_fifo_clock_jitter_tb.wait_reset_complete ;
T_8.22 ;
    %load/vec4 v0x55717fb26aa0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.24, 8;
    %load/vec4 v0x55717fb25cf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.24;
    %jmp/0xz T_8.23, 8;
    %wait E_0x55717fa75570;
    %jmp T_8.22;
T_8.23 ;
    %pushi/vec4 5, 0, 32;
T_8.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.26, 5;
    %jmp/1 T_8.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55717fa75570;
    %jmp T_8.25;
T_8.26 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55717fac5a80;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fad3f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717faeddf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717faee0d0_0, 0, 32;
    %pushi/str "";
    %store/str v0x55717faec690_0;
    %end;
    .thread T_9, $init;
    .scope S_0x55717fb11ff0;
T_10 ;
    %wait E_0x55717fa75fd0;
    %load/vec4 v0x55717fb12650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb126f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb12820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb12590_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55717fb12480_0;
    %assign/vec4 v0x55717fb126f0_0, 0;
    %load/vec4 v0x55717fb126f0_0;
    %assign/vec4 v0x55717fb12820_0, 0;
    %load/vec4 v0x55717fb12820_0;
    %assign/vec4 v0x55717fb12590_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55717fb11660;
T_11 ;
    %wait E_0x55717fa74fe0;
    %load/vec4 v0x55717fb11cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb11d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb11e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb11bc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55717fb11ae0_0;
    %assign/vec4 v0x55717fb11d80_0, 0;
    %load/vec4 v0x55717fb11d80_0;
    %assign/vec4 v0x55717fb11e90_0, 0;
    %load/vec4 v0x55717fb11e90_0;
    %assign/vec4 v0x55717fb11bc0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55717fb111d0;
T_12 ;
    %wait E_0x55717fa73aa0;
    %load/vec4 v0x55717fb25cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb26800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb268e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb269c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb25970_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55717fb25890_0;
    %assign/vec4 v0x55717fb25970_0, 0;
    %load/vec4 v0x55717fb26720_0;
    %assign/vec4 v0x55717fb26800_0, 0;
    %load/vec4 v0x55717fb26800_0;
    %assign/vec4 v0x55717fb268e0_0, 0;
    %load/vec4 v0x55717fb26560_0;
    %assign/vec4 v0x55717fb269c0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55717fb111d0;
T_13 ;
    %wait E_0x55717fa75570;
    %load/vec4 v0x55717fb26aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb25a50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb25b30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb25c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb26720_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55717fb26640_0;
    %assign/vec4 v0x55717fb26720_0, 0;
    %load/vec4 v0x55717fb25970_0;
    %assign/vec4 v0x55717fb25a50_0, 0;
    %load/vec4 v0x55717fb25a50_0;
    %assign/vec4 v0x55717fb25b30_0, 0;
    %load/vec4 v0x55717fb257b0_0;
    %assign/vec4 v0x55717fb25c10_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55717fb111d0;
T_14 ;
    %wait E_0x55717fa75570;
    %load/vec4 v0x55717fb26aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb14d20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb14d20_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55717fb111d0;
T_15 ;
    %wait E_0x55717fa75570;
    %load/vec4 v0x55717fb26000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55717fb26b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb26aa0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55717fb26b60_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55717fb26b60_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55717fb26b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb26aa0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb26aa0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55717fb111d0;
T_16 ;
    %wait E_0x55717fa75570;
    %load/vec4 v0x55717fb26aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb26480_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55717fb26300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0x55717fb14c60_0;
    %nor/r;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55717fb26480_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55717fb26480_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55717fb111d0;
T_17 ;
    %wait E_0x55717fa75570;
    %load/vec4 v0x55717fb263c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55717fb26240_0;
    %load/vec4 v0x55717fb26480_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55717fb15190, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55717fb111d0;
T_18 ;
    %wait E_0x55717fa73aa0;
    %load/vec4 v0x55717fb25f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55717fb25db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb25cf0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55717fb25db0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55717fb25db0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55717fb25db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb25cf0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb25cf0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55717fb111d0;
T_19 ;
    %wait E_0x55717fa73aa0;
    %load/vec4 v0x55717fb25cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55717fb256d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55717fb25550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x55717fb14ae0_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55717fb256d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55717fb256d0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55717fb111d0;
T_20 ;
    %wait E_0x55717fa73aa0;
    %load/vec4 v0x55717fb25610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55717fb256d0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55717fb15190, 4;
    %assign/vec4 v0x55717fb25490_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55717facdf90;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb29660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb29180_0, 0, 1;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x55717fb290a0_0, 0, 16;
    %pushi/vec4 4951, 0, 16;
    %store/vec4 v0x55717fb29000_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x55717facdf90;
T_22 ;
    %vpi_call/w 4 73 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 74 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x55717facdf90;
T_23 ;
T_23.0 ;
    %alloc S_0x55717fb28000;
    %fork TD_async_fifo_clock_jitter_tb.lfsr_step_wr_jitter, S_0x55717fb28000;
    %join;
    %free S_0x55717fb28000;
    %load/vec4 v0x55717fb28c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.1, 8;
    %alloc S_0x55717fb27780;
    %load/vec4 v0x55717fb290a0_0;
    %store/vec4 v0x55717fb27a40_0, 0, 16;
    %callf/vec4 TD_async_fifo_clock_jitter_tb.calc_jitter, S_0x55717fb27780;
    %free S_0x55717fb27780;
    %store/vec4 v0x55717fb298e0_0, 0, 32;
    %jmp T_23.2;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb298e0_0, 0, 32;
T_23.2 ;
    %pushi/vec4 10000, 0, 32;
    %load/vec4 v0x55717fb298e0_0;
    %add;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55717fb29660_0;
    %nor/r;
    %store/vec4 v0x55717fb29660_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_0x55717facdf90;
T_24 ;
T_24.0 ;
    %alloc S_0x55717fb27cf0;
    %fork TD_async_fifo_clock_jitter_tb.lfsr_step_rd_jitter, S_0x55717fb27cf0;
    %join;
    %free S_0x55717fb27cf0;
    %load/vec4 v0x55717fb28bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.1, 8;
    %alloc S_0x55717fb27780;
    %load/vec4 v0x55717fb29000_0;
    %store/vec4 v0x55717fb27a40_0, 0, 16;
    %callf/vec4 TD_async_fifo_clock_jitter_tb.calc_jitter, S_0x55717fb27780;
    %free S_0x55717fb27780;
    %store/vec4 v0x55717fb29440_0, 0, 32;
    %jmp T_24.2;
T_24.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb29440_0, 0, 32;
T_24.2 ;
    %pushi/vec4 10500, 0, 32;
    %load/vec4 v0x55717fb29440_0;
    %add;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55717fb29180_0;
    %nor/r;
    %store/vec4 v0x55717fb29180_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0x55717facdf90;
T_25 ;
    %pushi/str "Write-Clock-Jitter";
    %store/str v0x55717faec690_0;
    %vpi_call/w 4 184 "$display", "\000" {0 0 0};
    %vpi_call/w 4 185 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 186 "$display", "  TEST CASE: %s", "Write-Clock-Jitter" {0 0 0};
    %vpi_call/w 4 187 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 188 "$display", "\000" {0 0 0};
    %vpi_call/w 4 183 "$display", "Testing: \302\261%0d%% jitter on write clock only", P_0x55717facbe80 {0 0 0};
    %vpi_call/w 4 184 "$display", "  Transactions: %0d", P_0x55717facbec0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb295c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55717fa75570;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb295c0_0, 0;
    %alloc S_0x55717fb28950;
    %fork TD_async_fifo_clock_jitter_tb.wait_reset_complete, S_0x55717fb28950;
    %join;
    %free S_0x55717fb28950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %alloc S_0x55717fb282c0;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x55717fb284a0_0, 0, 32;
    %fork TD_async_fifo_clock_jitter_tb.transfer_and_verify, S_0x55717fb282c0;
    %join;
    %load/vec4 v0x55717fb285a0_0;
    %store/vec4 v0x55717fb28d60_0, 0, 32;
    %free S_0x55717fb282c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %vpi_call/w 4 203 "$display", "  Errors: %0d", v0x55717fb28d60_0 {0 0 0};
    %load/vec4 v0x55717fad3f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717fad3f70_0, 0, 32;
    %load/vec4 v0x55717fb28d60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.2, 6;
    %vpi_call/w 4 208 "$display", "\000" {0 0 0};
    %vpi_call/w 4 209 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 210 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_jitter/async_fifo_clock_jitter_tb.sv", 32'sb00000000000000000000000011001100 {0 0 0};
    %vpi_call/w 4 211 "$display", "  Test: %s", v0x55717faec690_0 {0 0 0};
    %vpi_call/w 4 212 "$display", "  Expected: %0d (0x%0h)", v0x55717fb28d60_0, v0x55717fb28d60_0 {0 0 0};
    %vpi_call/w 4 213 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 214 "$display", "\000" {0 0 0};
    %load/vec4 v0x55717faeddf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717faeddf0_0, 0, 32;
T_25.2 ;
    %vpi_call/w 4 205 "$display", "  PASS: Write clock jitter" {0 0 0};
    %pushi/str "Read-Clock-Jitter";
    %store/str v0x55717faec690_0;
    %vpi_call/w 4 213 "$display", "\000" {0 0 0};
    %vpi_call/w 4 214 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 215 "$display", "  TEST CASE: %s", "Read-Clock-Jitter" {0 0 0};
    %vpi_call/w 4 216 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 217 "$display", "\000" {0 0 0};
    %vpi_call/w 4 212 "$display", "Testing: \302\261%0d%% jitter on read clock only", P_0x55717facbe80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb295c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %pushi/vec4 9320, 0, 16;
    %store/vec4 v0x55717fb290a0_0, 0, 16;
    %pushi/vec4 39612, 0, 16;
    %store/vec4 v0x55717fb29000_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_25.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.5, 5;
    %jmp/1 T_25.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55717fa75570;
    %jmp T_25.4;
T_25.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb295c0_0, 0;
    %alloc S_0x55717fb28950;
    %fork TD_async_fifo_clock_jitter_tb.wait_reset_complete, S_0x55717fb28950;
    %join;
    %free S_0x55717fb28950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %alloc S_0x55717fb282c0;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x55717fb284a0_0, 0, 32;
    %fork TD_async_fifo_clock_jitter_tb.transfer_and_verify, S_0x55717fb282c0;
    %join;
    %load/vec4 v0x55717fb285a0_0;
    %store/vec4 v0x55717fb28d60_0, 0, 32;
    %free S_0x55717fb282c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %vpi_call/w 4 233 "$display", "  Errors: %0d", v0x55717fb28d60_0 {0 0 0};
    %load/vec4 v0x55717fad3f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717fad3f70_0, 0, 32;
    %load/vec4 v0x55717fb28d60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.6, 6;
    %vpi_call/w 4 238 "$display", "\000" {0 0 0};
    %vpi_call/w 4 239 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 240 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_jitter/async_fifo_clock_jitter_tb.sv", 32'sb00000000000000000000000011101010 {0 0 0};
    %vpi_call/w 4 241 "$display", "  Test: %s", v0x55717faec690_0 {0 0 0};
    %vpi_call/w 4 242 "$display", "  Expected: %0d (0x%0h)", v0x55717fb28d60_0, v0x55717fb28d60_0 {0 0 0};
    %vpi_call/w 4 243 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 244 "$display", "\000" {0 0 0};
    %load/vec4 v0x55717faeddf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717faeddf0_0, 0, 32;
T_25.6 ;
    %vpi_call/w 4 235 "$display", "  PASS: Read clock jitter" {0 0 0};
    %pushi/str "Both-Clocks-Jitter";
    %store/str v0x55717faec690_0;
    %vpi_call/w 4 243 "$display", "\000" {0 0 0};
    %vpi_call/w 4 244 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 245 "$display", "  TEST CASE: %s", "Both-Clocks-Jitter" {0 0 0};
    %vpi_call/w 4 246 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 247 "$display", "\000" {0 0 0};
    %vpi_call/w 4 242 "$display", "Testing: \302\261%0d%% jitter on both clocks", P_0x55717facbe80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb295c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %pushi/vec4 65244, 0, 16;
    %store/vec4 v0x55717fb290a0_0, 0, 16;
    %pushi/vec4 12816, 0, 16;
    %store/vec4 v0x55717fb29000_0, 0, 16;
    %pushi/vec4 20, 0, 32;
T_25.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.9, 5;
    %jmp/1 T_25.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55717fa75570;
    %jmp T_25.8;
T_25.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb295c0_0, 0;
    %alloc S_0x55717fb28950;
    %fork TD_async_fifo_clock_jitter_tb.wait_reset_complete, S_0x55717fb28950;
    %join;
    %free S_0x55717fb28950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %alloc S_0x55717fb282c0;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x55717fb284a0_0, 0, 32;
    %fork TD_async_fifo_clock_jitter_tb.transfer_and_verify, S_0x55717fb282c0;
    %join;
    %load/vec4 v0x55717fb285a0_0;
    %store/vec4 v0x55717fb28d60_0, 0, 32;
    %free S_0x55717fb282c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %vpi_call/w 4 265 "$display", "  Errors: %0d", v0x55717fb28d60_0 {0 0 0};
    %load/vec4 v0x55717fad3f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717fad3f70_0, 0, 32;
    %load/vec4 v0x55717fb28d60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.10, 6;
    %vpi_call/w 4 270 "$display", "\000" {0 0 0};
    %vpi_call/w 4 271 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 272 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_jitter/async_fifo_clock_jitter_tb.sv", 32'sb00000000000000000000000100001010 {0 0 0};
    %vpi_call/w 4 273 "$display", "  Test: %s", v0x55717faec690_0 {0 0 0};
    %vpi_call/w 4 274 "$display", "  Expected: %0d (0x%0h)", v0x55717fb28d60_0, v0x55717fb28d60_0 {0 0 0};
    %vpi_call/w 4 275 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 276 "$display", "\000" {0 0 0};
    %load/vec4 v0x55717faeddf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717faeddf0_0, 0, 32;
T_25.10 ;
    %vpi_call/w 4 267 "$display", "  PASS: Both clocks jitter" {0 0 0};
    %pushi/str "Jitter-Full-Empty";
    %store/str v0x55717faec690_0;
    %vpi_call/w 4 275 "$display", "\000" {0 0 0};
    %vpi_call/w 4 276 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 277 "$display", "  TEST CASE: %s", "Jitter-Full-Empty" {0 0 0};
    %vpi_call/w 4 278 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 279 "$display", "\000" {0 0 0};
    %fork t_4, S_0x55717fb10b30;
    %jmp t_3;
    .scope S_0x55717fb10b30;
t_4 ;
    %vpi_call/w 4 276 "$display", "Testing: Jitter during full/empty transitions" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb295c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x55717fb290a0_0, 0, 16;
    %pushi/vec4 8738, 0, 16;
    %store/vec4 v0x55717fb29000_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb28d60_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_25.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.13, 5;
    %jmp/1 T_25.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55717fa75570;
    %jmp T_25.12;
T_25.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb295c0_0, 0;
    %alloc S_0x55717fb28950;
    %fork TD_async_fifo_clock_jitter_tb.wait_reset_complete, S_0x55717fb28950;
    %join;
    %free S_0x55717fb28950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %fork t_6, S_0x55717fb10d30;
    %jmp t_5;
    .scope S_0x55717fb10d30;
t_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717faee4e0_0, 0, 32;
T_25.14 ;
    %load/vec4 v0x55717faee4e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_25.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb110f0_0, 0, 32;
T_25.16 ;
    %load/vec4 v0x55717fb28e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_25.17, 8;
    %wait E_0x55717fa75570;
    %load/vec4 v0x55717fb28e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
    %load/vec4 v0x55717fb110f0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55717fb29750_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55717fb110f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55717fb110f0_0, 0, 32;
T_25.18 ;
    %jmp T_25.16;
T_25.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29810_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55717fb10ff0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_25.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.21, 5;
    %jmp/1 T_25.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55717fa73aa0;
    %jmp T_25.20;
T_25.21 ;
    %pop/vec4 1;
T_25.22 ;
    %load/vec4 v0x55717fb28b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_25.23, 8;
    %wait E_0x55717fa73aa0;
    %load/vec4 v0x55717fb28b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
    %wait E_0x55717fa73aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55717fb29370_0, 0;
    %wait E_0x55717fa73aa0;
    %load/vec4 v0x55717fb292b0_0;
    %store/vec4 v0x55717fb294e0_0, 0, 8;
    %load/vec4 v0x55717fb294e0_0;
    %load/vec4 v0x55717fb10ff0_0;
    %parti/s 8, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_25.26, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55717fb28d60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55717fb28d60_0, 0, 32;
T_25.26 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55717fb10ff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55717fb10ff0_0, 0, 32;
T_25.24 ;
    %jmp T_25.22;
T_25.23 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55717faee4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55717faee4e0_0, 0, 32;
    %jmp T_25.14;
T_25.15 ;
    %end;
    .scope S_0x55717fb10b30;
t_5 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55717fb28bf0_0, 0, 1;
    %vpi_call/w 4 330 "$display", "  Errors: %0d", v0x55717fb28d60_0 {0 0 0};
    %load/vec4 v0x55717fad3f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717fad3f70_0, 0, 32;
    %load/vec4 v0x55717fb28d60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.28, 6;
    %vpi_call/w 4 335 "$display", "\000" {0 0 0};
    %vpi_call/w 4 336 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 337 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/clock_jitter/async_fifo_clock_jitter_tb.sv", 32'sb00000000000000000000000101001011 {0 0 0};
    %vpi_call/w 4 338 "$display", "  Test: %s", v0x55717faec690_0 {0 0 0};
    %vpi_call/w 4 339 "$display", "  Expected: %0d (0x%0h)", v0x55717fb28d60_0, v0x55717fb28d60_0 {0 0 0};
    %vpi_call/w 4 340 "$display", "  Actual:   %0d (0x%0h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 4 341 "$display", "\000" {0 0 0};
    %load/vec4 v0x55717faeddf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717faeddf0_0, 0, 32;
T_25.28 ;
    %vpi_call/w 4 332 "$display", "  PASS: Jitter during full/empty transitions" {0 0 0};
    %end;
    .scope S_0x55717facdf90;
t_3 %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55717faee0d0_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x55717facdf90;
T_26 ;
    %fork t_8, S_0x55717fb271f0;
    %jmp t_7;
    .scope S_0x55717fb271f0;
t_8 ;
    %fork t_10, S_0x55717fb271f0;
    %fork t_11, S_0x55717fb271f0;
    %join;
    %join;
    %jmp t_9;
t_10 ;
    %fork t_13, S_0x55717fb27580;
    %jmp t_12;
    .scope S_0x55717fb27580;
t_13 ;
    %delay 4230196224, 6;
    %load/vec4 v0x55717faee0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 4 344 "$display", "\000" {0 0 0};
    %vpi_call/w 4 345 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 346 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 347 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x55717faeddf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55717faeddf0_0, 0, 32;
    %alloc S_0x55717fa8d0b0;
    %fork TD_$unit.__vunit_print_summary, S_0x55717fa8d0b0;
    %join;
    %free S_0x55717fa8d0b0;
    %alloc S_0x55717fa8d240;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55717fad3060_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55717fa8d240;
    %join;
    %free S_0x55717fa8d240;
    %vpi_call/w 4 351 "$finish" {0 0 0};
T_26.0 ;
    %end;
    .scope S_0x55717fb271f0;
t_12 %join;
    %end;
t_11 ;
    %fork t_15, S_0x55717fb273b0;
    %jmp t_14;
    .scope S_0x55717fb273b0;
t_15 ;
T_26.2 ;
    %load/vec4 v0x55717faee0d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_26.3, 6;
    %wait E_0x55717fa77ba0;
    %jmp T_26.2;
T_26.3 ;
    %disable S_0x55717fb27580;
    %alloc S_0x55717fa8d0b0;
    %fork TD_$unit.__vunit_print_summary, S_0x55717fa8d0b0;
    %join;
    %free S_0x55717fa8d0b0;
    %alloc S_0x55717fa8d240;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55717faeddf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55717fad3060_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x55717fa8d240;
    %join;
    %free S_0x55717fa8d240;
    %vpi_call/w 4 359 "$finish" {0 0 0};
    %end;
    .scope S_0x55717fb271f0;
t_14 %join;
    %end;
    .scope S_0x55717fb271f0;
t_9 ;
    %end;
    .scope S_0x55717facdf90;
t_7 %join;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/clock_jitter/async_fifo_clock_jitter_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
