{
  "module_name": "rockchip_vpu2_regs.h",
  "hash_id": "fa8ca10eb77a1a033ea5a527a711f400530a6539ca75b09136626e0de27a874a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/verisilicon/rockchip_vpu2_regs.h",
  "human_readable_source": " \n \n\n#ifndef ROCKCHIP_VPU2_REGS_H_\n#define ROCKCHIP_VPU2_REGS_H_\n\n \n#define VEPU_REG_VP8_QUT_1ST(i)\t\t\t(0x000 + ((i) * 0x24))\n#define     VEPU_REG_VP8_QUT_DC_Y2(x)\t\t\t(((x) & 0x3fff) << 16)\n#define     VEPU_REG_VP8_QUT_DC_Y1(x)\t\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_VP8_QUT_2ND(i)\t\t\t(0x004 + ((i) * 0x24))\n#define     VEPU_REG_VP8_QUT_AC_Y1(x)\t\t\t(((x) & 0x3fff) << 16)\n#define     VEPU_REG_VP8_QUT_DC_CHR(x)\t\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_VP8_QUT_3RD(i)\t\t\t(0x008 + ((i) * 0x24))\n#define     VEPU_REG_VP8_QUT_AC_CHR(x)\t\t\t(((x) & 0x3fff) << 16)\n#define     VEPU_REG_VP8_QUT_AC_Y2(x)\t\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_VP8_QUT_4TH(i)\t\t\t(0x00c + ((i) * 0x24))\n#define     VEPU_REG_VP8_QUT_ZB_DC_CHR(x)\t\t(((x) & 0x1ff) << 18)\n#define     VEPU_REG_VP8_QUT_ZB_DC_Y2(x)\t\t(((x) & 0x1ff) << 9)\n#define     VEPU_REG_VP8_QUT_ZB_DC_Y1(x)\t\t(((x) & 0x1ff) << 0)\n#define VEPU_REG_VP8_QUT_5TH(i)\t\t\t(0x010 + ((i) * 0x24))\n#define     VEPU_REG_VP8_QUT_ZB_AC_CHR(x)\t\t(((x) & 0x1ff) << 18)\n#define     VEPU_REG_VP8_QUT_ZB_AC_Y2(x)\t\t(((x) & 0x1ff) << 9)\n#define     VEPU_REG_VP8_QUT_ZB_AC_Y1(x)\t\t(((x) & 0x1ff) << 0)\n#define VEPU_REG_VP8_QUT_6TH(i)\t\t\t(0x014 + ((i) * 0x24))\n#define     VEPU_REG_VP8_QUT_RND_DC_CHR(x)\t\t(((x) & 0xff) << 16)\n#define     VEPU_REG_VP8_QUT_RND_DC_Y2(x)\t\t(((x) & 0xff) << 8)\n#define     VEPU_REG_VP8_QUT_RND_DC_Y1(x)\t\t(((x) & 0xff) << 0)\n#define VEPU_REG_VP8_QUT_7TH(i)\t\t\t(0x018 + ((i) * 0x24))\n#define     VEPU_REG_VP8_QUT_RND_AC_CHR(x)\t\t(((x) & 0xff) << 16)\n#define     VEPU_REG_VP8_QUT_RND_AC_Y2(x)\t\t(((x) & 0xff) << 8)\n#define     VEPU_REG_VP8_QUT_RND_AC_Y1(x)\t\t(((x) & 0xff) << 0)\n#define VEPU_REG_VP8_QUT_8TH(i)\t\t\t(0x01c + ((i) * 0x24))\n#define     VEPU_REG_VP8_SEG_FILTER_LEVEL(x)\t\t(((x) & 0x3f) << 25)\n#define     VEPU_REG_VP8_DEQUT_DC_CHR(x)\t\t(((x) & 0xff) << 17)\n#define     VEPU_REG_VP8_DEQUT_DC_Y2(x)\t\t\t(((x) & 0x1ff) << 8)\n#define     VEPU_REG_VP8_DEQUT_DC_Y1(x)\t\t\t(((x) & 0xff) << 0)\n#define VEPU_REG_VP8_QUT_9TH(i)\t\t\t(0x020 + ((i) * 0x24))\n#define     VEPU_REG_VP8_DEQUT_AC_CHR(x)\t\t(((x) & 0x1ff) << 18)\n#define     VEPU_REG_VP8_DEQUT_AC_Y2(x)\t\t\t(((x) & 0x1ff) << 9)\n#define     VEPU_REG_VP8_DEQUT_AC_Y1(x)\t\t\t(((x) & 0x1ff) << 0)\n#define VEPU_REG_ADDR_VP8_SEG_MAP\t\t0x06c\n#define VEPU_REG_VP8_INTRA_4X4_PENALTY(i)\t(0x070 + ((i) * 0x4))\n#define     VEPU_REG_VP8_INTRA_4X4_PENALTY_0(x)\t\t(((x) & 0xfff) << 0)\n#define     VEPU_REG_VP8_INTRA_4x4_PENALTY_1(x)\t\t(((x) & 0xfff) << 16)\n#define VEPU_REG_VP8_INTRA_16X16_PENALTY(i)\t(0x084 + ((i) * 0x4))\n#define     VEPU_REG_VP8_INTRA_16X16_PENALTY_0(x)\t(((x) & 0xfff) << 0)\n#define     VEPU_REG_VP8_INTRA_16X16_PENALTY_1(x)\t(((x) & 0xfff) << 16)\n#define VEPU_REG_VP8_CONTROL\t\t\t0x0a0\n#define     VEPU_REG_VP8_LF_MODE_DELTA_BPRED(x)\t\t(((x) & 0x1f) << 24)\n#define     VEPU_REG_VP8_LF_REF_DELTA_INTRA_MB(x)\t(((x) & 0x7f) << 16)\n#define     VEPU_REG_VP8_INTER_TYPE_BIT_COST(x)\t\t(((x) & 0xfff) << 0)\n#define VEPU_REG_VP8_REF_FRAME_VAL\t\t0x0a4\n#define     VEPU_REG_VP8_COEF_DMV_PENALTY(x)\t\t(((x) & 0xfff) << 16)\n#define     VEPU_REG_VP8_REF_FRAME(x)\t\t\t(((x) & 0xfff) << 0)\n#define VEPU_REG_VP8_LOOP_FILTER_REF_DELTA\t0x0a8\n#define     VEPU_REG_VP8_LF_REF_DELTA_ALT_REF(x)\t(((x) & 0x7f) << 16)\n#define     VEPU_REG_VP8_LF_REF_DELTA_LAST_REF(x)\t(((x) & 0x7f) << 8)\n#define     VEPU_REG_VP8_LF_REF_DELTA_GOLDEN(x)\t\t(((x) & 0x7f) << 0)\n#define VEPU_REG_VP8_LOOP_FILTER_MODE_DELTA\t0x0ac\n#define     VEPU_REG_VP8_LF_MODE_DELTA_SPLITMV(x)\t(((x) & 0x7f) << 16)\n#define     VEPU_REG_VP8_LF_MODE_DELTA_ZEROMV(x)\t(((x) & 0x7f) << 8)\n#define     VEPU_REG_VP8_LF_MODE_DELTA_NEWMV(x)\t\t(((x) & 0x7f) << 0)\n#define\tVEPU_REG_JPEG_LUMA_QUAT(i)\t\t(0x000 + ((i) * 0x4))\n#define\tVEPU_REG_JPEG_CHROMA_QUAT(i)\t\t(0x040 + ((i) * 0x4))\n#define VEPU_REG_INTRA_SLICE_BITMAP(i)\t\t(0x0b0 + ((i) * 0x4))\n#define VEPU_REG_ADDR_VP8_DCT_PART(i)\t\t(0x0b0 + ((i) * 0x4))\n#define VEPU_REG_INTRA_AREA_CTRL\t\t0x0b8\n#define     VEPU_REG_INTRA_AREA_TOP(x)\t\t\t(((x) & 0xff) << 24)\n#define     VEPU_REG_INTRA_AREA_BOTTOM(x)\t\t(((x) & 0xff) << 16)\n#define     VEPU_REG_INTRA_AREA_LEFT(x)\t\t\t(((x) & 0xff) << 8)\n#define     VEPU_REG_INTRA_AREA_RIGHT(x)\t\t(((x) & 0xff) << 0)\n#define VEPU_REG_CIR_INTRA_CTRL\t\t\t0x0bc\n#define     VEPU_REG_CIR_INTRA_FIRST_MB(x)\t\t(((x) & 0xffff) << 16)\n#define     VEPU_REG_CIR_INTRA_INTERVAL(x)\t\t(((x) & 0xffff) << 0)\n#define VEPU_REG_ADDR_IN_PLANE_0\t\t0x0c0\n#define VEPU_REG_ADDR_IN_PLANE_1\t\t0x0c4\n#define VEPU_REG_ADDR_IN_PLANE_2\t\t0x0c8\n#define VEPU_REG_STR_HDR_REM_MSB\t\t0x0cc\n#define VEPU_REG_STR_HDR_REM_LSB\t\t0x0d0\n#define VEPU_REG_STR_BUF_LIMIT\t\t\t0x0d4\n#define VEPU_REG_AXI_CTRL\t\t\t0x0d8\n#define     VEPU_REG_AXI_CTRL_READ_ID(x)\t\t(((x) & 0xff) << 24)\n#define     VEPU_REG_AXI_CTRL_WRITE_ID(x)\t\t(((x) & 0xff) << 16)\n#define     VEPU_REG_AXI_CTRL_BURST_LEN(x)\t\t(((x) & 0x3f) << 8)\n#define     VEPU_REG_AXI_CTRL_INCREMENT_MODE(x)\t\t(((x) & 0x01) << 2)\n#define     VEPU_REG_AXI_CTRL_BIRST_DISCARD(x)\t\t(((x) & 0x01) << 1)\n#define     VEPU_REG_AXI_CTRL_BIRST_DISABLE\t\tBIT(0)\n#define VEPU_QP_ADJUST_MAD_DELTA_ROI\t\t0x0dc\n#define     VEPU_REG_ROI_QP_DELTA_1\t\t\t(((x) & 0xf) << 12)\n#define     VEPU_REG_ROI_QP_DELTA_2\t\t\t(((x) & 0xf) << 8)\n#define     VEPU_REG_MAD_QP_ADJUSTMENT\t\t\t(((x) & 0xf) << 0)\n#define VEPU_REG_ADDR_REF_LUMA\t\t\t0x0e0\n#define VEPU_REG_ADDR_REF_CHROMA\t\t0x0e4\n#define VEPU_REG_QP_SUM_DIV2\t\t\t0x0e8\n#define     VEPU_REG_QP_SUM(x)\t\t\t\t(((x) & 0x001fffff) * 2)\n#define VEPU_REG_ENC_CTRL0\t\t\t0x0ec\n#define     VEPU_REG_DISABLE_QUARTER_PIXEL_MV\t\tBIT(28)\n#define     VEPU_REG_DEBLOCKING_FILTER_MODE(x)\t\t(((x) & 0x3) << 24)\n#define     VEPU_REG_CABAC_INIT_IDC(x)\t\t\t(((x) & 0x3) << 21)\n#define     VEPU_REG_ENTROPY_CODING_MODE\t\tBIT(20)\n#define     VEPU_REG_H264_TRANS8X8_MODE\t\t\tBIT(17)\n#define     VEPU_REG_H264_INTER4X4_MODE\t\t\tBIT(16)\n#define     VEPU_REG_H264_STREAM_MODE\t\t\tBIT(15)\n#define     VEPU_REG_H264_SLICE_SIZE(x)\t\t\t(((x) & 0x7f) << 8)\n#define VEPU_REG_ENC_OVER_FILL_STRM_OFFSET\t0x0f0\n#define     VEPU_REG_STREAM_START_OFFSET(x)\t\t(((x) & 0x3f) << 16)\n#define     VEPU_REG_SKIP_MACROBLOCK_PENALTY(x)\t\t(((x) & 0xff) << 8)\n#define     VEPU_REG_IN_IMG_CTRL_OVRFLR_D4(x)\t\t(((x) & 0x3) << 4)\n#define     VEPU_REG_IN_IMG_CTRL_OVRFLB(x)\t\t(((x) & 0xf) << 0)\n#define VEPU_REG_INPUT_LUMA_INFO\t\t0x0f4\n#define     VEPU_REG_IN_IMG_CHROMA_OFFSET(x)\t\t(((x) & 0x7) << 20)\n#define     VEPU_REG_IN_IMG_LUMA_OFFSET(x)\t\t(((x) & 0x7) << 16)\n#define     VEPU_REG_IN_IMG_CTRL_ROW_LEN(x)\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_RLC_SUM\t\t\t0x0f8\n#define     VEPU_REG_RLC_SUM_OUT(x)\t\t\t(((x) & 0x007fffff) * 4)\n#define VEPU_REG_SPLIT_PENALTY_4X4\t\t0x0f8\n#define\t    VEPU_REG_VP8_SPLIT_PENALTY_4X4\t\t(((x) & 0x1ff) << 19)\n#define VEPU_REG_ADDR_REC_LUMA\t\t\t0x0fc\n#define VEPU_REG_ADDR_REC_CHROMA\t\t0x100\n#define VEPU_REG_CHECKPOINT(i)\t\t\t(0x104 + ((i) * 0x4))\n#define     VEPU_REG_CHECKPOINT_CHECK0(x)\t\t(((x) & 0xffff))\n#define     VEPU_REG_CHECKPOINT_CHECK1(x)\t\t(((x) & 0xffff) << 16)\n#define     VEPU_REG_CHECKPOINT_RESULT(x) \\\n\t\t((((x) >> (16 - 16 * ((i) & 1))) & 0xffff) * 32)\n#define VEPU_REG_VP8_SEG0_QUANT_AC_Y1\t\t0x104\n#define     VEPU_REG_VP8_SEG0_RND_AC_Y1(x)\t\t(((x) & 0xff) << 23)\n#define     VEPU_REG_VP8_SEG0_ZBIN_AC_Y1(x)\t\t(((x) & 0x1ff) << 14)\n#define     VEPU_REG_VP8_SEG0_QUT_AC_Y1(x)\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_VP8_SEG0_QUANT_DC_Y2\t\t0x108\n#define     VEPU_REG_VP8_SEG0_RND_DC_Y2(x)\t\t(((x) & 0xff) << 23)\n#define     VEPU_REG_VP8_SEG0_ZBIN_DC_Y2(x)\t\t(((x) & 0x1ff) << 14)\n#define     VEPU_REG_VP8_SEG0_QUT_DC_Y2(x)\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_VP8_SEG0_QUANT_AC_Y2\t\t0x10c\n#define     VEPU_REG_VP8_SEG0_RND_AC_Y2(x)\t\t(((x) & 0xff) << 23)\n#define     VEPU_REG_VP8_SEG0_ZBIN_AC_Y2(x)\t\t(((x) & 0x1ff) << 14)\n#define     VEPU_REG_VP8_SEG0_QUT_AC_Y2(x)\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_VP8_SEG0_QUANT_DC_CHR\t\t0x110\n#define     VEPU_REG_VP8_SEG0_RND_DC_CHR(x)\t\t(((x) & 0xff) << 23)\n#define     VEPU_REG_VP8_SEG0_ZBIN_DC_CHR(x)\t\t(((x) & 0x1ff) << 14)\n#define     VEPU_REG_VP8_SEG0_QUT_DC_CHR(x)\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_VP8_SEG0_QUANT_AC_CHR\t\t0x114\n#define     VEPU_REG_VP8_SEG0_RND_AC_CHR(x)\t\t(((x) & 0xff) << 23)\n#define     VEPU_REG_VP8_SEG0_ZBIN_AC_CHR(x)\t\t(((x) & 0x1ff) << 14)\n#define     VEPU_REG_VP8_SEG0_QUT_AC_CHR(x)\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_VP8_SEG0_QUANT_DQUT\t\t0x118\n#define     VEPU_REG_VP8_MV_REF_IDX1(x)\t\t\t(((x) & 0x03) << 26)\n#define     VEPU_REG_VP8_SEG0_DQUT_DC_Y2(x)\t\t(((x) & 0x1ff) << 17)\n#define     VEPU_REG_VP8_SEG0_DQUT_AC_Y1(x)\t\t(((x) & 0x1ff) << 8)\n#define     VEPU_REG_VP8_SEG0_DQUT_DC_Y1(x)\t\t(((x) & 0xff) << 0)\n#define VEPU_REG_CHKPT_WORD_ERR(i)\t\t(0x118 + ((i) * 0x4))\n#define     VEPU_REG_CHKPT_WORD_ERR_CHK0(x)\t\t(((x) & 0xffff))\n#define     VEPU_REG_CHKPT_WORD_ERR_CHK1(x)\t\t(((x) & 0xffff) << 16)\n#define VEPU_REG_VP8_SEG0_QUANT_DQUT_1\t\t0x11c\n#define     VEPU_REG_VP8_SEGMENT_MAP_UPDATE\t\tBIT(30)\n#define     VEPU_REG_VP8_SEGMENT_EN\t\t\tBIT(29)\n#define     VEPU_REG_VP8_MV_REF_IDX2_EN\t\t\tBIT(28)\n#define     VEPU_REG_VP8_MV_REF_IDX2(x)\t\t\t(((x) & 0x03) << 26)\n#define     VEPU_REG_VP8_SEG0_DQUT_AC_CHR(x)\t\t(((x) & 0x1ff) << 17)\n#define     VEPU_REG_VP8_SEG0_DQUT_DC_CHR(x)\t\t(((x) & 0xff) << 9)\n#define     VEPU_REG_VP8_SEG0_DQUT_AC_Y2(x)\t\t(((x) & 0x1ff) << 0)\n#define VEPU_REG_VP8_BOOL_ENC_VALUE\t\t0x120\n#define VEPU_REG_CHKPT_DELTA_QP\t\t\t0x124\n#define     VEPU_REG_CHKPT_DELTA_QP_CHK0(x)\t\t(((x) & 0x0f) << 0)\n#define     VEPU_REG_CHKPT_DELTA_QP_CHK1(x)\t\t(((x) & 0x0f) << 4)\n#define     VEPU_REG_CHKPT_DELTA_QP_CHK2(x)\t\t(((x) & 0x0f) << 8)\n#define     VEPU_REG_CHKPT_DELTA_QP_CHK3(x)\t\t(((x) & 0x0f) << 12)\n#define     VEPU_REG_CHKPT_DELTA_QP_CHK4(x)\t\t(((x) & 0x0f) << 16)\n#define     VEPU_REG_CHKPT_DELTA_QP_CHK5(x)\t\t(((x) & 0x0f) << 20)\n#define     VEPU_REG_CHKPT_DELTA_QP_CHK6(x)\t\t(((x) & 0x0f) << 24)\n#define VEPU_REG_VP8_ENC_CTRL2\t\t\t0x124\n#define     VEPU_REG_VP8_ZERO_MV_PENALTY_FOR_REF2(x)\t(((x) & 0xff) << 24)\n#define     VEPU_REG_VP8_FILTER_SHARPNESS(x)\t\t(((x) & 0x07) << 21)\n#define     VEPU_REG_VP8_FILTER_LEVEL(x)\t\t(((x) & 0x3f) << 15)\n#define     VEPU_REG_VP8_DCT_PARTITION_CNT(x)\t\t(((x) & 0x03) << 13)\n#define     VEPU_REG_VP8_BOOL_ENC_VALUE_BITS(x)\t\t(((x) & 0x1f) << 8)\n#define     VEPU_REG_VP8_BOOL_ENC_RANGE(x)\t\t(((x) & 0xff) << 0)\n#define VEPU_REG_ENC_CTRL1\t\t\t0x128\n#define     VEPU_REG_MAD_THRESHOLD(x)\t\t\t(((x) & 0x3f) << 24)\n#define     VEPU_REG_COMPLETED_SLICES(x)\t\t(((x) & 0xff) << 16)\n#define     VEPU_REG_IN_IMG_CTRL_FMT(x)\t\t\t(((x) & 0xf) << 4)\n#define     VEPU_REG_IN_IMG_ROTATE_MODE(x)\t\t(((x) & 0x3) << 2)\n#define     VEPU_REG_SIZE_TABLE_PRESENT\t\t\tBIT(0)\n#define VEPU_REG_INTRA_INTER_MODE\t\t0x12c\n#define     VEPU_REG_INTRA16X16_MODE(x)\t\t\t(((x) & 0xffff) << 16)\n#define     VEPU_REG_INTER_MODE(x)\t\t\t(((x) & 0xffff) << 0)\n#define VEPU_REG_ENC_CTRL2\t\t\t0x130\n#define     VEPU_REG_PPS_INIT_QP(x)\t\t\t(((x) & 0x3f) << 26)\n#define     VEPU_REG_SLICE_FILTER_ALPHA(x)\t\t(((x) & 0xf) << 22)\n#define     VEPU_REG_SLICE_FILTER_BETA(x)\t\t(((x) & 0xf) << 18)\n#define     VEPU_REG_CHROMA_QP_OFFSET(x)\t\t(((x) & 0x1f) << 13)\n#define     VEPU_REG_FILTER_DISABLE\t\t\tBIT(5)\n#define     VEPU_REG_IDR_PIC_ID(x)\t\t\t(((x) & 0xf) << 1)\n#define     VEPU_REG_CONSTRAINED_INTRA_PREDICTION\tBIT(0)\n#define VEPU_REG_ADDR_OUTPUT_STREAM\t\t0x134\n#define VEPU_REG_ADDR_OUTPUT_CTRL\t\t0x138\n#define VEPU_REG_ADDR_NEXT_PIC\t\t\t0x13c\n#define VEPU_REG_ADDR_MV_OUT\t\t\t0x140\n#define VEPU_REG_ADDR_CABAC_TBL\t\t\t0x144\n#define VEPU_REG_ROI1\t\t\t\t0x148\n#define     VEPU_REG_ROI1_TOP_MB(x)\t\t\t(((x) & 0xff) << 24)\n#define     VEPU_REG_ROI1_BOTTOM_MB(x)\t\t\t(((x) & 0xff) << 16)\n#define     VEPU_REG_ROI1_LEFT_MB(x)\t\t\t(((x) & 0xff) << 8)\n#define     VEPU_REG_ROI1_RIGHT_MB(x)\t\t\t(((x) & 0xff) << 0)\n#define VEPU_REG_ROI2\t\t\t\t0x14c\n#define     VEPU_REG_ROI2_TOP_MB(x)\t\t\t(((x) & 0xff) << 24)\n#define     VEPU_REG_ROI2_BOTTOM_MB(x)\t\t\t(((x) & 0xff) << 16)\n#define     VEPU_REG_ROI2_LEFT_MB(x)\t\t\t(((x) & 0xff) << 8)\n#define     VEPU_REG_ROI2_RIGHT_MB(x)\t\t\t(((x) & 0xff) << 0)\n#define VEPU_REG_STABLE_MATRIX(i)\t\t(0x150 + ((i) * 0x4))\n#define VEPU_REG_STABLE_MOTION_SUM\t\t0x174\n#define VEPU_REG_STABILIZATION_OUTPUT\t\t0x178\n#define     VEPU_REG_STABLE_MIN_VALUE(x)\t\t(((x) & 0xffffff) << 8)\n#define     VEPU_REG_STABLE_MODE_SEL(x)\t\t\t(((x) & 0x3) << 6)\n#define     VEPU_REG_STABLE_HOR_GMV(x)\t\t\t(((x) & 0x3f) << 0)\n#define VEPU_REG_RGB2YUV_CONVERSION_COEF1\t0x17c\n#define     VEPU_REG_RGB2YUV_CONVERSION_COEFB(x)\t(((x) & 0xffff) << 16)\n#define     VEPU_REG_RGB2YUV_CONVERSION_COEFA(x)\t(((x) & 0xffff) << 0)\n#define VEPU_REG_RGB2YUV_CONVERSION_COEF2\t0x180\n#define     VEPU_REG_RGB2YUV_CONVERSION_COEFE(x)\t(((x) & 0xffff) << 16)\n#define     VEPU_REG_RGB2YUV_CONVERSION_COEFC(x)\t(((x) & 0xffff) << 0)\n#define VEPU_REG_RGB2YUV_CONVERSION_COEF3\t0x184\n#define     VEPU_REG_RGB2YUV_CONVERSION_COEFF(x)\t(((x) & 0xffff) << 0)\n#define VEPU_REG_RGB_MASK_MSB\t\t\t0x188\n#define     VEPU_REG_RGB_MASK_B_MSB(x)\t\t\t(((x) & 0x1f) << 16)\n#define     VEPU_REG_RGB_MASK_G_MSB(x)\t\t\t(((x) & 0x1f) << 8)\n#define     VEPU_REG_RGB_MASK_R_MSB(x)\t\t\t(((x) & 0x1f) << 0)\n#define VEPU_REG_MV_PENALTY\t\t\t0x18c\n#define     VEPU_REG_1MV_PENALTY(x)\t\t\t(((x) & 0x3ff) << 21)\n#define     VEPU_REG_QMV_PENALTY(x)\t\t\t(((x) & 0x3ff) << 11)\n#define     VEPU_REG_4MV_PENALTY(x)\t\t\t(((x) & 0x3ff) << 1)\n#define     VEPU_REG_SPLIT_MV_MODE_EN\t\t\tBIT(0)\n#define VEPU_REG_QP_VAL\t\t\t\t0x190\n#define     VEPU_REG_H264_LUMA_INIT_QP(x)\t\t(((x) & 0x3f) << 26)\n#define     VEPU_REG_H264_QP_MAX(x)\t\t\t(((x) & 0x3f) << 20)\n#define     VEPU_REG_H264_QP_MIN(x)\t\t\t(((x) & 0x3f) << 14)\n#define     VEPU_REG_H264_CHKPT_DISTANCE(x)\t\t(((x) & 0xfff) << 0)\n#define VEPU_REG_VP8_SEG0_QUANT_DC_Y1\t\t0x190\n#define     VEPU_REG_VP8_SEG0_RND_DC_Y1(x)\t\t(((x) & 0xff) << 23)\n#define     VEPU_REG_VP8_SEG0_ZBIN_DC_Y1(x)\t\t(((x) & 0x1ff) << 14)\n#define     VEPU_REG_VP8_SEG0_QUT_DC_Y1(x)\t\t(((x) & 0x3fff) << 0)\n#define VEPU_REG_MVC_RELATE\t\t\t0x198\n#define     VEPU_REG_ZERO_MV_FAVOR_D2(x)\t\t(((x) & 0xf) << 20)\n#define     VEPU_REG_PENALTY_4X4MV(x)\t\t\t(((x) & 0x1ff) << 11)\n#define     VEPU_REG_MVC_VIEW_ID(x)\t\t\t(((x) & 0x7) << 8)\n#define     VEPU_REG_MVC_ANCHOR_PIC_FLAG\t\tBIT(7)\n#define     VEPU_REG_MVC_PRIORITY_ID(x)\t\t\t(((x) & 0x7) << 4)\n#define     VEPU_REG_MVC_TEMPORAL_ID(x)\t\t\t(((x) & 0x7) << 1)\n#define     VEPU_REG_MVC_INTER_VIEW_FLAG\t\tBIT(0)\n#define VEPU_REG_ENCODE_START\t\t\t0x19c\n#define     VEPU_REG_MB_HEIGHT(x)\t\t\t(((x) & 0x1ff) << 20)\n#define     VEPU_REG_MB_WIDTH(x)\t\t\t(((x) & 0x1ff) << 8)\n#define     VEPU_REG_FRAME_TYPE_INTER\t\t\t(0x0 << 6)\n#define     VEPU_REG_FRAME_TYPE_INTRA\t\t\t(0x1 << 6)\n#define     VEPU_REG_FRAME_TYPE_MVCINTER\t\t(0x2 << 6)\n#define     VEPU_REG_ENCODE_FORMAT_JPEG\t\t\t(0x2 << 4)\n#define     VEPU_REG_ENCODE_FORMAT_H264\t\t\t(0x3 << 4)\n#define     VEPU_REG_ENCODE_ENABLE\t\t\tBIT(0)\n#define VEPU_REG_MB_CTRL\t\t\t0x1a0\n#define     VEPU_REG_MB_CNT_OUT(x)\t\t\t(((x) & 0xffff) << 16)\n#define     VEPU_REG_MB_CNT_SET(x)\t\t\t(((x) & 0xffff) << 0)\n#define VEPU_REG_DATA_ENDIAN\t\t\t0x1a4\n#define     VEPU_REG_INPUT_SWAP8\t\t\tBIT(31)\n#define     VEPU_REG_INPUT_SWAP16\t\t\tBIT(30)\n#define     VEPU_REG_INPUT_SWAP32\t\t\tBIT(29)\n#define     VEPU_REG_OUTPUT_SWAP8\t\t\tBIT(28)\n#define     VEPU_REG_OUTPUT_SWAP16\t\t\tBIT(27)\n#define     VEPU_REG_OUTPUT_SWAP32\t\t\tBIT(26)\n#define     VEPU_REG_TEST_IRQ\t\t\t\tBIT(24)\n#define     VEPU_REG_TEST_COUNTER(x)\t\t\t(((x) & 0xf) << 20)\n#define     VEPU_REG_TEST_REG\t\t\t\tBIT(19)\n#define     VEPU_REG_TEST_MEMORY\t\t\tBIT(18)\n#define     VEPU_REG_TEST_LEN(x)\t\t\t(((x) & 0x3ffff) << 0)\n#define VEPU_REG_ENC_CTRL3\t\t\t0x1a8\n#define     VEPU_REG_PPS_ID(x)\t\t\t\t(((x) & 0xff) << 24)\n#define     VEPU_REG_INTRA_PRED_MODE(x)\t\t\t(((x) & 0xff) << 16)\n#define     VEPU_REG_FRAME_NUM(x)\t\t\t(((x) & 0xffff) << 0)\n#define VEPU_REG_ENC_CTRL4\t\t\t0x1ac\n#define     VEPU_REG_MV_PENALTY_16X8_8X16(x)\t\t(((x) & 0x3ff) << 20)\n#define     VEPU_REG_MV_PENALTY_8X8(x)\t\t\t(((x) & 0x3ff) << 10)\n#define     VEPU_REG_MV_PENALTY_8X4_4X8(x)\t\t(((x) & 0x3ff) << 0)\n#define VEPU_REG_ADDR_VP8_PROB_CNT\t\t0x1b0\n#define VEPU_REG_INTERRUPT\t\t\t0x1b4\n#define     VEPU_REG_INTERRUPT_NON\t\t\tBIT(28)\n#define     VEPU_REG_MV_WRITE_EN\t\t\tBIT(24)\n#define     VEPU_REG_RECON_WRITE_DIS\t\t\tBIT(20)\n#define     VEPU_REG_INTERRUPT_SLICE_READY_EN\t\tBIT(16)\n#define     VEPU_REG_CLK_GATING_EN\t\t\tBIT(12)\n#define     VEPU_REG_INTERRUPT_TIMEOUT_EN\t\tBIT(10)\n#define     VEPU_REG_INTERRUPT_RESET\t\t\tBIT(9)\n#define     VEPU_REG_INTERRUPT_DIS_BIT\t\t\tBIT(8)\n#define     VEPU_REG_INTERRUPT_TIMEOUT\t\t\tBIT(6)\n#define     VEPU_REG_INTERRUPT_BUFFER_FULL\t\tBIT(5)\n#define     VEPU_REG_INTERRUPT_BUS_ERROR\t\tBIT(4)\n#define     VEPU_REG_INTERRUPT_FUSE\t\t\tBIT(3)\n#define     VEPU_REG_INTERRUPT_SLICE_READY\t\tBIT(2)\n#define     VEPU_REG_INTERRUPT_FRAME_READY\t\tBIT(1)\n#define     VEPU_REG_INTERRUPT_BIT\t\t\tBIT(0)\n#define VEPU_REG_DMV_PENALTY_TBL(i)\t\t(0x1E0 + ((i) * 0x4))\n#define     VEPU_REG_DMV_PENALTY_TABLE_BIT(x, i)        ((x) << (i) * 8)\n#define VEPU_REG_DMV_Q_PIXEL_PENALTY_TBL(i)\t(0x260 + ((i) * 0x4))\n#define     VEPU_REG_DMV_Q_PIXEL_PENALTY_TABLE_BIT(x, i)\t((x) << (i) * 8)\n\n \n#define VDPU_REG_DEC_CTRL0\t\t\t0x0c8 \n#define     VDPU_REG_REF_BUF_CTRL2_REFBU2_PICID(x)\t(((x) & 0x1f) << 25)\n#define     VDPU_REG_REF_BUF_CTRL2_REFBU2_THR(x)\t(((x) & 0xfff) << 13)\n#define     VDPU_REG_CONFIG_TILED_MODE_LSB\t\tBIT(12)\n#define     VDPU_REG_CONFIG_DEC_ADV_PRE_DIS\t\tBIT(11)\n#define     VDPU_REG_CONFIG_DEC_SCMD_DIS\t\tBIT(10)\n#define     VDPU_REG_DEC_CTRL0_SKIP_MODE\t\tBIT(9)\n#define     VDPU_REG_DEC_CTRL0_FILTERING_DIS\t\tBIT(8)\n#define     VDPU_REG_DEC_CTRL0_PIC_FIXED_QUANT\t\tBIT(7)\n#define     VDPU_REG_CONFIG_DEC_LATENCY(x)\t\t(((x) & 0x3f) << 1)\n#define     VDPU_REG_CONFIG_TILED_MODE_MSB(x)\t\tBIT(0)\n#define     VDPU_REG_CONFIG_DEC_OUT_TILED_E\t\tBIT(0)\n#define VDPU_REG_STREAM_LEN\t\t\t0x0cc\n#define     VDPU_REG_DEC_CTRL3_INIT_QP(x)\t\t(((x) & 0x3f) << 25)\n#define     VDPU_REG_DEC_STREAM_LEN_HI\t\t\tBIT(24)\n#define     VDPU_REG_DEC_CTRL3_STREAM_LEN(x)\t\t(((x) & 0xffffff) << 0)\n#define VDPU_REG_ERROR_CONCEALMENT\t\t0x0d0\n#define     VDPU_REG_REF_BUF_CTRL2_APF_THRESHOLD(x)\t(((x) & 0x3fff) << 17)\n#define     VDPU_REG_ERR_CONC_STARTMB_X(x)\t\t(((x) & 0x1ff) << 8)\n#define     VDPU_REG_ERR_CONC_STARTMB_Y(x)\t\t(((x) & 0xff) << 0)\n#define VDPU_REG_DEC_FORMAT\t\t\t0x0d4\n#define     VDPU_REG_DEC_CTRL0_DEC_MODE(x)\t\t(((x) & 0xf) << 0)\n#define VDPU_REG_DATA_ENDIAN\t\t\t0x0d8\n#define     VDPU_REG_CONFIG_DEC_STRENDIAN_E\t\tBIT(5)\n#define     VDPU_REG_CONFIG_DEC_STRSWAP32_E\t\tBIT(4)\n#define     VDPU_REG_CONFIG_DEC_OUTSWAP32_E\t\tBIT(3)\n#define     VDPU_REG_CONFIG_DEC_INSWAP32_E\t\tBIT(2)\n#define     VDPU_REG_CONFIG_DEC_OUT_ENDIAN\t\tBIT(1)\n#define     VDPU_REG_CONFIG_DEC_IN_ENDIAN\t\tBIT(0)\n#define VDPU_REG_INTERRUPT\t\t\t0x0dc\n#define     VDPU_REG_INTERRUPT_DEC_TIMEOUT\t\tBIT(13)\n#define     VDPU_REG_INTERRUPT_DEC_ERROR_INT\t\tBIT(12)\n#define     VDPU_REG_INTERRUPT_DEC_PIC_INF\t\tBIT(10)\n#define     VDPU_REG_INTERRUPT_DEC_SLICE_INT\t\tBIT(9)\n#define     VDPU_REG_INTERRUPT_DEC_ASO_INT\t\tBIT(8)\n#define     VDPU_REG_INTERRUPT_DEC_BUFFER_INT\t\tBIT(6)\n#define     VDPU_REG_INTERRUPT_DEC_BUS_INT\t\tBIT(5)\n#define     VDPU_REG_INTERRUPT_DEC_RDY_INT\t\tBIT(4)\n#define     VDPU_REG_INTERRUPT_DEC_IRQ_DIS\t\tBIT(1)\n#define     VDPU_REG_INTERRUPT_DEC_IRQ\t\t\tBIT(0)\n#define VDPU_REG_AXI_CTRL\t\t\t0x0e0\n#define     VDPU_REG_AXI_DEC_SEL\t\t\tBIT(23)\n#define     VDPU_REG_CONFIG_DEC_DATA_DISC_E\t\tBIT(22)\n#define     VDPU_REG_PARAL_BUS_E(x)\t\t\tBIT(21)\n#define     VDPU_REG_CONFIG_DEC_MAX_BURST(x)\t\t(((x) & 0x1f) << 16)\n#define     VDPU_REG_DEC_CTRL0_DEC_AXI_WR_ID(x)\t\t(((x) & 0xff) << 8)\n#define     VDPU_REG_CONFIG_DEC_AXI_RD_ID(x)\t\t(((x) & 0xff) << 0)\n#define VDPU_REG_EN_FLAGS\t\t\t0x0e4\n#define     VDPU_REG_AHB_HLOCK_E\t\t\tBIT(31)\n#define     VDPU_REG_CACHE_E\t\t\t\tBIT(29)\n#define     VDPU_REG_PREFETCH_SINGLE_CHANNEL_E\t\tBIT(28)\n#define     VDPU_REG_INTRA_3_CYCLE_ENHANCE\t\tBIT(27)\n#define     VDPU_REG_INTRA_DOUBLE_SPEED\t\t\tBIT(26)\n#define     VDPU_REG_INTER_DOUBLE_SPEED\t\t\tBIT(25)\n#define     VDPU_REG_DEC_CTRL3_START_CODE_E\t\tBIT(22)\n#define     VDPU_REG_DEC_CTRL3_CH_8PIX_ILEAV_E\t\tBIT(21)\n#define     VDPU_REG_DEC_CTRL0_RLC_MODE_E\t\tBIT(20)\n#define     VDPU_REG_DEC_CTRL0_DIVX3_E\t\t\tBIT(19)\n#define     VDPU_REG_DEC_CTRL0_PJPEG_E\t\t\tBIT(18)\n#define     VDPU_REG_DEC_CTRL0_PIC_INTERLACE_E\t\tBIT(17)\n#define     VDPU_REG_DEC_CTRL0_PIC_FIELDMODE_E\t\tBIT(16)\n#define     VDPU_REG_DEC_CTRL0_PIC_B_E\t\t\tBIT(15)\n#define     VDPU_REG_DEC_CTRL0_PIC_INTER_E\t\tBIT(14)\n#define     VDPU_REG_DEC_CTRL0_PIC_TOPFIELD_E\t\tBIT(13)\n#define     VDPU_REG_DEC_CTRL0_FWD_INTERLACE_E\t\tBIT(12)\n#define     VDPU_REG_DEC_CTRL0_SORENSON_E\t\tBIT(11)\n#define     VDPU_REG_DEC_CTRL0_WRITE_MVS_E\t\tBIT(10)\n#define     VDPU_REG_DEC_CTRL0_REF_TOPFIELD_E\t\tBIT(9)\n#define     VDPU_REG_DEC_CTRL0_REFTOPFIRST_E\t\tBIT(8)\n#define     VDPU_REG_DEC_CTRL0_SEQ_MBAFF_E\t\tBIT(7)\n#define     VDPU_REG_DEC_CTRL0_PICORD_COUNT_E\t\tBIT(6)\n#define     VDPU_REG_CONFIG_DEC_TIMEOUT_E\t\tBIT(5)\n#define     VDPU_REG_CONFIG_DEC_CLK_GATE_E\t\tBIT(4)\n#define     VDPU_REG_DEC_CTRL0_DEC_OUT_DIS\t\tBIT(2)\n#define     VDPU_REG_REF_BUF_CTRL2_REFBU2_BUF_E\t\tBIT(1)\n#define     VDPU_REG_INTERRUPT_DEC_E\t\t\tBIT(0)\n#define VDPU_REG_SOFT_RESET\t\t\t0x0e8\n#define VDPU_REG_PRED_FLT\t\t\t0x0ec\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_0_0(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_0_1(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_0_2(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_ADDITIONAL_CHROMA_ADDRESS\t0x0f0\n#define VDPU_REG_ADDR_QTABLE\t\t\t0x0f4\n#define VDPU_REG_DIRECT_MV_ADDR\t\t\t0x0f8\n#define VDPU_REG_ADDR_DST\t\t\t0x0fc\n#define VDPU_REG_ADDR_STR\t\t\t0x100\n#define VDPU_REG_REFBUF_RELATED\t\t\t0x104\n#define VDPU_REG_FWD_PIC(i)\t\t\t(0x128 + ((i) * 0x4))\n#define     VDPU_REG_FWD_PIC_PINIT_RLIST_F5(x)\t\t(((x) & 0x1f) << 25)\n#define     VDPU_REG_FWD_PIC_PINIT_RLIST_F4(x)\t\t(((x) & 0x1f) << 20)\n#define     VDPU_REG_FWD_PIC_PINIT_RLIST_F3(x)\t\t(((x) & 0x1f) << 15)\n#define     VDPU_REG_FWD_PIC_PINIT_RLIST_F2(x)\t\t(((x) & 0x1f) << 10)\n#define     VDPU_REG_FWD_PIC_PINIT_RLIST_F1(x)\t\t(((x) & 0x1f) << 5)\n#define     VDPU_REG_FWD_PIC_PINIT_RLIST_F0(x)\t\t(((x) & 0x1f) << 0)\n#define VDPU_REG_REF_PIC(i)\t\t\t(0x130 + ((i) * 0x4))\n#define     VDPU_REG_REF_PIC_REFER1_NBR(x)\t\t(((x) & 0xffff) << 16)\n#define     VDPU_REG_REF_PIC_REFER0_NBR(x)\t\t(((x) & 0xffff) << 0)\n#define VDPU_REG_H264_ADDR_REF(i)\t\t\t(0x150 + ((i) * 0x4))\n#define     VDPU_REG_ADDR_REF_FIELD_E\t\t\tBIT(1)\n#define     VDPU_REG_ADDR_REF_TOPC_E\t\t\tBIT(0)\n#define VDPU_REG_INITIAL_REF_PIC_LIST0\t\t0x190\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F5(x)\t(((x) & 0x1f) << 25)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F4(x)\t(((x) & 0x1f) << 20)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F3(x)\t(((x) & 0x1f) << 15)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F2(x)\t(((x) & 0x1f) << 10)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F1(x)\t(((x) & 0x1f) << 5)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F0(x)\t(((x) & 0x1f) << 0)\n#define VDPU_REG_INITIAL_REF_PIC_LIST1\t\t0x194\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F11(x)\t(((x) & 0x1f) << 25)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F10(x)\t(((x) & 0x1f) << 20)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F9(x)\t(((x) & 0x1f) << 15)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F8(x)\t(((x) & 0x1f) << 10)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F7(x)\t(((x) & 0x1f) << 5)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F6(x)\t(((x) & 0x1f) << 0)\n#define VDPU_REG_INITIAL_REF_PIC_LIST2\t\t0x198\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F15(x)\t(((x) & 0x1f) << 15)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F14(x)\t(((x) & 0x1f) << 10)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F13(x)\t(((x) & 0x1f) << 5)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_F12(x)\t(((x) & 0x1f) << 0)\n#define VDPU_REG_INITIAL_REF_PIC_LIST3\t\t0x19c\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B5(x)\t(((x) & 0x1f) << 25)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B4(x)\t(((x) & 0x1f) << 20)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B3(x)\t(((x) & 0x1f) << 15)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B2(x)\t(((x) & 0x1f) << 10)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B1(x)\t(((x) & 0x1f) << 5)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B0(x)\t(((x) & 0x1f) << 0)\n#define VDPU_REG_INITIAL_REF_PIC_LIST4\t\t0x1a0\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B11(x)\t(((x) & 0x1f) << 25)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B10(x)\t(((x) & 0x1f) << 20)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B9(x)\t(((x) & 0x1f) << 15)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B8(x)\t(((x) & 0x1f) << 10)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B7(x)\t(((x) & 0x1f) << 5)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B6(x)\t(((x) & 0x1f) << 0)\n#define VDPU_REG_INITIAL_REF_PIC_LIST5\t\t0x1a4\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B15(x)\t(((x) & 0x1f) << 15)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B14(x)\t(((x) & 0x1f) << 10)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B13(x)\t(((x) & 0x1f) << 5)\n#define     VDPU_REG_BD_REF_PIC_BINIT_RLIST_B12(x)\t(((x) & 0x1f) << 0)\n#define VDPU_REG_INITIAL_REF_PIC_LIST6\t\t0x1a8\n#define     VDPU_REG_BD_P_REF_PIC_PINIT_RLIST_F3(x)\t(((x) & 0x1f) << 15)\n#define     VDPU_REG_BD_P_REF_PIC_PINIT_RLIST_F2(x)\t(((x) & 0x1f) << 10)\n#define     VDPU_REG_BD_P_REF_PIC_PINIT_RLIST_F1(x)\t(((x) & 0x1f) << 5)\n#define     VDPU_REG_BD_P_REF_PIC_PINIT_RLIST_F0(x)\t(((x) & 0x1f) << 0)\n#define VDPU_REG_LT_REF\t\t\t\t0x1ac\n#define VDPU_REG_VALID_REF\t\t\t0x1b0\n#define VDPU_REG_H264_PIC_MB_SIZE\t\t0x1b8\n#define     VDPU_REG_DEC_CTRL2_CH_QP_OFFSET2(x)\t\t(((x) & 0x1f) << 22)\n#define     VDPU_REG_DEC_CTRL2_CH_QP_OFFSET(x)\t\t(((x) & 0x1f) << 17)\n#define     VDPU_REG_DEC_CTRL1_PIC_MB_HEIGHT_P(x)\t(((x) & 0xff) << 9)\n#define     VDPU_REG_DEC_CTRL1_PIC_MB_WIDTH(x)\t\t(((x) & 0x1ff) << 0)\n#define VDPU_REG_H264_CTRL\t\t\t0x1bc\n#define     VDPU_REG_DEC_CTRL4_WEIGHT_BIPR_IDC(x)\t(((x) & 0x3) << 16)\n#define     VDPU_REG_DEC_CTRL1_REF_FRAMES(x)\t\t(((x) & 0x1f) << 0)\n#define VDPU_REG_CURRENT_FRAME\t\t\t0x1c0\n#define     VDPU_REG_DEC_CTRL5_FILT_CTRL_PRES\t\tBIT(31)\n#define     VDPU_REG_DEC_CTRL5_RDPIC_CNT_PRES\t\tBIT(30)\n#define     VDPU_REG_DEC_CTRL4_FRAMENUM_LEN(x)\t\t(((x) & 0x1f) << 16)\n#define     VDPU_REG_DEC_CTRL4_FRAMENUM(x)\t\t(((x) & 0xffff) << 0)\n#define VDPU_REG_REF_FRAME\t\t\t0x1c4\n#define     VDPU_REG_DEC_CTRL5_REFPIC_MK_LEN(x)\t\t(((x) & 0x7ff) << 16)\n#define     VDPU_REG_DEC_CTRL5_IDR_PIC_ID(x)\t\t(((x) & 0xffff) << 0)\n#define VDPU_REG_DEC_CTRL6\t\t\t0x1c8\n#define     VDPU_REG_DEC_CTRL6_PPS_ID(x)\t\t(((x) & 0xff) << 24)\n#define     VDPU_REG_DEC_CTRL6_REFIDX1_ACTIVE(x)\t(((x) & 0x1f) << 19)\n#define     VDPU_REG_DEC_CTRL6_REFIDX0_ACTIVE(x)\t(((x) & 0x1f) << 14)\n#define     VDPU_REG_DEC_CTRL6_POC_LENGTH(x)\t\t(((x) & 0xff) << 0)\n#define VDPU_REG_ENABLE_FLAG\t\t\t0x1cc\n#define     VDPU_REG_DEC_CTRL5_IDR_PIC_E\t\tBIT(8)\n#define     VDPU_REG_DEC_CTRL4_DIR_8X8_INFER_E\t\tBIT(7)\n#define     VDPU_REG_DEC_CTRL4_BLACKWHITE_E\t\tBIT(6)\n#define     VDPU_REG_DEC_CTRL4_CABAC_E\t\t\tBIT(5)\n#define     VDPU_REG_DEC_CTRL4_WEIGHT_PRED_E\t\tBIT(4)\n#define     VDPU_REG_DEC_CTRL5_CONST_INTRA_E\t\tBIT(3)\n#define     VDPU_REG_DEC_CTRL5_8X8TRANS_FLAG_E\t\tBIT(2)\n#define     VDPU_REG_DEC_CTRL2_TYPE1_QUANT_E\t\tBIT(1)\n#define     VDPU_REG_DEC_CTRL2_FIELDPIC_FLAG_E\t\tBIT(0)\n#define VDPU_REG_VP8_PIC_MB_SIZE\t\t0x1e0\n#define     VDPU_REG_DEC_PIC_MB_WIDTH(x)\t\t(((x) & 0x1ff) << 23)\n#define\t    VDPU_REG_DEC_MB_WIDTH_OFF(x)\t\t(((x) & 0xf) << 19)\n#define\t    VDPU_REG_DEC_PIC_MB_HEIGHT_P(x)\t\t(((x) & 0xff) << 11)\n#define     VDPU_REG_DEC_MB_HEIGHT_OFF(x)\t\t(((x) & 0xf) << 7)\n#define     VDPU_REG_DEC_CTRL1_PIC_MB_W_EXT(x)\t\t(((x) & 0x7) << 3)\n#define     VDPU_REG_DEC_CTRL1_PIC_MB_H_EXT(x)\t\t(((x) & 0x7) << 0)\n#define VDPU_REG_VP8_DCT_START_BIT\t\t0x1e4\n#define     VDPU_REG_DEC_CTRL4_DCT1_START_BIT(x)\t(((x) & 0x3f) << 26)\n#define     VDPU_REG_DEC_CTRL4_DCT2_START_BIT(x)\t(((x) & 0x3f) << 20)\n#define     VDPU_REG_DEC_CTRL4_VC1_HEIGHT_EXT\t\tBIT(13)\n#define     VDPU_REG_DEC_CTRL4_BILIN_MC_E\t\tBIT(12)\n#define VDPU_REG_VP8_CTRL0\t\t\t0x1e8\n#define     VDPU_REG_DEC_CTRL2_STRM_START_BIT(x)\t(((x) & 0x3f) << 26)\n#define     VDPU_REG_DEC_CTRL2_STRM1_START_BIT(x)\t(((x) & 0x3f) << 18)\n#define     VDPU_REG_DEC_CTRL2_BOOLEAN_VALUE(x)\t\t(((x) & 0xff) << 8)\n#define     VDPU_REG_DEC_CTRL2_BOOLEAN_RANGE(x)\t\t(((x) & 0xff) << 0)\n#define VDPU_REG_VP8_DATA_VAL\t\t\t0x1f0\n#define     VDPU_REG_DEC_CTRL6_COEFFS_PART_AM(x)\t(((x) & 0xf) << 24)\n#define     VDPU_REG_DEC_CTRL6_STREAM1_LEN(x)\t\t(((x) & 0xffffff) << 0)\n#define VDPU_REG_PRED_FLT7\t\t\t0x1f4\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_5_1(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_5_2(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_5_3(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_PRED_FLT8\t\t\t0x1f8\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_6_0(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_6_1(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_6_2(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_PRED_FLT9\t\t\t0x1fc\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_6_3(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_7_0(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_7_1(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_PRED_FLT10\t\t\t0x200\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_7_2(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_7_3(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_BD_REF_PIC_PRED_TAP_2_M1(x)\t(((x) & 0x3) << 10)\n#define     VDPU_REG_BD_REF_PIC_PRED_TAP_2_4(x)\t\t(((x) & 0x3) << 8)\n#define     VDPU_REG_BD_REF_PIC_PRED_TAP_4_M1(x)\t(((x) & 0x3) << 6)\n#define     VDPU_REG_BD_REF_PIC_PRED_TAP_4_4(x)\t\t(((x) & 0x3) << 4)\n#define     VDPU_REG_BD_REF_PIC_PRED_TAP_6_M1(x)\t(((x) & 0x3) << 2)\n#define     VDPU_REG_BD_REF_PIC_PRED_TAP_6_4(x)\t\t(((x) & 0x3) << 0)\n#define VDPU_REG_FILTER_LEVEL\t\t\t0x204\n#define     VDPU_REG_REF_PIC_LF_LEVEL_0(x)\t\t(((x) & 0x3f) << 18)\n#define     VDPU_REG_REF_PIC_LF_LEVEL_1(x)\t\t(((x) & 0x3f) << 12)\n#define     VDPU_REG_REF_PIC_LF_LEVEL_2(x)\t\t(((x) & 0x3f) << 6)\n#define     VDPU_REG_REF_PIC_LF_LEVEL_3(x)\t\t(((x) & 0x3f) << 0)\n#define VDPU_REG_VP8_QUANTER0\t\t\t0x208\n#define     VDPU_REG_REF_PIC_QUANT_DELTA_0(x)\t\t(((x) & 0x1f) << 27)\n#define     VDPU_REG_REF_PIC_QUANT_DELTA_1(x)\t\t(((x) & 0x1f) << 22)\n#define     VDPU_REG_REF_PIC_QUANT_0(x)\t\t\t(((x) & 0x7ff) << 11)\n#define     VDPU_REG_REF_PIC_QUANT_1(x)\t\t\t(((x) & 0x7ff) << 0)\n#define VDPU_REG_VP8_ADDR_REF0\t\t\t0x20c\n#define VDPU_REG_FILTER_MB_ADJ\t\t\t0x210\n#define     VDPU_REG_REF_PIC_FILT_TYPE_E\t\tBIT(31)\n#define     VDPU_REG_REF_PIC_FILT_SHARPNESS(x)\t\t(((x) & 0x7) << 28)\n#define     VDPU_REG_FILT_MB_ADJ_0(x)\t\t\t(((x) & 0x7f) << 21)\n#define     VDPU_REG_FILT_MB_ADJ_1(x)\t\t\t(((x) & 0x7f) << 14)\n#define     VDPU_REG_FILT_MB_ADJ_2(x)\t\t\t(((x) & 0x7f) << 7)\n#define     VDPU_REG_FILT_MB_ADJ_3(x)\t\t\t(((x) & 0x7f) << 0)\n#define VDPU_REG_FILTER_REF_ADJ\t\t\t0x214\n#define     VDPU_REG_REF_PIC_ADJ_0(x)\t\t\t(((x) & 0x7f) << 21)\n#define     VDPU_REG_REF_PIC_ADJ_1(x)\t\t\t(((x) & 0x7f) << 14)\n#define     VDPU_REG_REF_PIC_ADJ_2(x)\t\t\t(((x) & 0x7f) << 7)\n#define     VDPU_REG_REF_PIC_ADJ_3(x)\t\t\t(((x) & 0x7f) << 0)\n#define VDPU_REG_VP8_ADDR_REF2_5(i)\t\t(0x218 + ((i) * 0x4))\n#define     VDPU_REG_VP8_GREF_SIGN_BIAS\t\t\tBIT(0)\n#define     VDPU_REG_VP8_AREF_SIGN_BIAS\t\t\tBIT(0)\n#define VDPU_REG_VP8_DCT_BASE(i)\t\t(0x230 + ((i) * 0x4))\n#define VDPU_REG_VP8_ADDR_CTRL_PART\t\t0x244\n#define VDPU_REG_VP8_ADDR_REF1\t\t\t0x250\n#define VDPU_REG_VP8_SEGMENT_VAL\t\t0x254\n#define     VDPU_REG_FWD_PIC1_SEGMENT_BASE(x)\t\t((x) << 0)\n#define     VDPU_REG_FWD_PIC1_SEGMENT_UPD_E\t\tBIT(1)\n#define     VDPU_REG_FWD_PIC1_SEGMENT_E\t\t\tBIT(0)\n#define VDPU_REG_VP8_DCT_START_BIT2\t\t0x258\n#define     VDPU_REG_DEC_CTRL7_DCT3_START_BIT(x)\t(((x) & 0x3f) << 24)\n#define     VDPU_REG_DEC_CTRL7_DCT4_START_BIT(x)\t(((x) & 0x3f) << 18)\n#define     VDPU_REG_DEC_CTRL7_DCT5_START_BIT(x)\t(((x) & 0x3f) << 12)\n#define     VDPU_REG_DEC_CTRL7_DCT6_START_BIT(x)\t(((x) & 0x3f) << 6)\n#define     VDPU_REG_DEC_CTRL7_DCT7_START_BIT(x)\t(((x) & 0x3f) << 0)\n#define VDPU_REG_VP8_QUANTER1\t\t\t0x25c\n#define     VDPU_REG_REF_PIC_QUANT_DELTA_2(x)\t\t(((x) & 0x1f) << 27)\n#define     VDPU_REG_REF_PIC_QUANT_DELTA_3(x)\t\t(((x) & 0x1f) << 22)\n#define     VDPU_REG_REF_PIC_QUANT_2(x)\t\t\t(((x) & 0x7ff) << 11)\n#define     VDPU_REG_REF_PIC_QUANT_3(x)\t\t\t(((x) & 0x7ff) << 0)\n#define VDPU_REG_VP8_QUANTER2\t\t\t0x260\n#define     VDPU_REG_REF_PIC_QUANT_DELTA_4(x)\t\t(((x) & 0x1f) << 27)\n#define     VDPU_REG_REF_PIC_QUANT_4(x)\t\t\t(((x) & 0x7ff) << 11)\n#define     VDPU_REG_REF_PIC_QUANT_5(x)\t\t\t(((x) & 0x7ff) << 0)\n#define VDPU_REG_PRED_FLT1\t\t\t0x264\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_0_3(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_1_0(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_1_1(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_PRED_FLT2\t\t\t0x268\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_1_2(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_1_3(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_2_0(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_PRED_FLT3\t\t\t0x26c\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_2_1(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_2_2(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_2_3(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_PRED_FLT4\t\t\t0x270\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_3_0(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_3_1(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_3_2(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_PRED_FLT5\t\t\t0x274\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_3_3(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_4_0(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_4_1(x)\t(((x) & 0x3ff) << 2)\n#define VDPU_REG_PRED_FLT6\t\t\t0x278\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_4_2(x)\t(((x) & 0x3ff) << 22)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_4_3(x)\t(((x) & 0x3ff) << 12)\n#define     VDPU_REG_PRED_FLT_PRED_BC_TAP_5_0(x)\t(((x) & 0x3ff) << 2)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}