// Seed: 2665623486
module module_0 (
    input  logic id_0,
    output logic id_1
);
  initial begin
    assign id_1 = 1;
    id_1 <= "";
    id_1 <= 1;
    id_1 = id_0;
  end
endmodule
module module_1 (
    input  logic   id_0,
    input  uwire   id_1,
    input  supply0 id_2,
    input  supply0 id_3,
    output logic   id_4
);
  initial begin
    if (1) begin
      id_4 <= 1;
    end else begin
      id_4 <= id_0;
    end
  end
  module_0(
      id_0, id_4
  );
  string id_6;
  assign id_4 = 1;
  assign id_6 = "";
  always begin
    id_4 <= 1 == id_3;
  end
endmodule
