

================================================================
== Vivado HLS Report for 'load5'
================================================================
* Date:           Tue Apr 14 07:39:19 2020

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        dataflow_stalls_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_epoch  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     121|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     146|
|Register         |        -|      -|     115|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     115|     267|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_193_p2                        |     +    |      0|  0|  39|          32|           1|
    |ap_block_state10_pp0_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_312                   |    and   |      0|  0|   8|           1|           1|
    |exitcond_i_i_i_fu_188_p2           |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |ap_block_state7                    |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 121|          72|          43|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  47|         10|    1|         10|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_from_ARREADY  |   9|          2|    1|          2|
    |data_count_out_blk_n               |   9|          2|    1|          2|
    |from_blk_n_AR                      |   9|          2|    1|          2|
    |from_blk_n_R                       |   9|          2|    1|          2|
    |i_i_i_i_reg_156                    |   9|          2|   32|         64|
    |output_ddr0_out_blk_n              |   9|          2|    1|          2|
    |real_start                         |   9|          2|    1|          2|
    |to_V_blk_n                         |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 146|         32|   43|         94|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   9|   0|    9|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_from_ARREADY        |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_i_i_i_reg_212  |   1|   0|    1|          0|
    |exitcond_i_i_i_reg_212                   |   1|   0|    1|          0|
    |i_i_i_i_reg_156                          |  32|   0|   32|          0|
    |real_start_status_reg                    |   1|   0|    1|          0|
    |start_control_reg                        |   1|   0|    1|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |tmp_reg_221                              |  64|   0|   64|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 115|   0|  115|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      load5      | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      load5      | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      load5      | return value |
|start_full_n            |  in |    1| ap_ctrl_hs |      load5      | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      load5      | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      load5      | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |      load5      | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      load5      | return value |
|start_out               | out |    1| ap_ctrl_hs |      load5      | return value |
|start_write             | out |    1| ap_ctrl_hs |      load5      | return value |
|to_V_din                | out |   64|   ap_fifo  |       to_V      |    pointer   |
|to_V_full_n             |  in |    1|   ap_fifo  |       to_V      |    pointer   |
|to_V_write              | out |    1|   ap_fifo  |       to_V      |    pointer   |
|m_axi_from_AWVALID      | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_AWREADY      |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_AWADDR       | out |   64|    m_axi   |       from      |    pointer   |
|m_axi_from_AWID         | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_AWLEN        | out |   32|    m_axi   |       from      |    pointer   |
|m_axi_from_AWSIZE       | out |    3|    m_axi   |       from      |    pointer   |
|m_axi_from_AWBURST      | out |    2|    m_axi   |       from      |    pointer   |
|m_axi_from_AWLOCK       | out |    2|    m_axi   |       from      |    pointer   |
|m_axi_from_AWCACHE      | out |    4|    m_axi   |       from      |    pointer   |
|m_axi_from_AWPROT       | out |    3|    m_axi   |       from      |    pointer   |
|m_axi_from_AWQOS        | out |    4|    m_axi   |       from      |    pointer   |
|m_axi_from_AWREGION     | out |    4|    m_axi   |       from      |    pointer   |
|m_axi_from_AWUSER       | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_WVALID       | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_WREADY       |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_WDATA        | out |   64|    m_axi   |       from      |    pointer   |
|m_axi_from_WSTRB        | out |    8|    m_axi   |       from      |    pointer   |
|m_axi_from_WLAST        | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_WID          | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_WUSER        | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_ARVALID      | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_ARREADY      |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_ARADDR       | out |   64|    m_axi   |       from      |    pointer   |
|m_axi_from_ARID         | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_ARLEN        | out |   32|    m_axi   |       from      |    pointer   |
|m_axi_from_ARSIZE       | out |    3|    m_axi   |       from      |    pointer   |
|m_axi_from_ARBURST      | out |    2|    m_axi   |       from      |    pointer   |
|m_axi_from_ARLOCK       | out |    2|    m_axi   |       from      |    pointer   |
|m_axi_from_ARCACHE      | out |    4|    m_axi   |       from      |    pointer   |
|m_axi_from_ARPROT       | out |    3|    m_axi   |       from      |    pointer   |
|m_axi_from_ARQOS        | out |    4|    m_axi   |       from      |    pointer   |
|m_axi_from_ARREGION     | out |    4|    m_axi   |       from      |    pointer   |
|m_axi_from_ARUSER       | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_RVALID       |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_RREADY       | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_RDATA        |  in |   64|    m_axi   |       from      |    pointer   |
|m_axi_from_RLAST        |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_RID          |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_RUSER        |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_RRESP        |  in |    2|    m_axi   |       from      |    pointer   |
|m_axi_from_BVALID       |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_BREADY       | out |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_BRESP        |  in |    2|    m_axi   |       from      |    pointer   |
|m_axi_from_BID          |  in |    1|    m_axi   |       from      |    pointer   |
|m_axi_from_BUSER        |  in |    1|    m_axi   |       from      |    pointer   |
|from_offset             |  in |   64|   ap_none  |   from_offset   |    scalar    |
|data_count              |  in |   32|   ap_none  |    data_count   |    scalar    |
|data_count_out_din      | out |   32|   ap_fifo  |  data_count_out |    pointer   |
|data_count_out_full_n   |  in |    1|   ap_fifo  |  data_count_out |    pointer   |
|data_count_out_write    | out |    1|   ap_fifo  |  data_count_out |    pointer   |
|output_ddr0             |  in |   64|   ap_none  |   output_ddr0   |    scalar    |
|output_ddr0_out_din     | out |   64|   ap_fifo  | output_ddr0_out |    pointer   |
|output_ddr0_out_full_n  |  in |    1|   ap_fifo  | output_ddr0_out |    pointer   |
|output_ddr0_out_write   | out |    1|   ap_fifo  | output_ddr0_out |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

