#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000028c07f44c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028c07f44da0 .scope package, "Axi_Bridge_fsm" "Axi_Bridge_fsm" 3 1;
 .timescale 0 0;
enum0000028c07f50b80 .enum4 (2)
   "bridge_IDLE" 2'b00,
   "bridge_READ" 2'b01,
   "bridge_WRITE" 2'b10,
   "bridge_WAIT" 2'b11
 ;
S_0000028c07f40ee0 .scope module, "axi_tb" "axi_tb" 4 8;
 .timescale -9 -10;
P_0000028c07f5b4d0 .param/l "DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
v0000028c07fb7dc0_0 .var "RAM_o_adr", 11 0;
v0000028c07fb7e60_0 .net "RAM_o_data", 31 0, v0000028c07f412a0_0;  1 drivers
v0000028c07fb7320_0 .var "counter", 11 0;
v0000028c07fb8440_0 .var "i_ARDATA", 31 0;
v0000028c07fba1a0_0 .var "i_ARVALID", 0 0;
v0000028c07fb9200_0 .var "i_AWREADY", 0 0;
v0000028c07fb9840_0 .var "i_CALC_END", 0 0;
v0000028c07fb9480_0 .var "i_DATA_FROM_RAM", 31 0;
v0000028c07fba100_0 .var "i_SAMPLES_NUMBER", 11 0;
v0000028c07fb8800_0 .var "i_clk", 0 0;
v0000028c07fb98e0_0 .var "i_rstn", 0 0;
v0000028c07fb8e40_0 .net "o_ARBURST", 1 0, v0000028c07fb7500_0;  1 drivers
v0000028c07fb8300_0 .net "o_ARREADY", 0 0, v0000028c07fb7960_0;  1 drivers
v0000028c07fb9c00_0 .net "o_AWBURST", 1 0, v0000028c07fb75a0_0;  1 drivers
v0000028c07fb93e0_0 .net "o_AWDATA", 31 0, v0000028c07fb7640_0;  1 drivers
v0000028c07fb89e0_0 .net "o_AWVALID", 0 0, v0000028c07fb7780_0;  1 drivers
v0000028c07fb92a0_0 .net "o_DATA_LOADED", 0 0, v0000028c07fb7820_0;  1 drivers
v0000028c07fb86c0_0 .net "o_READ_ram", 0 0, v0000028c07fb7a00_0;  1 drivers
v0000028c07fb9b60_0 .net "o_SAMPLE_INDEX_ram", 11 0, v0000028c07fb7be0_0;  1 drivers
v0000028c07fb9160_0 .net "o_SAMPLE_ram", 31 0, v0000028c07fb7280_0;  1 drivers
v0000028c07fb9340_0 .net "o_WRITE_ram", 0 0, v0000028c07fb8040_0;  1 drivers
v0000028c07fb97a0_0 .var "ram_in", 31 0;
E_0000028c07f5bdd0 .event negedge, v0000028c07eee080_0;
S_0000028c07f41070 .scope module, "ram_uut" "RAM1" 4 30, 5 1 0, S_0000028c07f40ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "i_adr";
    .port_info 2 /INPUT 32 "i_data";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /OUTPUT 32 "o_data";
    .port_info 5 /INPUT 12 "o_adr";
v0000028c07f57860 .array "MEM", 4095 0, 31 0;
v0000028c07eee080_0 .net "clk", 0 0, v0000028c07fb8800_0;  1 drivers
v0000028c07f5f3c0_0 .net "i_adr", 11 0, v0000028c07fb7be0_0;  alias, 1 drivers
v0000028c07f5f460_0 .net "i_data", 31 0, v0000028c07fb7280_0;  alias, 1 drivers
v0000028c07f41200_0 .net "o_adr", 11 0, v0000028c07fb7dc0_0;  1 drivers
v0000028c07f412a0_0 .var "o_data", 31 0;
v0000028c07f44f30_0 .net "write", 0 0, v0000028c07fb8040_0;  alias, 1 drivers
E_0000028c07f5b3d0 .event posedge, v0000028c07eee080_0;
S_0000028c07f5deb0 .scope module, "uut" "Axi_Bridge" 4 29, 6 3 0, S_0000028c07f40ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rstn";
    .port_info 2 /INPUT 32 "i_ARDATA";
    .port_info 3 /INPUT 32 "i_DATA_FROM_RAM";
    .port_info 4 /INPUT 1 "i_ARVALID";
    .port_info 5 /INPUT 1 "i_AWREADY";
    .port_info 6 /INPUT 1 "i_CALC_END";
    .port_info 7 /INPUT 12 "i_SAMPLES_NUMBER";
    .port_info 8 /OUTPUT 1 "o_ARREADY";
    .port_info 9 /OUTPUT 1 "o_AWVALID";
    .port_info 10 /OUTPUT 1 "o_DATA_LOADED";
    .port_info 11 /OUTPUT 32 "o_AWDATA";
    .port_info 12 /OUTPUT 32 "o_SAMPLE_ram";
    .port_info 13 /OUTPUT 2 "o_AWBURST";
    .port_info 14 /OUTPUT 2 "o_ARBURST";
    .port_info 15 /OUTPUT 12 "o_SAMPLE_INDEX_ram";
    .port_info 16 /OUTPUT 1 "o_WRITE_ram";
    .port_info 17 /OUTPUT 1 "o_READ_ram";
P_0000028c07f5b890 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0000028c07f5e300_0 .var/2u "cnt_clr", 0 0;
v0000028c07fb70f0_0 .var/2u "cnt_en", 0 0;
v0000028c07fb80e0_0 .net "i_ARDATA", 31 0, v0000028c07fb8440_0;  1 drivers
v0000028c07fb7b40_0 .net "i_ARVALID", 0 0, v0000028c07fba1a0_0;  1 drivers
v0000028c07fb76e0_0 .net "i_AWREADY", 0 0, v0000028c07fb9200_0;  1 drivers
v0000028c07fb73c0_0 .net "i_CALC_END", 0 0, v0000028c07fb9840_0;  1 drivers
v0000028c07fb7460_0 .net "i_DATA_FROM_RAM", 31 0, v0000028c07fb9480_0;  1 drivers
v0000028c07fb7f00_0 .net "i_SAMPLES_NUMBER", 11 0, v0000028c07fba100_0;  1 drivers
v0000028c07fb78c0_0 .net "i_clk", 0 0, v0000028c07fb8800_0;  alias, 1 drivers
v0000028c07fb7fa0_0 .net "i_rstn", 0 0, v0000028c07fb98e0_0;  1 drivers
v0000028c07fb7aa0_0 .var "index_cnt", 11 0;
v0000028c07fb7c80_0 .var "next_state", 1 0;
v0000028c07fb7500_0 .var "o_ARBURST", 1 0;
v0000028c07fb7960_0 .var "o_ARREADY", 0 0;
v0000028c07fb75a0_0 .var "o_AWBURST", 1 0;
v0000028c07fb7640_0 .var "o_AWDATA", 31 0;
v0000028c07fb7780_0 .var "o_AWVALID", 0 0;
v0000028c07fb7820_0 .var "o_DATA_LOADED", 0 0;
v0000028c07fb7a00_0 .var "o_READ_ram", 0 0;
v0000028c07fb7be0_0 .var "o_SAMPLE_INDEX_ram", 11 0;
v0000028c07fb7280_0 .var "o_SAMPLE_ram", 31 0;
v0000028c07fb8040_0 .var "o_WRITE_ram", 0 0;
v0000028c07fb71e0_0 .var "state", 1 0;
E_0000028c07f5b190/0 .event anyedge, v0000028c07fb71e0_0, v0000028c07fb7b40_0, v0000028c07fb7aa0_0, v0000028c07fb80e0_0;
E_0000028c07f5b190/1 .event anyedge, v0000028c07fb7f00_0, v0000028c07fb73c0_0, v0000028c07fb76e0_0, v0000028c07fb7460_0;
E_0000028c07f5b190 .event/or E_0000028c07f5b190/0, E_0000028c07f5b190/1;
E_0000028c07f5b510/0 .event negedge, v0000028c07fb7fa0_0;
E_0000028c07f5b510/1 .event posedge, v0000028c07eee080_0;
E_0000028c07f5b510 .event/or E_0000028c07f5b510/0, E_0000028c07f5b510/1;
S_0000028c07f5e170 .scope begin, "p_fsm_comb" "p_fsm_comb" 6 40, 6 40 0, S_0000028c07f5deb0;
 .timescale 0 0;
S_0000028c07fb6f60 .scope begin, "p_fsm_sync" "p_fsm_sync" 6 24, 6 24 0, S_0000028c07f5deb0;
 .timescale 0 0;
    .scope S_0000028c07f5deb0;
T_0 ;
    %wait E_0000028c07f5b510;
    %fork t_1, S_0000028c07fb6f60;
    %jmp t_0;
    .scope S_0000028c07fb6f60;
t_1 ;
    %load/vec4 v0000028c07fb7fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c07fb71e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028c07fb7aa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028c07fb7c80_0;
    %assign/vec4 v0000028c07fb71e0_0, 0;
    %load/vec4 v0000028c07f5e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000028c07fb7aa0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000028c07fb70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000028c07fb7aa0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000028c07fb7aa0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %end;
    .scope S_0000028c07f5deb0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028c07f5deb0;
T_1 ;
Ewait_0 .event/or E_0000028c07f5b190, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_0000028c07f5e170;
    %jmp t_2;
    .scope S_0000028c07f5e170;
t_3 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0000028c07fb7820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028c07fb7a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028c07fb8040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028c07fb7780_0, 0, 1;
    %store/vec4 v0000028c07fb7960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000028c07fb70f0_0, 0, 1;
    %store/vec4 v0000028c07f5e300_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 65535, 65535, 16;
    %split/vec4 12;
    %store/vec4 v0000028c07fb7be0_0, 0, 12;
    %split/vec4 2;
    %store/vec4 v0000028c07fb7500_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0000028c07fb75a0_0, 0, 2;
    %split/vec4 32;
    %store/vec4 v0000028c07fb7280_0, 0, 32;
    %store/vec4 v0000028c07fb7640_0, 0, 32;
    %load/vec4 v0000028c07fb71e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c07fb7c80_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb7960_0, 0, 1;
    %load/vec4 v0000028c07fb7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028c07fb7c80_0, 0, 2;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb7960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb8040_0, 0, 1;
    %load/vec4 v0000028c07fb7aa0_0;
    %store/vec4 v0000028c07fb7be0_0, 0, 12;
    %load/vec4 v0000028c07fb80e0_0;
    %store/vec4 v0000028c07fb7280_0, 0, 32;
    %load/vec4 v0000028c07fb7aa0_0;
    %pad/u 32;
    %load/vec4 v0000028c07fb7f00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb7820_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000028c07fb7c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07f5e300_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000028c07fb7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb70f0_0, 0, 1;
T_1.10 ;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb7780_0, 0, 1;
    %load/vec4 v0000028c07fb73c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0000028c07fb76e0_0;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028c07fb7c80_0, 0, 2;
T_1.12 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb7780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb7a00_0, 0, 1;
    %load/vec4 v0000028c07fb7aa0_0;
    %store/vec4 v0000028c07fb7be0_0, 0, 12;
    %load/vec4 v0000028c07fb7460_0;
    %store/vec4 v0000028c07fb7640_0, 0, 32;
    %load/vec4 v0000028c07fb7aa0_0;
    %pad/u 32;
    %load/vec4 v0000028c07fb7f00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07f5e300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028c07fb7c80_0, 0, 2;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0000028c07fb76e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb70f0_0, 0, 1;
T_1.17 ;
T_1.16 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0000028c07f5deb0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028c07f41070;
T_2 ;
    %wait E_0000028c07f5b3d0;
    %load/vec4 v0000028c07f44f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000028c07f5f460_0;
    %load/vec4 v0000028c07f5f3c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000028c07f57860, 4, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028c07f41200_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000028c07f57860, 4;
    %store/vec4 v0000028c07f412a0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028c07f40ee0;
T_3 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028c07fb7320_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028c07fb7dc0_0, 0, 12;
    %end;
    .thread T_3, $init;
    .scope S_0000028c07f40ee0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c07fb8800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c07fb98e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c07fb8440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c07fb9480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c07fb9840_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000028c07fba100_0, 0, 12;
T_4.0 ;
    %delay 50, 0;
    %load/vec4 v0000028c07fb8800_0;
    %inv;
    %store/vec4 v0000028c07fb8800_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000028c07f40ee0;
T_5 ;
    %wait E_0000028c07f5b3d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028c07fb8440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000028c07fb8440_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000028c07fb9480_0;
    %pushi/vec4 2, 0, 32;
    %add;
    %store/vec4 v0000028c07fb9480_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028c07f40ee0;
T_6 ;
    %wait E_0000028c07f5bdd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb98e0_0, 0, 1;
    %wait E_0000028c07f5b3d0;
    %pushi/vec4 10, 0, 12;
    %store/vec4 v0000028c07fba100_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fba1a0_0, 0, 1;
    %load/vec4 v0000028c07fba100_0;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 12;
    %sub;
    %wait E_0000028c07f5b3d0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c07fba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb9200_0, 0, 1;
    %wait E_0000028c07f5b3d0;
    %wait E_0000028c07f5b3d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c07fb9840_0, 0, 1;
    %load/vec4 v0000028c07fba100_0;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 12;
    %sub;
    %wait E_0000028c07f5b3d0;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %wait E_0000028c07f5b3d0;
    %wait E_0000028c07f5b3d0;
    %load/vec4 v0000028c07fba100_0;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 12;
    %sub;
    %load/vec4 v0000028c07fb7320_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000028c07f57860, 4;
    %store/vec4 v0000028c07fb97a0_0, 0, 32;
    %load/vec4 v0000028c07fb7320_0;
    %addi 1, 0, 12;
    %store/vec4 v0000028c07fb7320_0, 0, 12;
    %wait E_0000028c07f5b3d0;
    %load/vec4 v0000028c07fb7dc0_0;
    %addi 1, 0, 12;
    %store/vec4 v0000028c07fb7dc0_0, 0, 12;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 68 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000028c07f40ee0;
T_7 ;
    %vpi_call/w 4 72 "$dumpfile", "bridge.vcd" {0 0 0};
    %vpi_call/w 4 73 "$dumpvars" {0 0 0};
    %vpi_call/w 4 74 "$dumpon" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./Axi_Bridge_fsm.sv";
    "axi_tb.sv";
    "./RAM1.sv";
    "./Axi_Bridge.sv";
