// Seed: 1582981167
macromodule module_0;
  assign module_3.type_6 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    input tri id_3,
    output supply1 id_4
);
  tri0 id_6 = 1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wire id_1;
  always_latch begin : LABEL_0
    id_1 = id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_1;
  wire id_2;
  assign id_1 = id_2;
endmodule
module module_3 (
    input wand id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5,
    output tri id_6,
    input supply1 id_7,
    output wor id_8,
    output wor id_9,
    output wire id_10,
    input uwire id_11,
    output supply0 id_12,
    output wire id_13,
    input wand id_14,
    output supply0 id_15,
    output tri0 id_16
    , id_20,
    input uwire id_17,
    output tri id_18
);
  module_0 modCall_1 ();
endmodule
