1. Physical verification tools in design process include
a) circuit extractors
b) textual entry
c) graphical entry
d) simulation
a
2. Behavioral tools contain
a) graphical entry
b) design check
c) performance check
d) simulation
d
3. Simulators are available for
a) transistor level logic
b) switch level logic
c) gate level logic
d) design level logic
b
4. Selection and placement is done using
a) cursor
b) shapes
c) textual
d) graphical
a
5. Cursor position is controlled using
a) mouse
b) bitpad digitizer
c) mouse and bitpad digitizer
d) keyboard
c
6. CIF code is a ______ layout language.
a) mask level
b) floor level
c) design level
d) transistor level
a
7. Which verification capture’s design intent and not physical layout?
a) mask level layout language
b) transistor level layout language
c) circuit description language
d) switch level layout language
c
8. All possible errors in mask layout can be eliminated after mask making proceeds.
a) true
b) false
b
9. The nature of physical layout verification software depends on
a) absolute design rules
b) fixed layout
c) virtual grid layout
d) all of the mentioned
d
10. Which is used to interpret physical layout in circuit terms?
a) circuit converter
b) layout converter
c) circuit extractor
d) layout extractor
c
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Design Using CIF Code» Next - VLSI Questions and Answers – Simulators 
