Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: cpu55.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu55.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu55"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : cpu55
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\cpu55\g_p.v" into library work
Parsing module <g_p>.
Analyzing Verilog file "D:\cpu55\add.v" into library work
Parsing module <add>.
Analyzing Verilog file "D:\cpu55\cla_2.v" into library work
Parsing module <cla_2>.
Analyzing Verilog file "D:\cpu55\cla_4.v" into library work
Parsing module <cla_4>.
Analyzing Verilog file "D:\cpu55\cla_8.v" into library work
Parsing module <cla_8>.
Analyzing Verilog file "D:\cpu55\cla_16.v" into library work
Parsing module <cla_16>.
Analyzing Verilog file "D:\cpu55\cla_32.v" into library work
Parsing module <cla_32>.
Analyzing Verilog file "D:\cpu55\top_cla_32.v" into library work
Parsing module <top_cla_32>.
Analyzing Verilog file "D:\cpu55\add1.v" into library work
Parsing module <add1>.
Analyzing Verilog file "D:\cpu55\file_write.v" into library work
Parsing module <file_write>.
Analyzing Verilog file "D:\cpu55\barrelshifter32.v" into library work
Parsing module <barrelshifter32>.
Analyzing Verilog file "D:\cpu55\addsub32.v" into library work
Parsing module <addsub32>.
Analyzing Verilog file "D:\cpu55\slt.v" into library work
Parsing module <slt>.
Analyzing Verilog file "D:\cpu55\reg.v" into library work
Parsing module <myreg>.
Analyzing Verilog file "D:\cpu55\mux4x32.v" into library work
Parsing module <mux4x32>.
Analyzing Verilog file "D:\cpu55\mux32x32.v" into library work
Parsing module <mux32x32>.
Analyzing Verilog file "D:\cpu55\mux2x32.v" into library work
Parsing module <mux2x32>.
Analyzing Verilog file "D:\cpu55\file_write_regfiles.v" into library work
Parsing module <file_write_regfiles>.
Analyzing Verilog file "D:\cpu55\decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "D:\cpu55\bshifter32_carry.v" into library work
Parsing module <bshifter32_carry>.
Analyzing Verilog file "D:\cpu55\regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "D:\cpu55\ipcore_dir\iram_ip.v" into library work
Parsing module <iram_ip>.
Analyzing Verilog file "D:\cpu55\ext.v" into library work
Parsing module <ext>.
Analyzing Verilog file "D:\cpu55\data_ram.v" into library work
Parsing module <data_ram>.
INFO:HDLCompiler:693 - "D:\cpu55\data_ram.v" Line 37. parameter declaration becomes local in data_ram with formal parameter declaration list
Analyzing Verilog file "D:\cpu55\cu.v" into library work
Parsing module <controlunit>.
Analyzing Verilog file "D:\cpu55\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "D:\cpu55\pipe_wb.v" into library work
Parsing module <pipe_wb>.
Analyzing Verilog file "D:\cpu55\pipe_mem.v" into library work
Parsing module <pipe_mem>.
Analyzing Verilog file "D:\cpu55\pipe_if.v" into library work
Parsing module <pipe_if>.
Analyzing Verilog file "D:\cpu55\pipe_id.v" into library work
Parsing module <pipe_id>.
Analyzing Verilog file "D:\cpu55\pipe_exe.v" into library work
Parsing module <pipe_exe>.
Analyzing Verilog file "D:\cpu55\dffe.v" into library work
Parsing module <dffe>.
Analyzing Verilog file "D:\cpu55\cpu55.v" into library work
Parsing verilog file "globaldefine.v" included at line 2.
Parsing module <cpu55>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu55>.

Elaborating module <mux2x32(WIDTH=32)>.
WARNING:HDLCompiler:189 - "D:\cpu55\cpu55.v" Line 132: Size mismatch in connection of port <b>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\cpu55\cpu55.v" Line 132: Assignment to _pc ignored, since the identifier is never used

Elaborating module <dffe(WIDTH=32)>.

Elaborating module <pipe_if>.

Elaborating module <iram_ip>.
WARNING:HDLCompiler:1499 - "D:\cpu55\ipcore_dir\iram_ip.v" Line 39: Empty module <iram_ip> remains a black box.

Elaborating module <top_cla_32>.

Elaborating module <cla_32>.

Elaborating module <cla_16>.

Elaborating module <cla_8>.

Elaborating module <cla_4>.

Elaborating module <cla_2>.

Elaborating module <add>.

Elaborating module <g_p>.
WARNING:HDLCompiler:1127 - "D:\cpu55\pipe_if.v" Line 53: Assignment to npc4_carry ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cpu55\pipe_if.v" Line 54: Assignment to npc8_carry ignored, since the identifier is never used

Elaborating module <mux4x32>.

Elaborating module <pipe_id>.

Elaborating module <regfile>.

Elaborating module <decoder(IN=5,OUT=32)>.

Elaborating module <myreg>.

Elaborating module <mux32x32>.

Elaborating module <file_write_regfiles>.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles0")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles0")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles1")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles1")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles2")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles2")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles3")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles3")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles4")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles4")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles5")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles5")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles6")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles6")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles7")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles7")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles8")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles8")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles9")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles9")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles10")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles10")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles11")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles11")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles12")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles12")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles13")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles13")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles14")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles14")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles15")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles15")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles16")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles16")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles17")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles17")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles18")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles18")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles19")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles19")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles20")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles20")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles21")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles21")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles22")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles22")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles23")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles23")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles24")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles24")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles25")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles25")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles26")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles26")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles27")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles27")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles28")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles28")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles29")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles29")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles30")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles30")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="regfiles31")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="regfiles31")> remains a black box.

Elaborating module <controlunit>.
WARNING:HDLCompiler:1127 - "D:\cpu55\cu.v" Line 109: Assignment to i_div ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cpu55\cu.v" Line 110: Assignment to i_divu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cpu55\cu.v" Line 111: Assignment to i_mult ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cpu55\cu.v" Line 112: Assignment to i_multu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cpu55\cu.v" Line 126: Assignment to i_break ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cpu55\cu.v" Line 127: Assignment to i_syscall ignored, since the identifier is never used

Elaborating module <mux2x32>.
WARNING:HDLCompiler:189 - "D:\cpu55\pipe_id.v" Line 105: Size mismatch in connection of port <a>. Formal port size is 32-bit while actual signal size is 5-bit.

Elaborating module <ext>.

Elaborating module <ext(WIDTH=16)>.

Elaborating module <mux2x32(WIDTH=5)>.

Elaborating module <pipe_exe>.

Elaborating module <alu>.

Elaborating module <addsub32>.

Elaborating module <add1>.
WARNING:HDLCompiler:1127 - "D:\cpu55\addsub32.v" Line 58: Assignment to add_cout ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "D:\cpu55\addsub32.v" Line 68: Signal <add_result> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cpu55\addsub32.v" Line 69: Signal <addu_result> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cpu55\addsub32.v" Line 76: Signal <addu_result> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cpu55\addsub32.v" Line 77: Signal <addu_cout> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <slt>.
WARNING:HDLCompiler:1127 - "D:\cpu55\slt.v" Line 33: Assignment to c_r ignored, since the identifier is never used

Elaborating module <bshifter32_carry>.

Elaborating module <barrelshifter32>.

Elaborating module <mux4x32(WIDTH=1)>.
WARNING:HDLCompiler:1127 - "D:\cpu55\cpu55.v" Line 143: Assignment to carry ignored, since the identifier is never used

Elaborating module <pipe_mem>.

Elaborating module <mux4x32(WIDTH=8)>.

Elaborating module <mux2x32(WIDTH=16)>.

Elaborating module <ext(WIDTH=8)>.

Elaborating module <data_ram(DEPTH=8,INIT=0)>.

Elaborating module <mux4x32(WIDTH=32)>.

Elaborating module <pipe_wb>.

Elaborating module <file_write(WIDTH=32,ARGUMENT="instr")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="instr")> remains a black box.

Elaborating module <file_write(WIDTH=32,ARGUMENT="pc")>.
WARNING:HDLCompiler:817 - "D:\cpu55\file_write.v" Line 35: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:1499 - "D:\cpu55\file_write.v" Line 21: Empty module <file_write(WIDTH=32,ARGUMENT="pc")> remains a black box.
WARNING:HDLCompiler:634 - "D:\cpu55\cpu55.v" Line 51: Net <iram_indata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\cpu55\cpu55.v" Line 132: Net <epc> does not have a driver.
WARNING:Xst:2972 - "d:/cpu55/regfile.v" line 146. All outputs of instance <fw_rf> of block <file_write_regfiles> are unconnected in block <regfile>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 60. All outputs of instance <fw_rf0> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 61. All outputs of instance <fw_rf1> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 62. All outputs of instance <fw_rf2> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 63. All outputs of instance <fw_rf3> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 64. All outputs of instance <fw_rf4> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 65. All outputs of instance <fw_rf5> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 66. All outputs of instance <fw_rf6> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 67. All outputs of instance <fw_rf7> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 68. All outputs of instance <fw_rf8> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 69. All outputs of instance <fw_rf9> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 70. All outputs of instance <fw_rf10> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 71. All outputs of instance <fw_rf11> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 72. All outputs of instance <fw_rf12> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 73. All outputs of instance <fw_rf13> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 74. All outputs of instance <fw_rf14> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 75. All outputs of instance <fw_rf15> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 76. All outputs of instance <fw_rf16> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 77. All outputs of instance <fw_rf17> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 78. All outputs of instance <fw_rf18> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 79. All outputs of instance <fw_rf19> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 80. All outputs of instance <fw_rf20> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 81. All outputs of instance <fw_rf21> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 82. All outputs of instance <fw_rf22> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 83. All outputs of instance <fw_rf23> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 84. All outputs of instance <fw_rf24> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 85. All outputs of instance <fw_rf25> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 86. All outputs of instance <fw_rf26> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 87. All outputs of instance <fw_rf27> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 88. All outputs of instance <fw_rf28> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 89. All outputs of instance <fw_rf29> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 90. All outputs of instance <fw_rf30> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/file_write_regfiles.v" line 91. All outputs of instance <fw_rf31> of block <file_write> are unconnected in block <file_write_regfiles>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/cpu55.v" line 132. All outputs of instance <pc_mux> of block <mux2x32> are unconnected in block <cpu55>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/cpu55.v" line 170. All outputs of instance <fw_instr> of block <file_write> are unconnected in block <cpu55>. Underlying logic will be removed.
WARNING:Xst:2972 - "d:/cpu55/cpu55.v" line 171. All outputs of instance <fw_pc> of block <file_write> are unconnected in block <cpu55>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu55>.
    Related source file is "d:/cpu55/cpu55.v".
WARNING:Xst:647 - Input <rdfcp0<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/cpu55/cpu55.v" line 132: Output port <r> of the instance <pc_mux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cpu55/cpu55.v" line 141: Output port <carry> of the instance <pipe_exe> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <iram_indata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <epc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu55> synthesized.

Synthesizing Unit <dffe>.
    Related source file is "d:/cpu55/dffe.v".
        WIDTH = 32
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dffe> synthesized.

Synthesizing Unit <pipe_if>.
    Related source file is "d:/cpu55/pipe_if.v".
WARNING:Xst:647 - Input <ram_indata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_wena> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/cpu55/pipe_if.v" line 53: Output port <c_out> of the instance <pcplus4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cpu55/pipe_if.v" line 54: Output port <c_out> of the instance <pcplus8> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <pc_beqbne> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pipe_if> synthesized.

Synthesizing Unit <top_cla_32>.
    Related source file is "d:/cpu55/top_cla_32.v".
    Summary:
	no macro.
Unit <top_cla_32> synthesized.

Synthesizing Unit <cla_32>.
    Related source file is "d:/cpu55/cla_32.v".
    Summary:
	no macro.
Unit <cla_32> synthesized.

Synthesizing Unit <cla_16>.
    Related source file is "d:/cpu55/cla_16.v".
    Summary:
	no macro.
Unit <cla_16> synthesized.

Synthesizing Unit <cla_8>.
    Related source file is "d:/cpu55/cla_8.v".
    Summary:
	no macro.
Unit <cla_8> synthesized.

Synthesizing Unit <cla_4>.
    Related source file is "d:/cpu55/cla_4.v".
    Summary:
	no macro.
Unit <cla_4> synthesized.

Synthesizing Unit <cla_2>.
    Related source file is "d:/cpu55/cla_2.v".
    Summary:
	no macro.
Unit <cla_2> synthesized.

Synthesizing Unit <add>.
    Related source file is "d:/cpu55/add.v".
    Summary:
Unit <add> synthesized.

Synthesizing Unit <g_p>.
    Related source file is "d:/cpu55/g_p.v".
    Summary:
	no macro.
Unit <g_p> synthesized.

Synthesizing Unit <mux4x32>.
    Related source file is "d:/cpu55/mux4x32.v".
        WIDTH = 32
    Found 32-bit 4-to-1 multiplexer for signal <r> created at line 32.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x32> synthesized.

Synthesizing Unit <pipe_id>.
    Related source file is "d:/cpu55/pipe_id.v".
    Summary:
	no macro.
Unit <pipe_id> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "d:/cpu55/regfile.v".
    Summary:
	no macro.
Unit <regfile> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "d:/cpu55/decoder.v".
        IN = 5
        OUT = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <decoder> synthesized.

Synthesizing Unit <myreg>.
    Related source file is "d:/cpu55/reg.v".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <myreg> synthesized.

Synthesizing Unit <mux32x32>.
    Related source file is "d:/cpu55/mux32x32.v".
    Found 32-bit 32-to-1 multiplexer for signal <data_out> created at line 60.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32x32> synthesized.

Synthesizing Unit <controlunit>.
    Related source file is "d:/cpu55/cu.v".
WARNING:Xst:647 - Input <rd<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <controlunit> synthesized.

Synthesizing Unit <mux2x32>.
    Related source file is "d:/cpu55/mux2x32.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x32> synthesized.

Synthesizing Unit <ext>.
    Related source file is "d:/cpu55/ext.v".
        WIDTH = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <ext> synthesized.

Synthesizing Unit <ext_1>.
    Related source file is "d:/cpu55/ext.v".
        WIDTH = 16
    Summary:
	inferred   1 Multiplexer(s).
Unit <ext_1> synthesized.

Synthesizing Unit <mux2x32_2>.
    Related source file is "d:/cpu55/mux2x32.v".
        WIDTH = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x32_2> synthesized.

Synthesizing Unit <pipe_exe>.
    Related source file is "d:/cpu55/pipe_exe.v".
    Summary:
	no macro.
Unit <pipe_exe> synthesized.

Synthesizing Unit <alu>.
    Related source file is "d:/cpu55/alu.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <addsub32>.
    Related source file is "d:/cpu55/addsub32.v".
INFO:Xst:3210 - "d:/cpu55/addsub32.v" line 58: Output port <co> of the instance <add_32> is unconnected or connected to loadless signal.
    Found 1-bit comparator equal for signal <add_result_addu_result[31]_equal_4_o> created at line 68
    Summary:
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <addsub32> synthesized.

Synthesizing Unit <add1>.
    Related source file is "d:/cpu55/add1.v".
    Summary:
Unit <add1> synthesized.

Synthesizing Unit <slt>.
    Related source file is "d:/cpu55/slt.v".
INFO:Xst:3210 - "d:/cpu55/slt.v" line 33: Output port <c> of the instance <addsub_slt> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <slt> synthesized.

Synthesizing Unit <bshifter32_carry>.
    Related source file is "d:/cpu55/bshifter32_carry.v".
    Found 5-bit subtractor for signal <b[4]_GND_63_o_sub_1_OUT> created at line 37.
    Found 32-bit 3-to-1 multiplexer for signal <c_r> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <bshifter32_carry> synthesized.

Synthesizing Unit <barrelshifter32>.
    Related source file is "d:/cpu55/barrelshifter32.v".
    Found 32-bit 3-to-1 multiplexer for signal <temp> created at line 35.
    Summary:
	inferred 166 Multiplexer(s).
Unit <barrelshifter32> synthesized.

Synthesizing Unit <mux4x32_1>.
    Related source file is "d:/cpu55/mux4x32.v".
        WIDTH = 1
    Found 1-bit 4-to-1 multiplexer for signal <r> created at line 32.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x32_1> synthesized.

Synthesizing Unit <pipe_mem>.
    Related source file is "d:/cpu55/pipe_mem.v".
WARNING:Xst:647 - Input <addr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pipe_mem> synthesized.

Synthesizing Unit <mux4x32_2>.
    Related source file is "d:/cpu55/mux4x32.v".
        WIDTH = 8
    Found 8-bit 4-to-1 multiplexer for signal <r> created at line 32.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x32_2> synthesized.

Synthesizing Unit <mux2x32_3>.
    Related source file is "d:/cpu55/mux2x32.v".
        WIDTH = 16
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x32_3> synthesized.

Synthesizing Unit <ext_2>.
    Related source file is "d:/cpu55/ext.v".
        WIDTH = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <ext_2> synthesized.

Synthesizing Unit <data_ram>.
    Related source file is "d:/cpu55/data_ram.v".
        DEPTH = 8
        INIT = 0
WARNING:Xst:647 - Input <w> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <h> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <z> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <data_ram> synthesized.

Synthesizing Unit <mux4x32_3>.
    Related source file is "d:/cpu55/mux4x32.v".
        WIDTH = 32
    Found 32-bit 4-to-1 multiplexer for signal <r> created at line 32.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x32_3> synthesized.

Synthesizing Unit <pipe_wb>.
    Related source file is "d:/cpu55/pipe_wb.v".
    Summary:
	no macro.
Unit <pipe_wb> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit single-port RAM                            : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Registers                                            : 33
 32-bit register                                       : 33
# Comparators                                          : 2
 1-bit comparator equal                                : 2
# Multiplexers                                         : 212
 1-bit 2-to-1 multiplexer                              : 172
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 25
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 261
 1-bit xor2                                            : 260
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/iram_ip.ngc>.
Loading core <iram_ip> for timing and area information for instance <your_instance_name>.
WARNING:Xst:1290 - Hierarchical block <select_carry> is unconnected in block <alu>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <data_out_31> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_30> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_29> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_28> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_27> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_26> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_25> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_24> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_23> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_22> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_21> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_20> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_19> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_18> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_17> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_16> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <reg0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <data_ram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wena_0>        | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <data_ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit single-port distributed RAM                : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 2
 1-bit comparator equal                                : 2
# Multiplexers                                         : 211
 1-bit 2-to-1 multiplexer                              : 172
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 24
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 261
 1-bit xor2                                            : 260
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <reg0/data_out_0> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_1> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_2> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_3> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_4> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_5> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_6> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_7> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_8> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_9> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_10> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_11> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_12> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_13> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_14> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_15> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_16> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_17> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_18> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_19> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_20> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_21> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_22> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_23> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_24> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_25> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_26> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_27> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_28> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_29> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_30> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg0/data_out_31> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dffe> ...

Optimizing unit <cpu55> ...

Optimizing unit <regfile> ...

Optimizing unit <controlunit> ...

Optimizing unit <pipe_mem> ...

Optimizing unit <alu> ...

Optimizing unit <addsub32> ...

Optimizing unit <bshifter32_carry> ...

Optimizing unit <barrelshifter32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu55, actual ratio is 25.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu55.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3271
#      GND                         : 2
#      LUT1                        : 14
#      LUT2                        : 48
#      LUT3                        : 1015
#      LUT4                        : 122
#      LUT5                        : 422
#      LUT6                        : 1439
#      MUXCY                       : 29
#      MUXF7                       : 149
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 1025
#      FDC                         : 32
#      FDCE_1                      : 992
#      FDE                         : 1
# RAMS                             : 34
#      RAM256X1S                   : 32
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 73
#      IBUF                        : 1
#      OBUF                        : 72

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1025  out of  18224     5%  
 Number of Slice LUTs:                 3188  out of   9112    34%  
    Number used as Logic:              3060  out of   9112    33%  
    Number used as Memory:              128  out of   2176     5%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3335
   Number with an unused Flip Flop:    2310  out of   3335    69%  
   Number with an unused LUT:           147  out of   3335     4%  
   Number of fully used LUT-FF pairs:   878  out of   3335    26%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                         111
 Number of bonded IOBs:                  74  out of    232    31%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                               | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                               | 1059  |
pipe_if/your_instance_name/N1      | NONE(pipe_if/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 36.271ns (Maximum Frequency: 27.570MHz)
   Minimum input arrival time before clock: 3.864ns
   Maximum output required time after clock: 19.382ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 36.271ns (frequency: 27.570MHz)
  Total number of paths / destination ports: 1725636920 / 2357
-------------------------------------------------------------------------
Delay:               18.135ns (Levels of Logic = 18)
  Source:            pipe_if/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       pipe_id/rf/reg16/data_out_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: pipe_if/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to pipe_id/rf/reg16/data_out_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA17    1   1.850   0.684  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<17>)
     LUT3:I1->O          147   0.203   2.001  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91 (douta<17>)
     end scope: 'pipe_if/your_instance_name:douta<17>'
     LUT3:I2->O            4   0.205   0.684  pipe_id/cu/op[5]_rt[1]_AND_284_o<0>_SW1 (N1102)
     LUT6:I5->O           14   0.205   0.958  pipe_id/cu/rt_sel1_3 (pipe_id/cu/rt_sel12)
     LUT6:I5->O            1   0.205   0.827  pipe_id/rf/raddr2_select/Mmux_data_out_104 (pipe_id/rf/raddr2_select/Mmux_data_out_104)
     LUT6:I2->O            1   0.203   0.000  pipe_id/rf/raddr2_select/Mmux_data_out_2_f7_3_G (N1684)
     MUXF7:I1->O           8   0.140   0.803  pipe_id/rf/raddr2_select/Mmux_data_out_2_f7_3 (rt2cp0_13_OBUF)
     LUT4:I3->O            4   0.205   0.912  pipe_exe/alu/addsub/Mmux_b251 (pipe_exe/alu/addsub/b2<13>)
     LUT6:I3->O            3   0.205   0.651  pipe_exe/alu/addsub/addu/cla0/g_p0/c_out11_SW0 (N284)
     LUT5:I4->O            6   0.205   0.849  pipe_exe/alu/addsub/addu/cla0/g_p0/c_out1_SW0 (N548)
     LUT6:I4->O            4   0.203   0.788  pipe_exe/alu/addsub/addu/cla0/cla1/cla0/g_p0/c_out4_SW4 (N1313)
     LUT6:I4->O            7   0.203   0.774  pipe_exe/alu/addsub/addu/cla0/cla1/cla0/g_p0/c_out4_2 (pipe_exe/alu/addsub/addu/cla0/cla1/cla0/g_p0/c_out41)
     LUT6:I5->O            5   0.205   0.715  pipe_exe/alu/addsub/add_result_addu_result[31]_equal_4_o1_1 (pipe_exe/alu/addsub/add_result_addu_result[31]_equal_4_o11)
     LUT3:I2->O            1   0.205   0.580  pipe_wb/select_wd/Mmux_r102_F_SW0 (N1833)
     LUT6:I5->O            1   0.205   0.000  pipe_wb/select_wd/Mmux_r102_F (N1727)
     MUXF7:I0->O           2   0.131   0.617  pipe_wb/select_wd/Mmux_r102 (pipe_wb/select_wd/Mmux_r101)
     LUT6:I5->O           16   0.205   1.005  pipe_wb/select_wd/Mmux_r103 (wbd<18>)
     LUT3:I2->O            1   0.205   0.000  pipe_id/rf/reg29/data_out_18_dpot (pipe_id/rf/reg29/data_out_18_dpot)
     FDCE_1:D                  0.102          pipe_id/rf/reg29/data_out_18
    ----------------------------------------
    Total                     18.135ns (5.290ns logic, 12.845ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1024 / 1024
-------------------------------------------------------------------------
Offset:              3.864ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       pcreg/data_out_31 (FF)
  Destination Clock: clk rising

  Data Path: rst to pcreg/data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1024   1.222   2.212  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          pcreg/data_out_0
    ----------------------------------------
    Total                      3.864ns (1.652ns logic, 2.212ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 607031 / 72
-------------------------------------------------------------------------
Offset:              19.382ns (Levels of Logic = 16)
  Source:            pipe_if/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       add_err (PAD)
  Source Clock:      clk rising

  Data Path: pipe_if/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to add_err
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA17    1   1.850   0.684  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<17>)
     LUT3:I1->O          147   0.203   2.001  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91 (douta<17>)
     end scope: 'pipe_if/your_instance_name:douta<17>'
     LUT3:I2->O            4   0.205   0.684  pipe_id/cu/op[5]_rt[1]_AND_284_o<0>_SW1 (N1102)
     LUT6:I5->O           14   0.205   0.958  pipe_id/cu/rt_sel1_3 (pipe_id/cu/rt_sel12)
     LUT6:I5->O            1   0.205   0.827  pipe_id/rf/raddr2_select/Mmux_data_out_104 (pipe_id/rf/raddr2_select/Mmux_data_out_104)
     LUT6:I2->O            1   0.203   0.000  pipe_id/rf/raddr2_select/Mmux_data_out_2_f7_3_G (N1684)
     MUXF7:I1->O           8   0.140   0.803  pipe_id/rf/raddr2_select/Mmux_data_out_2_f7_3 (rt2cp0_13_OBUF)
     LUT4:I3->O            4   0.205   0.912  pipe_exe/alu/addsub/Mmux_b251 (pipe_exe/alu/addsub/b2<13>)
     LUT6:I3->O            3   0.205   0.651  pipe_exe/alu/addsub/addu/cla0/g_p0/c_out11_SW0 (N284)
     LUT5:I4->O            6   0.205   0.849  pipe_exe/alu/addsub/addu/cla0/g_p0/c_out1_SW0 (N548)
     LUT6:I4->O            4   0.203   0.788  pipe_exe/alu/addsub/addu/cla0/cla1/cla0/g_p0/c_out4_SW4 (N1313)
     LUT6:I4->O            7   0.203   0.774  pipe_exe/alu/addsub/addu/cla0/cla1/cla0/g_p0/c_out4_1 (pipe_exe/alu/addsub/addu/cla0/cla1/cla0/g_p0/c_out4)
     LUT6:I5->O            6   0.205   0.745  pipe_exe/alu/select_alu/Mmux_r258_1 (pipe_exe/alu/select_alu/Mmux_r258)
     LUT3:I2->O            4   0.205   0.912  pipe_exe/select_alud/Mmux_r121 (alud<1>)
     LUT5:I2->O            1   0.205   0.579  pipemem/AddressErr1 (add_err_OBUF)
     OBUF:I->O                 2.571          add_err_OBUF (add_err)
    ----------------------------------------
    Total                     19.382ns (7.218ns logic, 12.164ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.016|   16.144|   18.135|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 74.00 secs
Total CPU time to Xst completion: 73.55 secs
 
--> 

Total memory usage is 237888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  201 (   0 filtered)
Number of infos    :    9 (   0 filtered)

