Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: unitTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "unitTest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "unitTest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : unitTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/state_machine.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <state_machine>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/signal_generation_unit.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <signal_generation_unit>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/reg_file_interface_unit.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <reg_file_interface_unit>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/decode_unit.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <decode_unit>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/bus_interface_unit.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <bus_interface_unit>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/sram.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <sram>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/register_file.v" into library work
Parsing verilog file "defines.vh" included at line 4.
Parsing module <dual_port_sram>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/control_unit.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <control_unit>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/alu.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <alu>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" into library work
Parsing verilog file "defines.vh" included at line 1.
Parsing module <cpu>.
Analyzing Verilog file "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" into library work
Parsing verilog file "defines.vh" included at line 2.
Parsing module <unitTest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <unitTest>.
WARNING:HDLCompiler:1016 - "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" Line 138: Port debug_register_X is not connected to this instance

Elaborating module <cpu(INSTR_WIDTH=16,DATA_WIDTH=8,I_ADDR_WIDTH=10,RST_ACTIVE_LEVEL=1)>.
WARNING:HDLCompiler:413 - "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" Line 41: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" Line 42: Result of 16-bit expression is truncated to fit in 7-bit target.

Elaborating module <control_unit(I_ADDR_WIDTH=10,R_ADDR_WIDTH=5,INSTR_WIDTH=16)>.

Elaborating module <state_machine>.

Elaborating module <decode_unit(INSTR_WIDTH=16)>.
WARNING:HDLCompiler:1127 - "/home/student/Desktop/CN2/lab3/lab03_skel/control_unit.v" Line 91: Assignment to opcode_bit ignored, since the identifier is never used

Elaborating module <signal_generation_unit>.

Elaborating module <reg_file_interface_unit(DATA_WIDTH=8,INSTR_WIDTH=16,R_ADDR_WIDTH=5)>.

Elaborating module <bus_interface_unit(MEM_START_ADDR=8'b01000000,MEM_STOP_ADDR=8'b10111111,DATA_WIDTH=8,ADDR_WIDTH=16)>.
WARNING:HDLCompiler:1127 - "/home/student/Desktop/CN2/lab3/lab03_skel/bus_interface_unit.v" Line 27: Assignment to should_load ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/student/Desktop/CN2/lab3/lab03_skel/control_unit.v" Line 149: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/student/Desktop/CN2/lab3/lab03_skel/control_unit.v" Line 160: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <alu(DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "/home/student/Desktop/CN2/lab3/lab03_skel/alu.v" Line 95: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <rom(DATA_WIDTH=16,ADDR_WIDTH=10)>.

Elaborating module <dual_port_sram(DATA_WIDTH=8,ADDR_WIDTH=5)>.
WARNING:HDLCompiler:189 - "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" Line 155: Size mismatch in connection of port <debug_register_Y>. Formal port size is 16-bit while actual signal size is 7-bit.

Elaborating module <sram(ADDR_WIDTH=7,DATA_WIDTH=8)>.
WARNING:HDLCompiler:1127 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" Line 49: Assignment to debug_alu_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" Line 50: Assignment to debug_flags_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" Line 52: Assignment to debug_register_Y ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" Line 53: Assignment to debug_bus_data ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <unitTest>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v".
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_alu_rr> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_alu_rd> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_alu_out> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_rd_addr> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_rr_addr> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_flags_out> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_bus_address> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_bus_data> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_register_Y> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_opcode_imd> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_opcode_type> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_opcode_group> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_writeback_value> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/unitTest.v" line 40: Output port <debug_signals> of the instance <uut> is unconnected or connected to loadless signal.
    Found 8x1-bit Read Only RAM for signal <debug_pipeline_stage[2]_GND_61_o_Mux_47_o>
WARNING:Xst:737 - Found 1-bit latch for signal <debug_program_counter[9]_debug_program_counter[9]_DLATCH_2_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <result> created at line 63
WARNING:Xst:737 - Found 1-bit latch for signal <debug_program_counter[9]_debug_program_counter[9]_DLATCH_1_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Latch(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <unitTest> synthesized.

Synthesizing Unit <cpu>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v".
        INSTR_WIDTH = 16
        DATA_WIDTH = 8
        I_ADDR_WIDTH = 10
        ADDR_WIDTH = 16
        D_ADDR_WIDTH = 7
        R_ADDR_WIDTH = 5
        RST_ACTIVE_LEVEL = 1
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" line 141: Output port <debug_register_X> of the instance <reg_file> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/cpu.v" line 141: Output port <debug_register_Z> of the instance <reg_file> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/control_unit.v".
        INSTR_WIDTH = 16
        DATA_WIDTH = 8
        I_ADDR_WIDTH = 10
        ADDR_WIDTH = 16
        R_ADDR_WIDTH = 5
INFO:Xst:3210 - "/home/student/Desktop/CN2/lab3/lab03_skel/control_unit.v" line 84: Output port <opcode_bit> of the instance <decode> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <sreg>.
    Found 8-bit register for signal <writeback_value>.
    Found 8-bit register for signal <alu_out_buffer>.
    Found 8-bit register for signal <alu_rd>.
    Found 8-bit register for signal <alu_rr>.
    Found 16-bit register for signal <instr_buffer>.
    Found 10-bit register for signal <program_counter>.
    Found 10-bit adder for signal <program_counter[9]_GND_3_o_add_8_OUT> created at line 160.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
Unit <control_unit> synthesized.

Synthesizing Unit <state_machine>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/state_machine.v".
    Found 3-bit register for signal <pipeline_stage>.
    Found finite state machine <FSM_0> for signal <pipeline_stage>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <state_machine> synthesized.

Synthesizing Unit <decode_unit>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/decode_unit.v".
        INSTR_WIDTH = 16
        R_ADDR_WIDTH = 5
WARNING:Xst:653 - Signal <opcode_group<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <opcode_group<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <opcode_imd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <opcode_bit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <decode_unit> synthesized.

Synthesizing Unit <signal_generation_unit>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/signal_generation_unit.v".
WARNING:Xst:647 - Input <opcode_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<12:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <signal_generation_unit> synthesized.

Synthesizing Unit <reg_file_interface_unit>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/reg_file_interface_unit.v".
        INSTR_WIDTH = 16
        DATA_WIDTH = 8
        R_ADDR_WIDTH = 5
WARNING:Xst:647 - Input <signals<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <signals<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <rd_data<7>> created at line 58
    Found 1-bit tristate buffer for signal <rd_data<6>> created at line 58
    Found 1-bit tristate buffer for signal <rd_data<5>> created at line 58
    Found 1-bit tristate buffer for signal <rd_data<4>> created at line 58
    Found 1-bit tristate buffer for signal <rd_data<3>> created at line 58
    Found 1-bit tristate buffer for signal <rd_data<2>> created at line 58
    Found 1-bit tristate buffer for signal <rd_data<1>> created at line 58
    Found 1-bit tristate buffer for signal <rd_data<0>> created at line 58
    Found 1-bit tristate buffer for signal <rr_data<7>> created at line 60
    Found 1-bit tristate buffer for signal <rr_data<6>> created at line 60
    Found 1-bit tristate buffer for signal <rr_data<5>> created at line 60
    Found 1-bit tristate buffer for signal <rr_data<4>> created at line 60
    Found 1-bit tristate buffer for signal <rr_data<3>> created at line 60
    Found 1-bit tristate buffer for signal <rr_data<2>> created at line 60
    Found 1-bit tristate buffer for signal <rr_data<1>> created at line 60
    Found 1-bit tristate buffer for signal <rr_data<0>> created at line 60
    Summary:
	inferred   7 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <reg_file_interface_unit> synthesized.

Synthesizing Unit <bus_interface_unit>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/bus_interface_unit.v".
        MEM_START_ADDR = 8'b01000000
        MEM_STOP_ADDR = 8'b10111111
        DATA_WIDTH = 8
        ADDR_WIDTH = 16
WARNING:Xst:647 - Input <opcode_group<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode_group<12:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <signals<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <bus_addr> created at line 50.
    Found 1-bit tristate buffer for signal <bus_data<7>> created at line 52
    Found 1-bit tristate buffer for signal <bus_data<6>> created at line 52
    Found 1-bit tristate buffer for signal <bus_data<5>> created at line 52
    Found 1-bit tristate buffer for signal <bus_data<4>> created at line 52
    Found 1-bit tristate buffer for signal <bus_data<3>> created at line 52
    Found 1-bit tristate buffer for signal <bus_data<2>> created at line 52
    Found 1-bit tristate buffer for signal <bus_data<1>> created at line 52
    Found 1-bit tristate buffer for signal <bus_data<0>> created at line 52
    Found 16-bit comparator lessequal for signal <n0003> created at line 35
    Found 16-bit comparator lessequal for signal <n0005> created at line 36
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <bus_interface_unit> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/alu.v".
        DATA_WIDTH = 8
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit subtractor for signal <GND_33_o_GND_33_o_sub_17_OUT> created at line 42.
    Found 9-bit subtractor for signal <GND_33_o_GND_33_o_sub_18_OUT> created at line 42.
    Found 9-bit adder for signal <n0115> created at line 28.
    Found 9-bit adder for signal <BUS_0001_GND_33_o_add_2_OUT> created at line 28.
    Found 8-bit subtractor for signal <_n0135> created at line 97.
    Found 8-bit 7-to-1 multiplexer for signal <out> created at line 9.
    Found 8-bit 8-to-1 multiplexer for signal <_n0177> created at line 11.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <rom>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/rom.v".
        DATA_WIDTH = 16
        ADDR_WIDTH = 10
    Found 16-bit register for signal <data>.
    Found 8x16-bit Read Only RAM for signal <_n0029>
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <rom> synthesized.

Synthesizing Unit <dual_port_sram>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/register_file.v".
        DATA_WIDTH = 8
        ADDR_WIDTH = 5
    Found 5-bit register for signal <rr_addr_buf>.
    Found 5-bit register for signal <rd_addr_buf>.
    Found 256-bit register for signal <n0110[255:0]>.
    Found 8-bit 32-to-1 multiplexer for signal <rr_addr_buf[4]_memory[31][7]_wide_mux_79_OUT> created at line 82.
    Found 8-bit 32-to-1 multiplexer for signal <rd_addr_buf[4]_memory[31][7]_wide_mux_81_OUT> created at line 83.
    Found 1-bit tristate buffer for signal <rr_data<7>> created at line 82
    Found 1-bit tristate buffer for signal <rr_data<6>> created at line 82
    Found 1-bit tristate buffer for signal <rr_data<5>> created at line 82
    Found 1-bit tristate buffer for signal <rr_data<4>> created at line 82
    Found 1-bit tristate buffer for signal <rr_data<3>> created at line 82
    Found 1-bit tristate buffer for signal <rr_data<2>> created at line 82
    Found 1-bit tristate buffer for signal <rr_data<1>> created at line 82
    Found 1-bit tristate buffer for signal <rr_data<0>> created at line 82
    Found 1-bit tristate buffer for signal <rd_data<7>> created at line 83
    Found 1-bit tristate buffer for signal <rd_data<6>> created at line 83
    Found 1-bit tristate buffer for signal <rd_data<5>> created at line 83
    Found 1-bit tristate buffer for signal <rd_data<4>> created at line 83
    Found 1-bit tristate buffer for signal <rd_data<3>> created at line 83
    Found 1-bit tristate buffer for signal <rd_data<2>> created at line 83
    Found 1-bit tristate buffer for signal <rd_data<1>> created at line 83
    Found 1-bit tristate buffer for signal <rd_data<0>> created at line 83
    Summary:
	inferred 266 D-type flip-flop(s).
	inferred  66 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <dual_port_sram> synthesized.

Synthesizing Unit <sram>.
    Related source file is "/home/student/Desktop/CN2/lab3/lab03_skel/sram.v".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 128x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 7-bit register for signal <addr_buf>.
    Found 1-bit tristate buffer for signal <data<7>> created at line 35
    Found 1-bit tristate buffer for signal <data<6>> created at line 35
    Found 1-bit tristate buffer for signal <data<5>> created at line 35
    Found 1-bit tristate buffer for signal <data<4>> created at line 35
    Found 1-bit tristate buffer for signal <data<3>> created at line 35
    Found 1-bit tristate buffer for signal <data<2>> created at line 35
    Found 1-bit tristate buffer for signal <data<1>> created at line 35
    Found 1-bit tristate buffer for signal <data<0>> created at line 35
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x8-bit dual-port RAM                               : 1
 8x1-bit single-port Read Only RAM                     : 1
 8x16-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 1
 16-bit subtractor                                     : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 12
 10-bit register                                       : 1
 16-bit register                                       : 2
 256-bit register                                      : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 5
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 16-bit comparator lessequal                           : 2
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 65
 8-bit 32-to-1 multiplexer                             : 2
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 49
 1-bit tristate buffer                                 : 49
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <decode> is unconnected in block <control>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sig> is unconnected in block <control>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rf_int> is unconnected in block <control>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <bus_int> is unconnected in block <control>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <instruction_mem> is unconnected in block <uut>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <reg_file> is unconnected in block <uut>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <data_mem> is unconnected in block <uut>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ual> is unconnected in block <uut>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <debug_program_counter[9]_debug_program_counter[9]_DLATCH_1_q> (without init value) has a constant value of 1 in block <unitTest>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <control_unit>.
The following registers are absorbed into counter <program_counter>: 1 register on signal <program_counter>.
Unit <control_unit> synthesized (advanced).

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3231 - The small RAM <Mram__n0029> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr<2:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

Synthesizing (advanced) Unit <sram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <we_0>          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <addr_buf>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sram> synthesized (advanced).

Synthesizing (advanced) Unit <unitTest>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_debug_pipeline_stage[2]_GND_61_o_Mux_47_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <debug_pipeline_stage> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <unitTest> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x8-bit dual-port distributed RAM                   : 1
 8x1-bit single-port distributed Read Only RAM         : 1
 8x16-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 16-bit subtractor                                     : 1
 8-bit subtractor                                      : 1
 9-bit adder carry in                                  : 1
 9-bit subtractor borrow in                            : 1
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 345
 Flip-Flops                                            : 345
# Comparators                                          : 2
 16-bit comparator lessequal                           : 2
# Multiplexers                                         : 77
 16-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 65
 8-bit 32-to-1 multiplexer                             : 2
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <debug_program_counter[9]_debug_program_counter[9]_DLATCH_1_q> (without init value) has a constant value of 1 in block <unitTest>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uut/control/FSM_0> on signal <pipeline_stage[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
WARNING:Xst:1710 - FF/Latch <data_0> (without init value) has a constant value of 0 in block <rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_12> (without init value) has a constant value of 0 in block <rom>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_5> in Unit <rom> is equivalent to the following FF/Latch, which will be removed : <data_8> 
INFO:Xst:2261 - The FF/Latch <data_2> in Unit <rom> is equivalent to the following 2 FFs/Latches, which will be removed : <data_9> <data_10> 
WARNING:Xst:2042 - Unit sram: 8 internal tristates are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.
WARNING:Xst:2042 - Unit dual_port_sram: 16 internal tristates are replaced by logic (pull-up yes): rd_data<0>, rd_data<1>, rd_data<2>, rd_data<3>, rd_data<4>, rd_data<5>, rd_data<6>, rd_data<7>, rr_data<0>, rr_data<1>, rr_data<2>, rr_data<3>, rr_data<4>, rr_data<5>, rr_data<6>, rr_data<7>.
WARNING:Xst:2042 - Unit bus_interface_unit: 8 internal tristates are replaced by logic (pull-up yes): bus_data<0>, bus_data<1>, bus_data<2>, bus_data<3>, bus_data<4>, bus_data<5>, bus_data<6>, bus_data<7>.
WARNING:Xst:2042 - Unit reg_file_interface_unit: 16 internal tristates are replaced by logic (pull-up yes): rd_data<0>, rd_data<1>, rd_data<2>, rd_data<3>, rd_data<4>, rd_data<5>, rd_data<6>, rd_data<7>, rr_data<0>, rr_data<1>, rr_data<2>, rr_data<3>, rr_data<4>, rr_data<5>, rr_data<6>, rr_data<7>.
WARNING:Xst:2973 - All outputs of instance <uut/ual> of block <alu> are unconnected in block <unitTest>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <uut/instruction_mem> of block <rom> are unconnected in block <unitTest>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <uut/control/alu_rr_7> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rr_6> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rr_5> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rr_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rr_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rr_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rr_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rr_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rd_7> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rd_6> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rd_5> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rd_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rd_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rd_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rd_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_rd_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/writeback_value_7> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/writeback_value_6> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/writeback_value_5> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/writeback_value_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/writeback_value_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/writeback_value_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/writeback_value_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/writeback_value_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/sreg_7> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/sreg_6> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/sreg_5> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/sreg_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/sreg_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/sreg_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/sreg_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/sreg_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_15> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_14> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_13> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_12> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_11> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_10> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_9> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_8> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_7> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_6> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_5> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/instr_buffer_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_out_buffer_7> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_out_buffer_6> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_out_buffer_5> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_out_buffer_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_out_buffer_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_out_buffer_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_out_buffer_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/control/alu_out_buffer_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rd_addr_buf_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rd_addr_buf_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rd_addr_buf_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rd_addr_buf_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rd_addr_buf_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rr_addr_buf_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rr_addr_buf_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rr_addr_buf_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rr_addr_buf_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/rr_addr_buf_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_255> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_254> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_253> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_252> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_251> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_250> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_249> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_248> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_247> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_246> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_245> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_244> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_243> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_242> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_241> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_240> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_239> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_238> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_237> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_236> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_235> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_234> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_233> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_232> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_231> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_230> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_229> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_228> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_227> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_226> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_225> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_224> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_223> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_222> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_221> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_220> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_219> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_218> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_217> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_216> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_215> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_214> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_213> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_212> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_211> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_210> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_209> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_208> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_207> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_206> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_205> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_204> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_203> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_202> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_201> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_200> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_199> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_198> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_197> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_196> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_195> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_194> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_193> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_192> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_191> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_190> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_189> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_188> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_187> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_186> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_185> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_184> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_183> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_182> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_181> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_180> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_179> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_178> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_177> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_176> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_175> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_174> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_173> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_172> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_171> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_170> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_169> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_168> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_167> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_166> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_165> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_164> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_163> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_162> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_161> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_160> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_159> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_158> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_157> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_156> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_155> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_154> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_153> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_152> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_151> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_150> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_149> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_148> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_147> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_146> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_145> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_144> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_143> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_142> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_141> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_140> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_139> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_138> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_137> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_136> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_135> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_134> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_133> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_132> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_131> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_130> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_129> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_128> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_127> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_126> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_125> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_124> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_123> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_122> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_121> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_120> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_119> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_118> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_117> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_116> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_115> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_114> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_113> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_112> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_111> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_110> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_109> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_108> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_107> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_106> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_105> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_104> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_103> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_102> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_101> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_100> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_99> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_98> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_97> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_96> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_95> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_94> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_93> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_92> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_91> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_90> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_89> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_88> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_87> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_86> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_85> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_84> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_83> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_82> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_81> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_80> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_79> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_78> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_77> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_76> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_75> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_74> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_73> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_72> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_71> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_70> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_69> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_68> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_67> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_66> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_65> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_64> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_63> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_62> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_61> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_60> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_59> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_58> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_57> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_56> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_55> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_54> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_53> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_52> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_51> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_50> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_49> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_48> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_47> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_46> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_45> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_44> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_43> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_42> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_41> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_40> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_39> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_38> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_37> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_36> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_35> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_34> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_33> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_32> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_31> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_30> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_29> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_28> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_27> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_26> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_25> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_24> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_23> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_22> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_21> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_20> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_19> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_18> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_17> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_16> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_15> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_14> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_13> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_12> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_11> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_10> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_9> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_8> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_7> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_6> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_5> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/reg_file/memory_31_0> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/Mram_memory61> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/Mram_memory52> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/Mram_memory62> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/Mram_memory51> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/Mram_memory4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/Mram_memory3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/Mram_memory2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/Mram_memory1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/addr_buf_6> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/addr_buf_5> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/addr_buf_4> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/addr_buf_3> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/addr_buf_2> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/addr_buf_1> of sequential type is unconnected in block <unitTest>.
WARNING:Xst:2677 - Node <uut/data_mem/addr_buf_0> of sequential type is unconnected in block <unitTest>.

Optimizing unit <unitTest> ...

Optimizing unit <rom> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block unitTest, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : unitTest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 48
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 9
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 11
#      LUT5                        : 1
#      LUT6                        : 1
#      MUXCY                       : 9
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 14
#      FDC                         : 3
#      FDCE                        : 10
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 10
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              14  out of  18224     0%  
 Number of Slice LUTs:                   27  out of   9112     0%  
    Number used as Logic:                27  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     27
   Number with an unused Flip Flop:      13  out of     27    48%  
   Number with an unused LUT:             0  out of     27     0%  
   Number of fully used LUT-FF pairs:    14  out of     27    51%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                | Load  |
-----------------------------------+----------------------------------------------------------------------+-------+
_n0020(Mmux__n002011:O)            | NONE(*)(debug_program_counter[9]_debug_program_counter[9]_DLATCH_2_q)| 1     |
clk                                | BUFGP                                                                | 13    |
-----------------------------------+----------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.726ns (Maximum Frequency: 366.784MHz)
   Minimum input arrival time before clock: 2.584ns
   Maximum output required time after clock: 4.433ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.726ns (frequency: 366.784MHz)
  Total number of paths / destination ports: 103 / 23
-------------------------------------------------------------------------
Delay:               2.726ns (Levels of Logic = 12)
  Source:            uut/control/program_counter_0 (FF)
  Destination:       uut/control/program_counter_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uut/control/program_counter_0 to uut/control/program_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  uut/control/program_counter_0 (uut/control/program_counter_0)
     INV:I->O              1   0.206   0.000  uut/control/Mcount_program_counter_lut<0>_INV_0 (uut/control/Mcount_program_counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  uut/control/Mcount_program_counter_cy<0> (uut/control/Mcount_program_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  uut/control/Mcount_program_counter_cy<1> (uut/control/Mcount_program_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  uut/control/Mcount_program_counter_cy<2> (uut/control/Mcount_program_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  uut/control/Mcount_program_counter_cy<3> (uut/control/Mcount_program_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  uut/control/Mcount_program_counter_cy<4> (uut/control/Mcount_program_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  uut/control/Mcount_program_counter_cy<5> (uut/control/Mcount_program_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  uut/control/Mcount_program_counter_cy<6> (uut/control/Mcount_program_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  uut/control/Mcount_program_counter_cy<7> (uut/control/Mcount_program_counter_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  uut/control/Mcount_program_counter_cy<8> (uut/control/Mcount_program_counter_cy<8>)
     XORCY:CI->O           1   0.180   0.580  uut/control/Mcount_program_counter_xor<9> (uut/control/Result<9>)
     LUT4:I3->O            1   0.205   0.000  uut/control/program_counter_9_dpot (uut/control/program_counter_9_dpot)
     FDCE:D                    0.102          uut/control/program_counter_9
    ----------------------------------------
    Total                      2.726ns (1.464ns logic, 1.262ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              2.584ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       uut/control/fsm/pipeline_stage_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: reset to uut/control/fsm/pipeline_stage_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   0.932  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.430          uut/control/program_counter_0
    ----------------------------------------
    Total                      2.584ns (1.652ns logic, 0.932ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            uut/control/program_counter_9 (FF)
  Destination:       debug_program_counter<9> (PAD)
  Source Clock:      clk rising

  Data Path: uut/control/program_counter_9 to debug_program_counter<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  uut/control/program_counter_9 (uut/control/program_counter_9)
     OBUF:I->O                 2.571          debug_program_counter_9_OBUF (debug_program_counter<9>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0020'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 2)
  Source:            debug_program_counter[9]_debug_program_counter[9]_DLATCH_2_q (LATCH)
  Destination:       result (PAD)
  Source Clock:      _n0020 falling

  Data Path: debug_program_counter[9]_debug_program_counter[9]_DLATCH_2_q to result
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  debug_program_counter[9]_debug_program_counter[9]_DLATCH_2_q (debug_program_counter[9]_debug_program_counter[9]_DLATCH_2_q)
     INV:I->O              1   0.206   0.579  debug_program_counter[9]_debug_program_counter[9]_DLATCH_2_q_inv1_INV_0 (debug_program_counter[9]_debug_program_counter[9]_DLATCH_2_q_inv)
     OBUFT:T->O                2.571          result_OBUFT (result)
    ----------------------------------------
    Total                      4.433ns (3.275ns logic, 1.158ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _n0020
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.744|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.726|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.41 secs
 
--> 


Total memory usage is 380584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  385 (   0 filtered)
Number of infos    :   23 (   0 filtered)

