// Seed: 1525160383
module module_0 ();
  wire id_1;
  ;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wand id_5,
    input wor id_6,
    input tri0 id_7,
    input wor id_8,
    output tri0 id_9,
    output wire id_10,
    input wand id_11
);
  assign id_4 = -1 ? -1 : 1;
  logic id_13;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_6 = 32'd92
) (
    id_1,
    module_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  output logic [7:0] id_7;
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7[-1] = id_1;
  wire [-1 : 1 'd0] id_9;
  module_0 modCall_1 ();
  logic [id_6 : 1] id_10;
endmodule
