Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 22 13:11:15 2019
| Host         : DESKTOP-SCFFR7O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 768 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[0]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[1]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[2]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[4]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[5]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[6]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 768 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 6 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.576   -22669.373                   2672                28538        0.052        0.000                      0                28538        3.750        0.000                       0                 10469  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -12.576   -22563.363                   2586                28273        0.052        0.000                      0                28273        3.750        0.000                       0                 10469  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -2.589     -106.012                     86                  265        1.399        0.000                      0                  265  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2586  Failing Endpoints,  Worst Slack      -12.576ns,  Total Violation   -22563.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.576ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg_reg[257]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.324ns  (logic 11.638ns (52.132%)  route 10.686ns (47.868%))
  Logic Levels:           83  (CARRY4=65 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6/CO[3]
                         net (fo=1, routed)           0.001    22.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[258]_i_26/O[1]
                         net (fo=1, routed)           0.407    23.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[257]
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.306    24.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[257]_i_3/O
                         net (fo=1, routed)           0.264    24.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[257]_i_3_n_0
    SLICE_X67Y103        LUT6 (Prop_lut6_I2_O)        0.124    24.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[257]_i_1/O
                         net (fo=9, routed)           0.817    25.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[257]
    SLICE_X64Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.715    12.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X64Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg_reg[257]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X64Y103        FDRE (Setup_fdre_C_D)       -0.058    12.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -25.387    
  -------------------------------------------------------------------
                         slack                                -12.576    

Slack (VIOLATED) :        -12.573ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/j_reg_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.203ns  (logic 10.929ns (49.222%)  route 11.274ns (50.778%))
  Logic Levels:           77  (CARRY4=59 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/O[3]
                         net (fo=1, routed)           0.659    23.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[235]
    SLICE_X67Y97         LUT3 (Prop_lut3_I0_O)        0.307    23.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[235]_i_3/O
                         net (fo=1, routed)           0.405    24.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[235]_i_3_n_0
    SLICE_X67Y95         LUT6 (Prop_lut6_I2_O)        0.124    24.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[235]_i_1/O
                         net (fo=9, routed)           1.014    25.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[235]
    SLICE_X64Y95         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/j_reg_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.541    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X64Y95         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/j_reg_reg[235]/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X64Y95         FDRE (Setup_fdre_C_D)       -0.101    12.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/j_reg_reg[235]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -25.266    
  -------------------------------------------------------------------
                         slack                                -12.573    

Slack (VIOLATED) :        -12.565ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/k_reg_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.204ns  (logic 11.289ns (50.841%)  route 10.915ns (49.159%))
  Logic Levels:           81  (CARRY4=63 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6/CO[3]
                         net (fo=1, routed)           0.001    22.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.130 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7/O[0]
                         net (fo=1, routed)           0.584    23.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[248]
    SLICE_X64Y100        LUT3 (Prop_lut3_I0_O)        0.295    24.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[248]_i_3/O
                         net (fo=1, routed)           0.425    24.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[248]_i_3_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    24.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[248]_i_1/O
                         net (fo=9, routed)           0.709    25.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[248]
    SLICE_X67Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/k_reg_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X67Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/k_reg_reg[248]/C
                         clock pessimism              0.229    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X67Y99         FDRE (Setup_fdre_C_D)       -0.093    12.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/k_reg_reg[248]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -25.267    
  -------------------------------------------------------------------
                         slack                                -12.565    

Slack (VIOLATED) :        -12.558ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/R_reg_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.245ns  (logic 11.289ns (50.748%)  route 10.956ns (49.253%))
  Logic Levels:           81  (CARRY4=63 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6/CO[3]
                         net (fo=1, routed)           0.001    22.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.130 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7/O[0]
                         net (fo=1, routed)           0.584    23.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[248]
    SLICE_X64Y100        LUT3 (Prop_lut3_I0_O)        0.295    24.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[248]_i_3/O
                         net (fo=1, routed)           0.425    24.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[248]_i_3_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    24.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[248]_i_1/O
                         net (fo=9, routed)           0.750    25.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[248]
    SLICE_X66Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/R_reg_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X66Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/R_reg_reg[248]/C
                         clock pessimism              0.229    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X66Y99         FDRE (Setup_fdre_C_D)       -0.045    12.751    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/R_reg_reg[248]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -25.308    
  -------------------------------------------------------------------
                         slack                                -12.558    

Slack (VIOLATED) :        -12.548ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/i_reg_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.274ns  (logic 11.523ns (51.733%)  route 10.751ns (48.267%))
  Logic Levels:           83  (CARRY4=65 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6/CO[3]
                         net (fo=1, routed)           0.001    22.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[258]_i_26/O[0]
                         net (fo=1, routed)           0.588    23.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[256]
    SLICE_X64Y102        LUT3 (Prop_lut3_I0_O)        0.295    24.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_3/O
                         net (fo=1, routed)           0.288    24.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_3_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I2_O)        0.124    24.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_1/O
                         net (fo=9, routed)           0.677    25.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[256]
    SLICE_X64Y102        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/i_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.716    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X64Y102        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/i_reg_reg[256]/C
                         clock pessimism              0.129    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X64Y102        FDRE (Setup_fdre_C_D)       -0.081    12.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/i_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -25.337    
  -------------------------------------------------------------------
                         slack                                -12.548    

Slack (VIOLATED) :        -12.537ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/b_reg_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.276ns  (logic 11.523ns (51.728%)  route 10.753ns (48.272%))
  Logic Levels:           83  (CARRY4=65 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6/CO[3]
                         net (fo=1, routed)           0.001    22.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[258]_i_26/O[0]
                         net (fo=1, routed)           0.588    23.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[256]
    SLICE_X64Y102        LUT3 (Prop_lut3_I0_O)        0.295    24.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_3/O
                         net (fo=1, routed)           0.288    24.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_3_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I2_O)        0.124    24.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_1/O
                         net (fo=9, routed)           0.679    25.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[256]
    SLICE_X67Y105        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/b_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.715    12.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X67Y105        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/b_reg_reg[256]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)       -0.067    12.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/b_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -25.339    
  -------------------------------------------------------------------
                         slack                                -12.537    

Slack (VIOLATED) :        -12.529ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/j_reg_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.288ns  (logic 11.523ns (51.701%)  route 10.765ns (48.299%))
  Logic Levels:           83  (CARRY4=65 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6/CO[3]
                         net (fo=1, routed)           0.001    22.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[258]_i_26/O[0]
                         net (fo=1, routed)           0.588    23.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[256]
    SLICE_X64Y102        LUT3 (Prop_lut3_I0_O)        0.295    24.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_3/O
                         net (fo=1, routed)           0.288    24.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_3_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I2_O)        0.124    24.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_1/O
                         net (fo=9, routed)           0.691    25.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[256]
    SLICE_X67Y104        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/j_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.715    12.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X67Y104        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/j_reg_reg[256]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X67Y104        FDRE (Setup_fdre_C_D)       -0.047    12.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/j_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -25.351    
  -------------------------------------------------------------------
                         slack                                -12.529    

Slack (VIOLATED) :        -12.517ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/R_reg_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.296ns  (logic 11.432ns (51.274%)  route 10.864ns (48.726%))
  Logic Levels:           82  (CARRY4=64 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6/CO[3]
                         net (fo=1, routed)           0.001    22.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6/O[2]
                         net (fo=1, routed)           0.558    23.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[254]
    SLICE_X64Y100        LUT3 (Prop_lut3_I0_O)        0.301    24.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[254]_i_3/O
                         net (fo=1, routed)           0.288    24.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[254]_i_3_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    24.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[254]_i_1/O
                         net (fo=9, routed)           0.820    25.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[254]
    SLICE_X66Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/R_reg_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.716    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X66Y100        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/R_reg_reg[254]/C
                         clock pessimism              0.129    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X66Y100        FDRE (Setup_fdre_C_D)       -0.028    12.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/R_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -25.359    
  -------------------------------------------------------------------
                         slack                                -12.517    

Slack (VIOLATED) :        -12.497ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/i_reg_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.201ns  (logic 11.053ns (49.787%)  route 11.148ns (50.213%))
  Logic Levels:           78  (CARRY4=60 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/O[1]
                         net (fo=1, routed)           0.548    23.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[237]
    SLICE_X67Y96         LUT3 (Prop_lut3_I0_O)        0.306    23.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[237]_i_3/O
                         net (fo=1, routed)           0.637    24.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[237]_i_3_n_0
    SLICE_X67Y97         LUT6 (Prop_lut6_I2_O)        0.124    24.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[237]_i_1/O
                         net (fo=9, routed)           0.766    25.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[237]
    SLICE_X66Y95         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/i_reg_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.541    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X66Y95         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/i_reg_reg[237]/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X66Y95         FDRE (Setup_fdre_C_D)       -0.028    12.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/i_reg_reg[237]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -25.264    
  -------------------------------------------------------------------
                         slack                                -12.497    

Slack (VIOLATED) :        -12.481ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/k_reg_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.216ns  (logic 11.523ns (51.868%)  route 10.693ns (48.132%))
  Logic Levels:           83  (CARRY4=65 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.769     3.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X91Y80         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[7]/Q
                         net (fo=36, routed)          0.941     4.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[7]
    SLICE_X90Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.584 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65/O
                         net (fo=1, routed)           0.305     4.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_65_n_0
    SLICE_X90Y80         LUT4 (Prop_lut4_I3_O)        0.124     5.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31/O
                         net (fo=521, routed)         0.880     5.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_31_n_0
    SLICE_X91Y77         LUT3 (Prop_lut3_I1_O)        0.124     6.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33/O
                         net (fo=259, routed)         1.216     7.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_33_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.357 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5/O
                         net (fo=1, routed)           0.433     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_5_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[184]_i_2/O
                         net (fo=10, routed)          1.084     8.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_A[184]
    SLICE_X85Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76/O
                         net (fo=1, routed)           0.000     9.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_76_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.334 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43/O
                         net (fo=1, routed)           0.000     9.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_43_n_0
    SLICE_X85Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.428 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26/O
                         net (fo=1, routed)           0.948    10.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_26_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I0_O)        0.316    10.692 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18/O
                         net (fo=1, routed)           0.000    10.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_18_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    10.933 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11/O
                         net (fo=1, routed)           0.621    11.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg[3]_i_11_n_0
    SLICE_X81Y63         LUT5 (Prop_lut5_I0_O)        0.298    11.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/program_counter[3]_i_6/O
                         net (fo=1, routed)           0.154    12.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[258]_i_70
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.124    12.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/program_counter[3]_i_4/O
                         net (fo=12, routed)          1.089    13.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_CMP_flag
    SLICE_X74Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69/O
                         net (fo=1, routed)           0.291    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_69_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41/O
                         net (fo=1, routed)           0.154    13.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_41_n_0
    SLICE_X75Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[258]_i_23/O
                         net (fo=526, routed)         1.070    15.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/ALU_select_instr_temp[0]
    SLICE_X66Y39         LUT5 (Prop_lut5_I1_O)        0.124    15.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    15.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg[0]_i_12_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[0]_i_3_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[7]_i_6_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.998 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[11]_i_6_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[15]_i_6_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[19]_i_6_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[23]_i_6_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[27]_i_6_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[31]_i_6_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[35]_i_6_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[39]_i_6_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.001    16.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[43]_i_6_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[47]_i_6_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[51]_i_6_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[55]_i_6_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[59]_i_6_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[63]_i_6_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[67]_i_6_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[71]_i_6_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[75]_i_6_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[79]_i_6_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[83]_i_6_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[87]_i_6_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[91]_i_6_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[95]_i_6_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[99]_i_6_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[103]_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[107]_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[111]_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[115]_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[119]_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[123]_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[127]_i_6_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[131]_i_6_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[135]_i_6_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[139]_i_6_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6/CO[3]
                         net (fo=1, routed)           0.009    19.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[143]_i_6_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[147]_i_6_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[151]_i_6_n_0
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[155]_i_6_n_0
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[159]_i_6_n_0
    SLICE_X66Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[163]_i_6_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[167]_i_6_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[171]_i_6_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[175]_i_6_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[179]_i_6_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[183]_i_6_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.156 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.156    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[187]_i_6_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[191]_i_6_n_0
    SLICE_X66Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[195]_i_6_n_0
    SLICE_X66Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.507 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[199]_i_6_n_0
    SLICE_X66Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[203]_i_6_n_0
    SLICE_X66Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[207]_i_6_n_0
    SLICE_X66Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[211]_i_6_n_0
    SLICE_X66Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[215]_i_6_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[219]_i_6_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[223]_i_6_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[227]_i_6_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[231]_i_6_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[235]_i_6_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[239]_i_6_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6/CO[3]
                         net (fo=1, routed)           0.001    22.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[243]_i_6_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[247]_i_6_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[251]_i_7_n_0
    SLICE_X66Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[255]_i_6_n_0
    SLICE_X66Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_ALU/c_reg_reg[258]_i_26/O[0]
                         net (fo=1, routed)           0.588    23.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/data2[256]
    SLICE_X64Y102        LUT3 (Prop_lut3_I0_O)        0.295    24.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_3/O
                         net (fo=1, routed)           0.288    24.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_3_n_0
    SLICE_X67Y102        LUT6 (Prop_lut6_I2_O)        0.124    24.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/c_reg[256]_i_1/O
                         net (fo=9, routed)           0.619    25.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/temp_ALU_output[256]
    SLICE_X65Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/k_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.715    12.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/clk
    SLICE_X65Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/k_reg_reg[256]/C
                         clock pessimism              0.129    13.023    
                         clock uncertainty           -0.154    12.869    
    SLICE_X65Y103        FDRE (Setup_fdre_C_D)       -0.071    12.798    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/i_CTRL/k_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -25.279    
  -------------------------------------------------------------------
                         slack                                -12.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.700%)  route 0.162ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[10]/Q
                         net (fo=2, routed)           0.162     1.204    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[15]
    SLICE_X49Y44         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.829     1.195    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X49Y44         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1071]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)        -0.008     1.152    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.682%)  route 0.224ns (61.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.558     0.894    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X51Y45         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1075]/Q
                         net (fo=2, routed)           0.224     1.258    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[17]
    SLICE_X45Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.829     1.195    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X45Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1075]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.046     1.206    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.583     0.919    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X61Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/Q
                         net (fo=2, routed)           0.111     1.171    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X62Y40         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X62Y40         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/CLK
                         clock pessimism             -0.282     0.936    
    SLICE_X62Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.119    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.939%)  route 0.209ns (62.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.551     0.887    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X52Y57         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1084]/Q
                         net (fo=2, routed)           0.209     1.224    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[26]
    SLICE_X49Y56         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X49Y56         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1084]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.016     1.171    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1084]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X61Y41         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/Q
                         net (fo=2, routed)           0.111     1.172    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[13]
    SLICE_X62Y42         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X62Y42         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6/CLK
                         clock pessimism             -0.282     0.936    
    SLICE_X62Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.119    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2052]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.204%)  route 0.255ns (57.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y36         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/Q
                         net (fo=2, routed)           0.255     1.285    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[36]
    SLICE_X38Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.330 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[2052]_i_1/O
                         net (fo=1, routed)           0.000     1.330    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[2052]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2052]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X38Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2052]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.121     1.276    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[2052]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1142]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.683%)  route 0.283ns (63.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.552     0.888    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X50Y55         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1142]/Q
                         net (fo=1, routed)           0.283     1.335    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIB1
    SLICE_X46Y53         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.824     1.190    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X46Y53         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.279    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.252ns (57.679%)  route 0.185ns (42.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.580     0.916    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X64Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[10]/Q
                         net (fo=3, routed)           0.185     1.241    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[10]
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.352 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.352    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[10]
    SLICE_X67Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.854     1.220    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X67Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X67Y49         FDRE (Hold_fdre_C_D)         0.105     1.295    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.431%)  route 0.246ns (63.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X64Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/Q
                         net (fo=2, routed)           0.246     1.309    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[40]
    SLICE_X63Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X63Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[12]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.066     1.251    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1128]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.090%)  route 0.195ns (56.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/Q
                         net (fo=2, routed)           0.195     1.236    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[40]
    SLICE_X49Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.828     1.194    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X49Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1128]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.019     1.178    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1128]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X79Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y33    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y33    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y33    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y33    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y52    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y65    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y65    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y65    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y65    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y65    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y65    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y65    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y65    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y63    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y63    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           86  Failing Endpoints,  Worst Slack       -2.589ns,  Total Violation     -106.012ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.580ns (4.801%)  route 11.501ns (95.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.738    15.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X96Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X96Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X96Y86         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.580ns (4.801%)  route 11.501ns (95.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.738    15.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X96Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X96Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X96Y86         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][24]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.580ns (4.801%)  route 11.501ns (95.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.738    15.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X96Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X96Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][26]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X96Y86         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][26]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 0.580ns (4.869%)  route 11.333ns (95.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.569    14.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X99Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X99Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X99Y85         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 0.580ns (4.869%)  route 11.333ns (95.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.569    14.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X99Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X99Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][27]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X99Y85         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][27]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 0.580ns (4.869%)  route 11.333ns (95.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.569    14.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X99Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X99Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][31]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X99Y85         FDCE (Recov_fdce_C_CLR)     -0.405    12.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 0.580ns (4.869%)  route 11.333ns (95.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.569    14.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X98Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X98Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][21]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X98Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][21]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 0.580ns (4.869%)  route 11.333ns (95.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.569    14.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X98Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X98Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][27]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X98Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][27]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 0.580ns (4.869%)  route 11.333ns (95.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.569    14.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X98Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X98Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][21]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X98Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][21]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 0.580ns (4.869%)  route 11.333ns (95.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.764     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124     4.289 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)       10.569    14.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X98Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X98Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X98Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                 -2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.971%)  route 1.368ns (88.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.090     2.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X52Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][7]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.971%)  route 1.368ns (88.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.090     2.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X52Y77         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.807     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][6]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.666%)  route 1.558ns (89.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.280     2.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X50Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.666%)  route 1.558ns (89.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.280     2.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X50Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][6]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.666%)  route 1.558ns (89.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.280     2.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X50Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][6]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.666%)  route 1.558ns (89.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.280     2.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X50Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][6]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.666%)  route 1.558ns (89.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.280     2.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X50Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.809     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][6]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.404%)  route 1.602ns (89.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.324     2.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X55Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.833     1.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X55Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][4]/C
                         clock pessimism             -0.035     1.164    
    SLICE_X55Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.404%)  route 1.602ns (89.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.324     2.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X55Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.833     1.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X55Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][4]/C
                         clock pessimism             -0.035     1.164    
    SLICE_X55Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.186ns (10.404%)  route 1.602ns (89.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.278     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.355 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1340, routed)        1.324     2.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][0]_0
    SLICE_X55Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10470, routed)       0.833     1.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X55Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][9]/C
                         clock pessimism             -0.035     1.164    
    SLICE_X55Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.608    





