Version 4
SHEET 1 1452 680
WIRE -336 -288 -368 -288
WIRE -48 -288 -336 -288
WIRE -368 -192 -368 -288
WIRE -48 -144 -48 -288
WIRE 144 16 112 16
WIRE 384 16 144 16
WIRE -48 48 -48 -64
WIRE 32 48 -48 48
WIRE 384 48 384 16
WIRE -48 80 -48 48
WIRE 112 80 112 16
WIRE -48 128 -96 128
WIRE 160 128 112 128
WIRE 32 160 32 48
WIRE 32 160 0 160
WIRE 64 160 32 160
WIRE -368 256 -368 -112
WIRE -96 256 -96 128
WIRE -96 256 -368 256
WIRE -48 256 -48 176
WIRE -48 256 -96 256
WIRE 112 256 112 176
WIRE 112 256 -48 256
WIRE 160 256 160 128
WIRE 160 256 112 256
WIRE 384 256 384 128
WIRE 384 256 160 256
WIRE -368 272 -368 256
FLAG -368 272 0
FLAG -336 -288 vdd
FLAG 144 16 VOUT
FLAG 32 48 VREF
SYMBOL EuroSYM\\voltage3 -368 -208 R0
WINDOW 0 24 16 Left 2
WINDOW 3 24 104 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vdd
SYMATTR Value {VDDVAL}
SYMBOL nmos4 0 80 M0
SYMATTR InstName M1
SYMATTR Value nmos_3p3
SYMATTR Value2 l={LCH} w={W1}
SYMBOL nmos4 64 80 R0
SYMATTR InstName M2
SYMATTR Value nmos_3p3
SYMATTR Value2 l={LCH} w={W2}
SYMBOL EuroSYM\\voltage3 384 32 R0
WINDOW 0 24 16 Left 2
WINDOW 3 24 104 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName VX
SYMATTR Value 0
SYMBOL res -64 -160 R0
SYMATTR InstName RREF
SYMATTR Value {RREF}
TEXT -824 -352 Left 2 !.lib 'C:\\Users\\Moustafa\\Documents\\papers and confrences\\ETECOM 2025\\GitHub\\analog-circuit-llm-benchmark\\reference\\GF180nm_sm141064_simplified.lib'
TEXT -824 -280 Left 2 !;op
TEXT -824 -176 Left 2 !.dc VX  0  3.3  0.01
TEXT -840 -704 Left 2 !.param LCH = 0.50u\n.param W1  = 12.5u   ; reference device width\n.param W2  = 25u     ; output device width (2:1 ratio)\n.param VDDVAL = 3.3\n.param RREF =  (3.3-0.9)/50u\n.temp 27
