/********************************************************************
 * Copyright (C) 2024 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_emif.h
*/
#ifndef CSLR_EMIF_H_
#define CSLR_EMIF_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_EMIF_CTLCFG_REGS_BASE                                              (0x00000000U)
#define CSL_EMIF_ECC_AGGR_REGS_BASE                                            (0x00000000U)
#define CSL_EMIF_PHYCFG_REGS_BASE                                              (0x00000000U)
#define CSL_EMIF_SSCFG_REGS_BASE                                               (0x00000000U)


/**************************************************************************
* Hardware Region  : Subsystem Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t SS_ID_REV_REG;             /* Subsystem Revision Register */
    volatile uint32_t SS_CTL_REG;                /* Subsystem Control Register */
    volatile uint8_t  Resv_32[24];
    volatile uint32_t V2H_CTL_REG;               /* VBUSMC2HIF Control Register */
    volatile uint32_t V2H_R1_MAT_REG;            /* VBUSMC2HIF Range 1 Match Register */
    volatile uint32_t V2H_R2_MAT_REG;            /* VBUSMC2HIF Range 2 Match Register */
    volatile uint32_t V2H_R3_MAT_REG;            /* VBUSMC2HIF Range 3 Match Register */
    volatile uint32_t V2H_LPT_DEF_PRI_MAP_REG;   /* VBUSMC2HIF LPT Default Priority Mapping Register */
    volatile uint32_t V2H_LPT_R1_PRI_MAP_REG;    /* VBUSMC2HIF LPT Range 1 Priority Map Register */
    volatile uint32_t V2H_LPT_R2_PRI_MAP_REG;    /* VBUSMC2HIF LPT Range 2 Priority Map Register */
    volatile uint32_t V2H_LPT_R3_PRI_MAP_REG;    /* VBUSMC2HIF LPT Range 3 Priority Map Register */
    volatile uint32_t V2H_C1_LAT_REG;            /* VBUSMC2HIF Class 1 Latency Register */
    volatile uint32_t V2H_C2_LAT_REG;            /* VBUSMC2HIF Class 2 Latency Register */
    volatile uint32_t V2H_C3_LAT_REG;            /* VBUSMC2HIF Class 3 Latency Register */
    volatile uint32_t V2H_HPT_DEF_PRI_MAP_REG;   /* VBUSMC2HIF HPT Default Priority Mapping Register */
    volatile uint32_t V2H_HPT_R1_PRI_MAP_REG;    /* VBUSMC2HIF HPT Range 1 Priority Map Register */
    volatile uint32_t V2H_HPT_R2_PRI_MAP_REG;    /* VBUSMC2HIF HPT Range 2 Priority Map Register */
    volatile uint32_t V2H_HPT_R3_PRI_MAP_REG;    /* VBUSMC2HIF HPT Range 3 Priority Map Register */
    volatile uint8_t  Resv_112[20];
    volatile uint32_t V2H_AERR_LOG1_REG;         /* VBUSMC2HIF Address Error Log 1 Register */
    volatile uint32_t V2H_AERR_LOG2_REG;         /* VBUSMC2HIF Address Error Log 2 Register */
    volatile uint32_t V2H_OERR_LOG_REG;          /* VBUSMC2HIF Opcode Error Log Register */
    volatile uint8_t  Resv_128[4];
    volatile uint32_t V2H_1B_ERR_CNT_REG;        /* VBUSMC2HIF 1-Bit EDC Error Count Register */
    volatile uint32_t V2H_1B_ERR_LOG1_REG;       /* VBUSMC2HIF 1-Bit EDC Error Log 1 Register */
    volatile uint32_t V2H_1B_ERR_LOG2_REG;       /* VBUSMC2HIF 1-Bit EDC Error Log 2 Register */
    volatile uint32_t V2H_2B_ERR_LOG1_REG;       /* VBUSMC2HIF 2-Bit EDC Error Log 1 Register */
    volatile uint32_t V2H_2B_ERR_LOG2_REG;       /* VBUSMC2HIF 2-Bit EDC Error Log 2 Register */
    volatile uint8_t  Resv_160[12];
    volatile uint32_t V2H_INT_RAW_REG;           /* VBUSMC2HIF Interrupt Raw Status Register */
    volatile uint32_t V2H_INT_STAT_REG;          /* VBUSMC2HIF Interrupt Status Register */
    volatile uint32_t V2H_INT_SET_REG;           /* VBUSMC2HIF Interrupt Enable Set Register */
    volatile uint32_t V2H_INT_CLR_REG;           /* VBUSMC2HIF Interrupt Enable Clear Register */
    volatile uint32_t V2H_EOI_REG;               /* VBUSMC2HIF End of Interrupt Register */
    volatile uint8_t  Resv_256[76];
    volatile uint32_t PERF_CNT_SEL_REG;          /* Performance Counter Select Register */
    volatile uint32_t PERF_CNT1_REG;             /* Performance Counter 1 Register */
    volatile uint32_t PERF_CNT2_REG;             /* Performance Counter 2 Register */
    volatile uint32_t PERF_CNT3_REG;             /* Performance Counter 3 Register */
    volatile uint32_t PERF_CNT4_REG;             /* Performance Counter 4 Register */
    volatile uint8_t  Resv_336[60];
    volatile uint32_t HIF_MRR_STAT_REG;          /* HIF MRR Status Register */
    volatile uint32_t HIF_MRR_LN0_DATA1_REG;     /* HIF MRR Lane 0 Data 1 Register */
    volatile uint32_t HIF_MRR_LN0_DATA2_REG;     /* HIF MRR Lane 0 Data 2 Register */
    volatile uint32_t HIF_MRR_LN1_DATA1_REG;     /* HIF MRR Lane 1 Data 1 Register */
    volatile uint32_t HIF_MRR_LN1_DATA2_REG;     /* HIF MRR Lane 1 Data 2 Register */
    volatile uint32_t HIF_MRR_LN2_DATA1_REG;     /* HIF MRR Lane 2 Data 1 Register */
    volatile uint32_t HIF_MRR_LN2_DATA2_REG;     /* HIF MRR Lane 2 Data 2 Register */
    volatile uint32_t HIF_MRR_LN3_DATA1_REG;     /* HIF MRR Lane 3 Data 1 Register */
    volatile uint32_t HIF_MRR_LN3_DATA2_REG;     /* HIF MRR Lane 3 Data 2 Register */
    volatile uint32_t HIF_MRR_LN4_DATA1_REG;     /* HIF MRR Lane 4 Data 1 Register */
    volatile uint32_t HIF_MRR_LN4_DATA2_REG;     /* HIF MRR Lane 4 Data 2 Register */
} CSL_emif_sscfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_EMIF_SSCFG_SS_ID_REV_REG                                           (0x00000000U)
#define CSL_EMIF_SSCFG_SS_CTL_REG                                              (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_CTL_REG                                             (0x00000020U)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG                                          (0x00000024U)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG                                          (0x00000028U)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG                                          (0x0000002CU)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG                                 (0x00000030U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG                                  (0x00000034U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG                                  (0x00000038U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG                                  (0x0000003CU)
#define CSL_EMIF_SSCFG_V2H_C1_LAT_REG                                          (0x00000040U)
#define CSL_EMIF_SSCFG_V2H_C2_LAT_REG                                          (0x00000044U)
#define CSL_EMIF_SSCFG_V2H_C3_LAT_REG                                          (0x00000048U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG                                 (0x0000004CU)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG                                  (0x00000050U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG                                  (0x00000054U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG                                  (0x00000058U)
#define CSL_EMIF_SSCFG_V2H_AERR_LOG1_REG                                       (0x00000070U)
#define CSL_EMIF_SSCFG_V2H_AERR_LOG2_REG                                       (0x00000074U)
#define CSL_EMIF_SSCFG_V2H_OERR_LOG_REG                                        (0x00000078U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_CNT_REG                                      (0x00000080U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG                                     (0x00000084U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG2_REG                                     (0x00000088U)
#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG1_REG                                     (0x0000008CU)
#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG2_REG                                     (0x00000090U)
#define CSL_EMIF_SSCFG_V2H_INT_RAW_REG                                         (0x000000A0U)
#define CSL_EMIF_SSCFG_V2H_INT_STAT_REG                                        (0x000000A4U)
#define CSL_EMIF_SSCFG_V2H_INT_SET_REG                                         (0x000000A8U)
#define CSL_EMIF_SSCFG_V2H_INT_CLR_REG                                         (0x000000ACU)
#define CSL_EMIF_SSCFG_V2H_EOI_REG                                             (0x000000B0U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG                                        (0x00000100U)
#define CSL_EMIF_SSCFG_PERF_CNT1_REG                                           (0x00000104U)
#define CSL_EMIF_SSCFG_PERF_CNT2_REG                                           (0x00000108U)
#define CSL_EMIF_SSCFG_PERF_CNT3_REG                                           (0x0000010CU)
#define CSL_EMIF_SSCFG_PERF_CNT4_REG                                           (0x00000110U)
#define CSL_EMIF_SSCFG_HIF_MRR_STAT_REG                                        (0x00000150U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG                                   (0x00000154U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG                                   (0x00000158U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG                                   (0x0000015CU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG                                   (0x00000160U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG                                   (0x00000164U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG                                   (0x00000168U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG                                   (0x0000016CU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG                                   (0x00000170U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG                                   (0x00000174U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG                                   (0x00000178U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* SS_ID_REV_REG */

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MOD_ID_MASK                               (0xFFFF0000U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MOD_ID_SHIFT                              (0x00000010U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MOD_ID_MAX                                (0x0000FFFFU)

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_RTL_VER_MASK                              (0x0000F800U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_RTL_VER_SHIFT                             (0x0000000BU)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_RTL_VER_MAX                               (0x0000001FU)

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MAJ_REV_MASK                              (0x00000700U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MAJ_REV_SHIFT                             (0x00000008U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MAJ_REV_MAX                               (0x00000007U)

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_CUSTOM_MASK                               (0x000000C0U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_CUSTOM_SHIFT                              (0x00000006U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_CUSTOM_MAX                                (0x00000003U)

#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MIN_REV_MASK                              (0x0000003FU)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MIN_REV_SHIFT                             (0x00000000U)
#define CSL_EMIF_SSCFG_SS_ID_REV_REG_MIN_REV_MAX                               (0x0000003FU)

/* SS_CTL_REG */

#define CSL_EMIF_SSCFG_SS_CTL_REG_X22_LPDDR4_MASK                              (0x00010000U)
#define CSL_EMIF_SSCFG_SS_CTL_REG_X22_LPDDR4_SHIFT                             (0x00000010U)
#define CSL_EMIF_SSCFG_SS_CTL_REG_X22_LPDDR4_MAX                               (0x00000001U)

#define CSL_EMIF_SSCFG_SS_CTL_REG_CTL_ARST_MASK                                (0x00000001U)
#define CSL_EMIF_SSCFG_SS_CTL_REG_CTL_ARST_SHIFT                               (0x00000000U)
#define CSL_EMIF_SSCFG_SS_CTL_REG_CTL_ARST_MAX                                 (0x00000001U)

/* V2H_CTL_REG */

#define CSL_EMIF_SSCFG_V2H_CTL_REG_RMW_EN_MASK                                 (0x80000000U)
#define CSL_EMIF_SSCFG_V2H_CTL_REG_RMW_EN_SHIFT                                (0x0000001FU)
#define CSL_EMIF_SSCFG_V2H_CTL_REG_RMW_EN_MAX                                  (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_CTL_REG_CRIT_THRESH_MASK                            (0x0001F000U)
#define CSL_EMIF_SSCFG_V2H_CTL_REG_CRIT_THRESH_SHIFT                           (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_CTL_REG_CRIT_THRESH_MAX                             (0x0000001FU)

#define CSL_EMIF_SSCFG_V2H_CTL_REG_SDRAM_IDX_MASK                              (0x000003E0U)
#define CSL_EMIF_SSCFG_V2H_CTL_REG_SDRAM_IDX_SHIFT                             (0x00000005U)
#define CSL_EMIF_SSCFG_V2H_CTL_REG_SDRAM_IDX_MAX                               (0x0000001FU)

#define CSL_EMIF_SSCFG_V2H_CTL_REG_REGION_IDX_MASK                             (0x0000001FU)
#define CSL_EMIF_SSCFG_V2H_CTL_REG_REGION_IDX_SHIFT                            (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_CTL_REG_REGION_IDX_MAX                              (0x0000001FU)

/* V2H_R1_MAT_REG */

#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_RANGEEN_A_MASK                    (0x80000000U)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_RANGEEN_A_SHIFT                   (0x0000001FU)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_RANGEEN_A_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_MASK_A_MASK                       (0x70000000U)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_MASK_A_SHIFT                      (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_MASK_A_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_ROUTEID_A_MASK                    (0x0FFF0000U)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_ROUTEID_A_SHIFT                   (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_ROUTEID_A_MAX                     (0x00000FFFU)

#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_RANGEEN_B_MASK                    (0x00008000U)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_RANGEEN_B_SHIFT                   (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_RANGEEN_B_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_MASK_B_MASK                       (0x00007000U)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_MASK_B_SHIFT                      (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_MASK_B_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_ROUTEID_B_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_ROUTEID_B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_R1_MAT_REG_RANGE1_ROUTEID_B_MAX                     (0x00000FFFU)

/* V2H_R2_MAT_REG */

#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_RANGEEN_A_MASK                    (0x80000000U)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_RANGEEN_A_SHIFT                   (0x0000001FU)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_RANGEEN_A_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_MASK_A_MASK                       (0x70000000U)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_MASK_A_SHIFT                      (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_MASK_A_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_ROUTEID_A_MASK                    (0x0FFF0000U)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_ROUTEID_A_SHIFT                   (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_ROUTEID_A_MAX                     (0x00000FFFU)

#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_RANGEEN_B_MASK                    (0x00008000U)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_RANGEEN_B_SHIFT                   (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_RANGEEN_B_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_MASK_B_MASK                       (0x00007000U)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_MASK_B_SHIFT                      (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_MASK_B_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_ROUTEID_B_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_ROUTEID_B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_R2_MAT_REG_RANGE2_ROUTEID_B_MAX                     (0x00000FFFU)

/* V2H_R3_MAT_REG */

#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_RANGEEN_A_MASK                    (0x80000000U)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_RANGEEN_A_SHIFT                   (0x0000001FU)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_RANGEEN_A_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_MASK_A_MASK                       (0x70000000U)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_MASK_A_SHIFT                      (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_MASK_A_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_ROUTEID_A_MASK                    (0x0FFF0000U)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_ROUTEID_A_SHIFT                   (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_ROUTEID_A_MAX                     (0x00000FFFU)

#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_RANGEEN_B_MASK                    (0x00008000U)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_RANGEEN_B_SHIFT                   (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_RANGEEN_B_MAX                     (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_MASK_B_MASK                       (0x00007000U)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_MASK_B_SHIFT                      (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_MASK_B_MAX                        (0x00000007U)

#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_ROUTEID_B_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_ROUTEID_B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_R3_MAT_REG_RANGE3_ROUTEID_B_MAX                     (0x00000FFFU)

/* V2H_LPT_DEF_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP0_MASK                (0xF0000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP0_SHIFT               (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP0_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP1_MASK                (0x0F000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP1_SHIFT               (0x00000018U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP1_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP2_MASK                (0x00F00000U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP2_SHIFT               (0x00000014U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP2_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP3_MASK                (0x000F0000U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP3_SHIFT               (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP3_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP4_MASK                (0x0000F000U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP4_SHIFT               (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP4_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP5_MASK                (0x00000F00U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP5_SHIFT               (0x00000008U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP5_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP6_MASK                (0x000000F0U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP6_SHIFT               (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP6_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP7_MASK                (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP7_SHIFT               (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_DEF_PRI_MAP_REG_LPT_PRIMAP7_MAX                 (0x0000000FU)

/* V2H_LPT_R1_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP0_MASK          (0xF0000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP0_SHIFT         (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP0_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP1_MASK          (0x0F000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP1_SHIFT         (0x00000018U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP1_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP2_MASK          (0x00F00000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP2_SHIFT         (0x00000014U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP2_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP3_MASK          (0x000F0000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP3_SHIFT         (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP3_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP4_MASK          (0x0000F000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP4_SHIFT         (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP4_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP5_MASK          (0x00000F00U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP5_SHIFT         (0x00000008U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP5_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP6_MASK          (0x000000F0U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP6_SHIFT         (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP6_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP7_MASK          (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP7_SHIFT         (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R1_PRI_MAP_REG_LPT_RANGE1_PRIMAP7_MAX           (0x0000000FU)

/* V2H_LPT_R2_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP0_MASK          (0xF0000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP0_SHIFT         (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP0_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP1_MASK          (0x0F000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP1_SHIFT         (0x00000018U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP1_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP2_MASK          (0x00F00000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP2_SHIFT         (0x00000014U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP2_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP3_MASK          (0x000F0000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP3_SHIFT         (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP3_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP4_MASK          (0x0000F000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP4_SHIFT         (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP4_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP5_MASK          (0x00000F00U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP5_SHIFT         (0x00000008U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP5_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP6_MASK          (0x000000F0U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP6_SHIFT         (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP6_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP7_MASK          (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP7_SHIFT         (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R2_PRI_MAP_REG_LPT_RANGE2_PRIMAP7_MAX           (0x0000000FU)

/* V2H_LPT_R3_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP0_MASK          (0xF0000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP0_SHIFT         (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP0_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP1_MASK          (0x0F000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP1_SHIFT         (0x00000018U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP1_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP2_MASK          (0x00F00000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP2_SHIFT         (0x00000014U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP2_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP3_MASK          (0x000F0000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP3_SHIFT         (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP3_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP4_MASK          (0x0000F000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP4_SHIFT         (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP4_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP5_MASK          (0x00000F00U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP5_SHIFT         (0x00000008U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP5_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP6_MASK          (0x000000F0U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP6_SHIFT         (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP6_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP7_MASK          (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP7_SHIFT         (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_LPT_R3_PRI_MAP_REG_LPT_RANGE3_PRIMAP7_MAX           (0x0000000FU)

/* V2H_C1_LAT_REG */

#define CSL_EMIF_SSCFG_V2H_C1_LAT_REG_CLASS1_LATENCY_MASK                      (0x000007FFU)
#define CSL_EMIF_SSCFG_V2H_C1_LAT_REG_CLASS1_LATENCY_SHIFT                     (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_C1_LAT_REG_CLASS1_LATENCY_MAX                       (0x000007FFU)

/* V2H_C2_LAT_REG */

#define CSL_EMIF_SSCFG_V2H_C2_LAT_REG_CLASS2_LATENCY_MASK                      (0x000007FFU)
#define CSL_EMIF_SSCFG_V2H_C2_LAT_REG_CLASS2_LATENCY_SHIFT                     (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_C2_LAT_REG_CLASS2_LATENCY_MAX                       (0x000007FFU)

/* V2H_C3_LAT_REG */

#define CSL_EMIF_SSCFG_V2H_C3_LAT_REG_CLASS3_LATENCY_MASK                      (0x000007FFU)
#define CSL_EMIF_SSCFG_V2H_C3_LAT_REG_CLASS3_LATENCY_SHIFT                     (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_C3_LAT_REG_CLASS3_LATENCY_MAX                       (0x000007FFU)

/* V2H_HPT_DEF_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP0_MASK                (0xF0000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP0_SHIFT               (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP0_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP1_MASK                (0x0F000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP1_SHIFT               (0x00000018U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP1_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP2_MASK                (0x00F00000U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP2_SHIFT               (0x00000014U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP2_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP3_MASK                (0x000F0000U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP3_SHIFT               (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP3_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP4_MASK                (0x0000F000U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP4_SHIFT               (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP4_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP5_MASK                (0x00000F00U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP5_SHIFT               (0x00000008U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP5_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP6_MASK                (0x000000F0U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP6_SHIFT               (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP6_MAX                 (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP7_MASK                (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP7_SHIFT               (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_DEF_PRI_MAP_REG_HPT_PRIMAP7_MAX                 (0x0000000FU)

/* V2H_HPT_R1_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP0_MASK          (0xF0000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP0_SHIFT         (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP0_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP1_MASK          (0x0F000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP1_SHIFT         (0x00000018U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP1_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP2_MASK          (0x00F00000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP2_SHIFT         (0x00000014U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP2_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP3_MASK          (0x000F0000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP3_SHIFT         (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP3_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP4_MASK          (0x0000F000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP4_SHIFT         (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP4_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP5_MASK          (0x00000F00U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP5_SHIFT         (0x00000008U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP5_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP6_MASK          (0x000000F0U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP6_SHIFT         (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP6_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP7_MASK          (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP7_SHIFT         (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R1_PRI_MAP_REG_HPT_RANGE1_PRIMAP7_MAX           (0x0000000FU)

/* V2H_HPT_R2_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP0_MASK          (0xF0000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP0_SHIFT         (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP0_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP1_MASK          (0x0F000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP1_SHIFT         (0x00000018U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP1_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP2_MASK          (0x00F00000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP2_SHIFT         (0x00000014U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP2_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP3_MASK          (0x000F0000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP3_SHIFT         (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP3_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP4_MASK          (0x0000F000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP4_SHIFT         (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP4_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP5_MASK          (0x00000F00U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP5_SHIFT         (0x00000008U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP5_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP6_MASK          (0x000000F0U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP6_SHIFT         (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP6_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP7_MASK          (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP7_SHIFT         (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R2_PRI_MAP_REG_HPT_RANGE2_PRIMAP7_MAX           (0x0000000FU)

/* V2H_HPT_R3_PRI_MAP_REG */

#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP0_MASK          (0xF0000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP0_SHIFT         (0x0000001CU)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP0_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP1_MASK          (0x0F000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP1_SHIFT         (0x00000018U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP1_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP2_MASK          (0x00F00000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP2_SHIFT         (0x00000014U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP2_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP3_MASK          (0x000F0000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP3_SHIFT         (0x00000010U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP3_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP4_MASK          (0x0000F000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP4_SHIFT         (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP4_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP5_MASK          (0x00000F00U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP5_SHIFT         (0x00000008U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP5_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP6_MASK          (0x000000F0U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP6_SHIFT         (0x00000004U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP6_MAX           (0x0000000FU)

#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP7_MASK          (0x0000000FU)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP7_SHIFT         (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_HPT_R3_PRI_MAP_REG_HPT_RANGE3_PRIMAP7_MAX           (0x0000000FU)

/* V2H_AERR_LOG1_REG */

#define CSL_EMIF_SSCFG_V2H_AERR_LOG1_REG_AERR_ADDR_LSB_MASK                    (0xFFFFF000U)
#define CSL_EMIF_SSCFG_V2H_AERR_LOG1_REG_AERR_ADDR_LSB_SHIFT                   (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_AERR_LOG1_REG_AERR_ADDR_LSB_MAX                     (0x000FFFFFU)

#define CSL_EMIF_SSCFG_V2H_AERR_LOG1_REG_AERR_ROUTE_ID_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2H_AERR_LOG1_REG_AERR_ROUTE_ID_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_AERR_LOG1_REG_AERR_ROUTE_ID_MAX                     (0x00000FFFU)

/* V2H_AERR_LOG2_REG */

#define CSL_EMIF_SSCFG_V2H_AERR_LOG2_REG_AERR_ADDR_MSB_MASK                    (0x0FFFFFFFU)
#define CSL_EMIF_SSCFG_V2H_AERR_LOG2_REG_AERR_ADDR_MSB_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_AERR_LOG2_REG_AERR_ADDR_MSB_MAX                     (0x0FFFFFFFU)

/* V2H_OERR_LOG_REG */

#define CSL_EMIF_SSCFG_V2H_OERR_LOG_REG_OERR_OP_CODE_MASK                      (0x0003F000U)
#define CSL_EMIF_SSCFG_V2H_OERR_LOG_REG_OERR_OP_CODE_SHIFT                     (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_OERR_LOG_REG_OERR_OP_CODE_MAX                       (0x0000003FU)

#define CSL_EMIF_SSCFG_V2H_OERR_LOG_REG_OERR_ROUTE_ID_MASK                     (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2H_OERR_LOG_REG_OERR_ROUTE_ID_SHIFT                    (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_OERR_LOG_REG_OERR_ROUTE_ID_MAX                      (0x00000FFFU)

/* V2H_1B_ERR_CNT_REG */

#define CSL_EMIF_SSCFG_V2H_1B_ERR_CNT_REG_EDC_1B_ERR_CNT_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_CNT_REG_EDC_1B_ERR_CNT_SHIFT                 (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_CNT_REG_EDC_1B_ERR_CNT_MAX                   (0xFFFFFFFFU)

/* V2H_1B_ERR_LOG1_REG */

#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ADDR_LSB_1B_MASK                    (0xFFE00000U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ADDR_LSB_1B_SHIFT                   (0x00000015U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ADDR_LSB_1B_MAX                     (0x000007FFU)

#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ERR_POS_1B_MASK                     (0x001FF000U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ERR_POS_1B_SHIFT                    (0x0000000CU)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ERR_POS_1B_MAX                      (0x000001FFU)

#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ROUTE_ID_1B_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ROUTE_ID_1B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG1_REG_ROUTE_ID_1B_MAX                     (0x00000FFFU)

/* V2H_1B_ERR_LOG2_REG */

#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG2_REG_ADDR_MSB_1B_MASK                    (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG2_REG_ADDR_MSB_1B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_1B_ERR_LOG2_REG_ADDR_MSB_1B_MAX                     (0xFFFFFFFFU)

/* V2H_2B_ERR_LOG1_REG */

#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG1_REG_ADR_LSB_2B_MASK                     (0xFFE00000U)
#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG1_REG_ADR_LSB_2B_SHIFT                    (0x00000015U)
#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG1_REG_ADR_LSB_2B_MAX                      (0x000007FFU)

#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG1_REG_ROUTE_ID_2B_MASK                    (0x00000FFFU)
#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG1_REG_ROUTE_ID_2B_SHIFT                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG1_REG_ROUTE_ID_2B_MAX                     (0x00000FFFU)

/* V2H_2B_ERR_LOG2_REG */

#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG2_REG_ADR_MSB_2B_MASK                     (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG2_REG_ADR_MSB_2B_SHIFT                    (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_2B_ERR_LOG2_REG_ADR_MSB_2B_MAX                      (0xFFFFFFFFU)

/* V2H_INT_RAW_REG */

#define CSL_EMIF_SSCFG_V2H_INT_RAW_REG_AERR_MASK                               (0x00000002U)
#define CSL_EMIF_SSCFG_V2H_INT_RAW_REG_AERR_SHIFT                              (0x00000001U)
#define CSL_EMIF_SSCFG_V2H_INT_RAW_REG_AERR_MAX                                (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_INT_RAW_REG_OERR_MASK                               (0x00000001U)
#define CSL_EMIF_SSCFG_V2H_INT_RAW_REG_OERR_SHIFT                              (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_INT_RAW_REG_OERR_MAX                                (0x00000001U)

/* V2H_INT_STAT_REG */

#define CSL_EMIF_SSCFG_V2H_INT_STAT_REG_AERR_MASK                              (0x00000002U)
#define CSL_EMIF_SSCFG_V2H_INT_STAT_REG_AERR_SHIFT                             (0x00000001U)
#define CSL_EMIF_SSCFG_V2H_INT_STAT_REG_AERR_MAX                               (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_INT_STAT_REG_OERR_MASK                              (0x00000001U)
#define CSL_EMIF_SSCFG_V2H_INT_STAT_REG_OERR_SHIFT                             (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_INT_STAT_REG_OERR_MAX                               (0x00000001U)

/* V2H_INT_SET_REG */

#define CSL_EMIF_SSCFG_V2H_INT_SET_REG_AERR_EN_MASK                            (0x00000002U)
#define CSL_EMIF_SSCFG_V2H_INT_SET_REG_AERR_EN_SHIFT                           (0x00000001U)
#define CSL_EMIF_SSCFG_V2H_INT_SET_REG_AERR_EN_MAX                             (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_INT_SET_REG_OERR_EN_MASK                            (0x00000001U)
#define CSL_EMIF_SSCFG_V2H_INT_SET_REG_OERR_EN_SHIFT                           (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_INT_SET_REG_OERR_EN_MAX                             (0x00000001U)

/* V2H_INT_CLR_REG */

#define CSL_EMIF_SSCFG_V2H_INT_CLR_REG_AERR_EN_MASK                            (0x00000002U)
#define CSL_EMIF_SSCFG_V2H_INT_CLR_REG_AERR_EN_SHIFT                           (0x00000001U)
#define CSL_EMIF_SSCFG_V2H_INT_CLR_REG_AERR_EN_MAX                             (0x00000001U)

#define CSL_EMIF_SSCFG_V2H_INT_CLR_REG_OERR_EN_MASK                            (0x00000001U)
#define CSL_EMIF_SSCFG_V2H_INT_CLR_REG_OERR_EN_SHIFT                           (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_INT_CLR_REG_OERR_EN_MAX                             (0x00000001U)

/* V2H_EOI_REG */

#define CSL_EMIF_SSCFG_V2H_EOI_REG_EOI_MASK                                    (0x00000003U)
#define CSL_EMIF_SSCFG_V2H_EOI_REG_EOI_SHIFT                                   (0x00000000U)
#define CSL_EMIF_SSCFG_V2H_EOI_REG_EOI_MAX                                     (0x00000003U)

/* PERF_CNT_SEL_REG */

#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT4_SEL_MASK                          (0x3F000000U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT4_SEL_SHIFT                         (0x00000018U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT4_SEL_MAX                           (0x0000003FU)

#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT3_SEL_MASK                          (0x003F0000U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT3_SEL_SHIFT                         (0x00000010U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT3_SEL_MAX                           (0x0000003FU)

#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT2_SEL_MASK                          (0x00003F00U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT2_SEL_SHIFT                         (0x00000008U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT2_SEL_MAX                           (0x0000003FU)

#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT1_SEL_MASK                          (0x0000003FU)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT1_SEL_SHIFT                         (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT_SEL_REG_CNT1_SEL_MAX                           (0x0000003FU)

/* PERF_CNT1_REG */

#define CSL_EMIF_SSCFG_PERF_CNT1_REG_CNT1_MASK                                 (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_PERF_CNT1_REG_CNT1_SHIFT                                (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT1_REG_CNT1_MAX                                  (0xFFFFFFFFU)

/* PERF_CNT2_REG */

#define CSL_EMIF_SSCFG_PERF_CNT2_REG_CNT2_MASK                                 (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_PERF_CNT2_REG_CNT2_SHIFT                                (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT2_REG_CNT2_MAX                                  (0xFFFFFFFFU)

/* PERF_CNT3_REG */

#define CSL_EMIF_SSCFG_PERF_CNT3_REG_CNT3_MASK                                 (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_PERF_CNT3_REG_CNT3_SHIFT                                (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT3_REG_CNT3_MAX                                  (0xFFFFFFFFU)

/* PERF_CNT4_REG */

#define CSL_EMIF_SSCFG_PERF_CNT4_REG_CNT4_MASK                                 (0xFFFFFFFFU)
#define CSL_EMIF_SSCFG_PERF_CNT4_REG_CNT4_SHIFT                                (0x00000000U)
#define CSL_EMIF_SSCFG_PERF_CNT4_REG_CNT4_MAX                                  (0xFFFFFFFFU)

/* HIF_MRR_STAT_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_STAT_REG_DATA2_VLD_MASK                         (0x00000002U)
#define CSL_EMIF_SSCFG_HIF_MRR_STAT_REG_DATA2_VLD_SHIFT                        (0x00000001U)
#define CSL_EMIF_SSCFG_HIF_MRR_STAT_REG_DATA2_VLD_MAX                          (0x00000001U)

#define CSL_EMIF_SSCFG_HIF_MRR_STAT_REG_DATA1_VLD_MASK                         (0x00000001U)
#define CSL_EMIF_SSCFG_HIF_MRR_STAT_REG_DATA1_VLD_SHIFT                        (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_STAT_REG_DATA1_VLD_MAX                          (0x00000001U)

/* HIF_MRR_LN0_DATA1_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B0_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B0_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B0_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B1_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B1_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B1_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B2_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B2_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B2_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B3_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B3_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA1_REG_DATA_L0_B3_MAX                    (0x000000FFU)

/* HIF_MRR_LN0_DATA2_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B4_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B4_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B4_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B5_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B5_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B5_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B6_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B6_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B6_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B7_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B7_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN0_DATA2_REG_DATA_L0_B7_MAX                    (0x000000FFU)

/* HIF_MRR_LN1_DATA1_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B0_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B0_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B0_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B1_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B1_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B1_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B2_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B2_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B2_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B3_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B3_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA1_REG_DATA_L1_B3_MAX                    (0x000000FFU)

/* HIF_MRR_LN1_DATA2_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B4_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B4_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B4_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B5_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B5_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B5_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B6_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B6_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B6_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B7_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B7_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN1_DATA2_REG_DATA_L1_B7_MAX                    (0x000000FFU)

/* HIF_MRR_LN2_DATA1_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B0_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B0_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B0_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B1_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B1_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B1_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B2_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B2_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B2_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B3_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B3_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA1_REG_DATA_L2_B3_MAX                    (0x000000FFU)

/* HIF_MRR_LN2_DATA2_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B4_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B4_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B4_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B5_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B5_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B5_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B6_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B6_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B6_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B7_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B7_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN2_DATA2_REG_DATA_L2_B7_MAX                    (0x000000FFU)

/* HIF_MRR_LN3_DATA1_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B0_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B0_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B0_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B1_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B1_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B1_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B2_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B2_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B2_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B3_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B3_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA1_REG_DATA_L3_B3_MAX                    (0x000000FFU)

/* HIF_MRR_LN3_DATA2_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B4_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B4_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B4_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B5_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B5_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B5_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B6_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B6_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B6_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B7_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B7_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN3_DATA2_REG_DATA_L3_B7_MAX                    (0x000000FFU)

/* HIF_MRR_LN4_DATA1_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B0_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B0_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B0_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B1_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B1_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B1_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B2_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B2_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B2_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B3_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B3_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA1_REG_DATA_L4_B3_MAX                    (0x000000FFU)

/* HIF_MRR_LN4_DATA2_REG */

#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B4_MASK                   (0x000000FFU)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B4_SHIFT                  (0x00000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B4_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B5_MASK                   (0x0000FF00U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B5_SHIFT                  (0x00000008U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B5_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B6_MASK                   (0x00FF0000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B6_SHIFT                  (0x00000010U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B6_MAX                    (0x000000FFU)

#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B7_MASK                   (0xFF000000U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B7_SHIFT                  (0x00000018U)
#define CSL_EMIF_SSCFG_HIF_MRR_LN4_DATA2_REG_DATA_L4_B7_MAX                    (0x000000FFU)

/**************************************************************************
* Hardware Region  : Synopsys DDR Controller Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t MSTR;                      /* Master Register0 */
    volatile uint32_t STAT;                      /* Operating Mode Status Register */
    volatile uint8_t  Resv_16[8];
    volatile uint32_t MRCTRL0;                   /* Mode Register Read/Write Control Register 0 */
    volatile uint32_t MRCTRL1;                   /* Mode Register Read/Write Control Register 1 */
    volatile uint32_t MRSTAT;                    /* Mode Register Read/Write Status Register */
    volatile uint32_t MRCTRL2;                   /* Mode Register Read/Write Control Register 2 */
    volatile uint32_t DERATEEN;                  /* Temperature Derate Enable Register */
    volatile uint32_t DERATEINT;                 /* Temperature Derate Interval Register */
    volatile uint8_t  Resv_48[8];
    volatile uint32_t PWRCTL;                    /* Low Power Control Register */
    volatile uint32_t PWRTMG;                    /* Low Power Timing Register */
    volatile uint32_t HWLPCTL;                   /* Hardware Low Power Control Register */
    volatile uint8_t  Resv_80[20];
    volatile uint32_t RFSHCTL0;                  /* Refresh Control Register 0 */
    volatile uint32_t RFSHCTL1;                  /* Refresh Control Register 1 */
    volatile uint8_t  Resv_96[8];
    volatile uint32_t RFSHCTL3;                  /* Refresh Control Register 3 */
    volatile uint32_t RFSHTMG;                   /* Refresh Timing Register */
    volatile uint8_t  Resv_112[8];
    volatile uint32_t ECCCFG0;                   /* ECC Configuration Register 0 */
    volatile uint32_t ECCCFG1;                   /* ECC Configuration Register 1 */
    volatile uint32_t ECCSTAT;                   /* SECDED ECC Status Register (Valid only in MEMC_ECC_SUPPORT==1 (SECDED ECC mode)) */
    volatile uint32_t ECCCLR;                    /* ECC Clear Register */
    volatile uint32_t ECCERRCNT;                 /* ECC Error Counter Register */
    volatile uint32_t ECCCADDR0;                 /* ECC Corrected Error Address Register 0 */
    volatile uint32_t ECCCADDR1;                 /* ECC Corrected Error Address Register 1 */
    volatile uint32_t ECCCSYN0;                  /* ECC Corrected Syndrome Register 0 */
    volatile uint8_t  Resv_148[4];
    volatile uint32_t ECCCSYN2;                  /* ECC Corrected Syndrome Register 2 */
    volatile uint32_t ECCBITMASK0;               /* ECC Corrected Data Bit Mask Register 0 */
    volatile uint8_t  Resv_160[4];
    volatile uint32_t ECCBITMASK2;               /* ECC Corrected Data Bit Mask Register 2 */
    volatile uint32_t ECCUADDR0;                 /* ECC Uncorrected Error Address Register 0 */
    volatile uint32_t ECCUADDR1;                 /* ECC Uncorrected Error Address Register 1 */
    volatile uint32_t ECCUSYN0;                  /* ECC Uncorrected Syndrome Register 0 */
    volatile uint8_t  Resv_180[4];
    volatile uint32_t ECCUSYN2;                  /* ECC Uncorrected Syndrome Register 2 */
    volatile uint32_t ECCPOISONADDR0;            /* ECC Data Poisoning Address Register 0. If a HIF write data beat matches the address specified in this register, an ECC error will be introduced on that transaction (write/RMW), if ECCCFG1.data_poison_en=1 */
    volatile uint32_t ECCPOISONADDR1;            /* ECC Data Poisoning Address Register 1. If a HIF write data beat matches the address specified in this register, an ECC error will be introduced on that transaction (write/RMW), if ECCCFG1.data_poison_en=1 */
    volatile uint32_t CRCPARCTL0;                /* CRC Parity Control Register0 */
    volatile uint32_t CRCPARCTL1;                /* CRC Parity Control Register1 */
    volatile uint32_t CRCPARCTL2;                /* CRC Parity Control Register2 */
    volatile uint32_t CRCPARSTAT;                /* CRC Parity Status Register */
    volatile uint32_t INIT0;                     /* SDRAM Initialization Register 0 */
    volatile uint32_t INIT1;                     /* SDRAM Initialization Register 1 */
    volatile uint32_t INIT2;                     /* SDRAM Initialization Register 2 */
    volatile uint32_t INIT3;                     /* SDRAM Initialization Register 3 */
    volatile uint32_t INIT4;                     /* SDRAM Initialization Register 4 */
    volatile uint32_t INIT5;                     /* SDRAM Initialization Register 5 */
    volatile uint32_t INIT6;                     /* SDRAM Initialization Register 6 */
    volatile uint32_t INIT7;                     /* SDRAM Initialization Register 7 */
    volatile uint32_t DIMMCTL;                   /* DIMM Control Register */
    volatile uint32_t RANKCTL;                   /* Rank Control Register */
    volatile uint8_t  Resv_256[8];
    volatile uint32_t DRAMTMG0;                  /* SDRAM Timing Register 0 */
    volatile uint32_t DRAMTMG1;                  /* SDRAM Timing Register 1 */
    volatile uint32_t DRAMTMG2;                  /* SDRAM Timing Register 2 */
    volatile uint32_t DRAMTMG3;                  /* SDRAM Timing Register 3 */
    volatile uint32_t DRAMTMG4;                  /* SDRAM Timing Register 4 */
    volatile uint32_t DRAMTMG5;                  /* SDRAM Timing Register 5 */
    volatile uint32_t DRAMTMG6;                  /* SDRAM Timing Register 6 */
    volatile uint32_t DRAMTMG7;                  /* SDRAM Timing Register 7 */
    volatile uint32_t DRAMTMG8;                  /* SDRAM Timing Register 8 */
    volatile uint32_t DRAMTMG9;                  /* SDRAM Timing Register 9 */
    volatile uint32_t DRAMTMG10;                 /* SDRAM Timing Register 10 */
    volatile uint32_t DRAMTMG11;                 /* SDRAM Timing Register 11 */
    volatile uint32_t DRAMTMG12;                 /* SDRAM Timing Register 12 */
    volatile uint32_t DRAMTMG13;                 /* SDRAM Timing Register 13 */
    volatile uint32_t DRAMTMG14;                 /* SDRAM Timing Register 14 */
    volatile uint32_t DRAMTMG15;                 /* SDRAM Timing Register 15 */
    volatile uint8_t  Resv_384[64];
    volatile uint32_t ZQCTL0;                    /* ZQ Control Register 0 */
    volatile uint32_t ZQCTL1;                    /* ZQ Control Register 1 */
    volatile uint32_t ZQCTL2;                    /* ZQ Control Register 2 */
    volatile uint32_t ZQSTAT;                    /* ZQ Status Register */
    volatile uint32_t DFITMG0;                   /* DFI Timing Register 0 */
    volatile uint32_t DFITMG1;                   /* DFI Timing Register 1 */
    volatile uint32_t DFILPCFG0;                 /* DFI Low Power Configuration Register 0 */
    volatile uint32_t DFILPCFG1;                 /* DFI Low Power Configuration Register 1 */
    volatile uint32_t DFIUPD0;                   /* DFI Update Register 0 */
    volatile uint32_t DFIUPD1;                   /* DFI Update Register 1 */
    volatile uint32_t DFIUPD2;                   /* DFI Update Register 2 */
    volatile uint8_t  Resv_432[4];
    volatile uint32_t DFIMISC;                   /* DFI Miscellaneous Control Register */
    volatile uint32_t DFITMG2;                   /* DFI Timing Register 2 */
    volatile uint32_t DFITMG3;                   /* DFI Timing Register 3 */
    volatile uint32_t DFISTAT;                   /* DFI Status Register */
    volatile uint32_t DBICTL;                    /* DM/DBI Control Register */
    volatile uint32_t DFIPHYMSTR;                /* DFI PHY Master */
    volatile uint8_t  Resv_512[56];
    volatile uint32_t ADDRMAP0;                  /* Address Map Register 0 */
    volatile uint32_t ADDRMAP1;                  /* Address Map Register 1 */
    volatile uint32_t ADDRMAP2;                  /* Address Map Register 2 */
    volatile uint32_t ADDRMAP3;                  /* Address Map Register 3 */
    volatile uint32_t ADDRMAP4;                  /* Address Map Register 4 */
    volatile uint32_t ADDRMAP5;                  /* Address Map Register 5 */
    volatile uint32_t ADDRMAP6;                  /* Address Map Register 6 */
    volatile uint32_t ADDRMAP7;                  /* Address Map Register 7 */
    volatile uint32_t ADDRMAP8;                  /* Address Map Register 8 */
    volatile uint32_t ADDRMAP9;                  /* Address Map Register 9 */
    volatile uint32_t ADDRMAP10;                 /* Address Map Register 10 */
    volatile uint32_t ADDRMAP11;                 /* Address Map Register 11 */
    volatile uint8_t  Resv_576[16];
    volatile uint32_t ODTCFG;                    /* ODT Configuration Register */
    volatile uint32_t ODTMAP;                    /* ODT/Rank Map Register */
    volatile uint8_t  Resv_592[8];
    volatile uint32_t SCHED;                     /* Scheduler Control Register */
    volatile uint32_t SCHED1;                    /* Scheduler Control Register 1 */
    volatile uint8_t  Resv_604[4];
    volatile uint32_t PERFHPR1;                  /* High Priority Read CAM Register 1 */
    volatile uint8_t  Resv_612[4];
    volatile uint32_t PERFLPR1;                  /* Low Priority Read CAM Register 1 */
    volatile uint8_t  Resv_620[4];
    volatile uint32_t PERFWR1;                   /* Write CAM Register 1 */
    volatile uint8_t  Resv_640[16];
    volatile uint32_t DQMAP0;                    /* DQ Map Register 0 */
    volatile uint32_t DQMAP1;                    /* DQ Map Register 1 */
    volatile uint8_t  Resv_656[8];
    volatile uint32_t DQMAP4;                    /* DQ Map Register 4 */
    volatile uint32_t DQMAP5;                    /* DQ Map Register 5 */
    volatile uint8_t  Resv_768[104];
    volatile uint32_t DBG0;                      /* Debug Register 0 */
    volatile uint32_t DBG1;                      /* Debug Register 1 */
    volatile uint32_t DBGCAM;                    /* CAM Debug Register */
    volatile uint32_t DBGCMD;                    /* Command Debug Register */
    volatile uint32_t DBGSTAT;                   /* Status Debug Register */
    volatile uint8_t  Resv_800[12];
    volatile uint32_t SWCTL;                     /* Software Register Programming Control Enable */
    volatile uint32_t SWSTAT;                    /* Software Register Programming Control Status */
    volatile uint8_t  Resv_884[76];
    volatile uint32_t ADVECCINDEX;               /* Advanced ECC Index Register */
    volatile uint8_t  Resv_892[4];
    volatile uint32_t ECCPOISONPAT0;             /* ECC Poison Pattern 0 Register */
    volatile uint8_t  Resv_900[4];
    volatile uint32_t ECCPOISONPAT2;             /* ECC Poison Pattern 2 Register */
    volatile uint8_t  Resv_928[24];
    volatile uint32_t CAPARPOISONCTL;            /* CA parity poison contrl Register */
    volatile uint32_t CAPARPOISONSTAT;           /* CA parity poison status Register */
    volatile uint8_t  Resv_8224[7288];
    volatile uint32_t DERATEEN_SHDW;             /* [FREQ1] Temperature Derate Enable Register */
    volatile uint32_t DERATEINT_SHDW;            /* [FREQ1] Temperature Derate Interval Register */
    volatile uint8_t  Resv_8272[40];
    volatile uint32_t RFSHCTL0_SHDW;             /* [FREQ1] Refresh Control Register 0 */
    volatile uint8_t  Resv_8292[16];
    volatile uint32_t RFSHTMG_SHDW;              /* [FREQ1] Refresh Timing Register */
    volatile uint8_t  Resv_8412[116];
    volatile uint32_t INIT3_SHDW;                /* [FREQ1] SDRAM Initialization Register 3 */
    volatile uint32_t INIT4_SHDW;                /* [FREQ1] SDRAM Initialization Register 4 */
    volatile uint8_t  Resv_8424[4];
    volatile uint32_t INIT6_SHDW;                /* [FREQ1] SDRAM Initialization Register 6 */
    volatile uint32_t INIT7_SHDW;                /* [FREQ1] SDRAM Initialization Register 7 */
    volatile uint8_t  Resv_8448[16];
    volatile uint32_t DRAMTMG0_SHDW;             /* [FREQ1] SDRAM Timing Register 0 */
    volatile uint32_t DRAMTMG1_SHDW;             /* [FREQ1] SDRAM Timing Register 1 */
    volatile uint32_t DRAMTMG2_SHDW;             /* [FREQ1] SDRAM Timing Register 2 */
    volatile uint32_t DRAMTMG3_SHDW;             /* [FREQ1] SDRAM Timing Register 3 */
    volatile uint32_t DRAMTMG4_SHDW;             /* [FREQ1] SDRAM Timing Register 4 */
    volatile uint32_t DRAMTMG5_SHDW;             /* [FREQ1] SDRAM Timing Register 5 */
    volatile uint32_t DRAMTMG6_SHDW;             /* [FREQ1] SDRAM Timing Register 6 */
    volatile uint32_t DRAMTMG7_SHDW;             /* [FREQ1] SDRAM Timing Register 7 */
    volatile uint32_t DRAMTMG8_SHDW;             /* [FREQ1] SDRAM Timing Register 8 */
    volatile uint32_t DRAMTMG9_SHDW;             /* [FREQ1] SDRAM Timing Register 9 */
    volatile uint32_t DRAMTMG10_SHDW;            /* [FREQ1] SDRAM Timing Register 10 */
    volatile uint32_t DRAMTMG11_SHDW;            /* [FREQ1] SDRAM Timing Register 11 */
    volatile uint32_t DRAMTMG12_SHDW;            /* [FREQ1] SDRAM Timing Register 12 */
    volatile uint32_t DRAMTMG13_SHDW;            /* [FREQ1] SDRAM Timing Register 13 */
    volatile uint32_t DRAMTMG14_SHDW;            /* [FREQ1] SDRAM Timing Register 14 */
    volatile uint32_t DRAMTMG15_SHDW;            /* [FREQ1] SDRAM Timing Register 15 */
    volatile uint8_t  Resv_8576[64];
    volatile uint32_t ZQCTL0_SHDW;               /* [FREQ1] ZQ Control Register 0 */
    volatile uint8_t  Resv_8592[12];
    volatile uint32_t DFITMG0_SHDW;              /* [FREQ1] DFI Timing Register 0 */
    volatile uint32_t DFITMG1_SHDW;              /* [FREQ1] DFI Timing Register 1 */
    volatile uint8_t  Resv_8628[28];
    volatile uint32_t DFITMG2_SHDW;              /* [FREQ1] DFI Timing Register 2 */
    volatile uint32_t DFITMG3_SHDW;              /* [FREQ1] DFI Timing Register 3 */
    volatile uint8_t  Resv_8768[132];
    volatile uint32_t ODTCFG_SHDW;               /* [FREQ1] ODT Configuration Register */
} CSL_emif_ctlcfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_EMIF_CTLCFG_MSTR                                                   (0x00000000U)
#define CSL_EMIF_CTLCFG_STAT                                                   (0x00000004U)
#define CSL_EMIF_CTLCFG_MRCTRL0                                                (0x00000010U)
#define CSL_EMIF_CTLCFG_MRCTRL1                                                (0x00000014U)
#define CSL_EMIF_CTLCFG_MRSTAT                                                 (0x00000018U)
#define CSL_EMIF_CTLCFG_MRCTRL2                                                (0x0000001CU)
#define CSL_EMIF_CTLCFG_DERATEEN                                               (0x00000020U)
#define CSL_EMIF_CTLCFG_DERATEINT                                              (0x00000024U)
#define CSL_EMIF_CTLCFG_PWRCTL                                                 (0x00000030U)
#define CSL_EMIF_CTLCFG_PWRTMG                                                 (0x00000034U)
#define CSL_EMIF_CTLCFG_HWLPCTL                                                (0x00000038U)
#define CSL_EMIF_CTLCFG_RFSHCTL0                                               (0x00000050U)
#define CSL_EMIF_CTLCFG_RFSHCTL1                                               (0x00000054U)
#define CSL_EMIF_CTLCFG_RFSHCTL3                                               (0x00000060U)
#define CSL_EMIF_CTLCFG_RFSHTMG                                                (0x00000064U)
#define CSL_EMIF_CTLCFG_ECCCFG0                                                (0x00000070U)
#define CSL_EMIF_CTLCFG_ECCCFG1                                                (0x00000074U)
#define CSL_EMIF_CTLCFG_ECCSTAT                                                (0x00000078U)
#define CSL_EMIF_CTLCFG_ECCCLR                                                 (0x0000007CU)
#define CSL_EMIF_CTLCFG_ECCERRCNT                                              (0x00000080U)
#define CSL_EMIF_CTLCFG_ECCCADDR0                                              (0x00000084U)
#define CSL_EMIF_CTLCFG_ECCCADDR1                                              (0x00000088U)
#define CSL_EMIF_CTLCFG_ECCCSYN0                                               (0x0000008CU)
#define CSL_EMIF_CTLCFG_ECCCSYN2                                               (0x00000094U)
#define CSL_EMIF_CTLCFG_ECCBITMASK0                                            (0x00000098U)
#define CSL_EMIF_CTLCFG_ECCBITMASK2                                            (0x000000A0U)
#define CSL_EMIF_CTLCFG_ECCUADDR0                                              (0x000000A4U)
#define CSL_EMIF_CTLCFG_ECCUADDR1                                              (0x000000A8U)
#define CSL_EMIF_CTLCFG_ECCUSYN0                                               (0x000000ACU)
#define CSL_EMIF_CTLCFG_ECCUSYN2                                               (0x000000B4U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR0                                         (0x000000B8U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR1                                         (0x000000BCU)
#define CSL_EMIF_CTLCFG_CRCPARCTL0                                             (0x000000C0U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1                                             (0x000000C4U)
#define CSL_EMIF_CTLCFG_CRCPARCTL2                                             (0x000000C8U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT                                             (0x000000CCU)
#define CSL_EMIF_CTLCFG_INIT0                                                  (0x000000D0U)
#define CSL_EMIF_CTLCFG_INIT1                                                  (0x000000D4U)
#define CSL_EMIF_CTLCFG_INIT2                                                  (0x000000D8U)
#define CSL_EMIF_CTLCFG_INIT3                                                  (0x000000DCU)
#define CSL_EMIF_CTLCFG_INIT4                                                  (0x000000E0U)
#define CSL_EMIF_CTLCFG_INIT5                                                  (0x000000E4U)
#define CSL_EMIF_CTLCFG_INIT6                                                  (0x000000E8U)
#define CSL_EMIF_CTLCFG_INIT7                                                  (0x000000ECU)
#define CSL_EMIF_CTLCFG_DIMMCTL                                                (0x000000F0U)
#define CSL_EMIF_CTLCFG_RANKCTL                                                (0x000000F4U)
#define CSL_EMIF_CTLCFG_DRAMTMG0                                               (0x00000100U)
#define CSL_EMIF_CTLCFG_DRAMTMG1                                               (0x00000104U)
#define CSL_EMIF_CTLCFG_DRAMTMG2                                               (0x00000108U)
#define CSL_EMIF_CTLCFG_DRAMTMG3                                               (0x0000010CU)
#define CSL_EMIF_CTLCFG_DRAMTMG4                                               (0x00000110U)
#define CSL_EMIF_CTLCFG_DRAMTMG5                                               (0x00000114U)
#define CSL_EMIF_CTLCFG_DRAMTMG6                                               (0x00000118U)
#define CSL_EMIF_CTLCFG_DRAMTMG7                                               (0x0000011CU)
#define CSL_EMIF_CTLCFG_DRAMTMG8                                               (0x00000120U)
#define CSL_EMIF_CTLCFG_DRAMTMG9                                               (0x00000124U)
#define CSL_EMIF_CTLCFG_DRAMTMG10                                              (0x00000128U)
#define CSL_EMIF_CTLCFG_DRAMTMG11                                              (0x0000012CU)
#define CSL_EMIF_CTLCFG_DRAMTMG12                                              (0x00000130U)
#define CSL_EMIF_CTLCFG_DRAMTMG13                                              (0x00000134U)
#define CSL_EMIF_CTLCFG_DRAMTMG14                                              (0x00000138U)
#define CSL_EMIF_CTLCFG_DRAMTMG15                                              (0x0000013CU)
#define CSL_EMIF_CTLCFG_ZQCTL0                                                 (0x00000180U)
#define CSL_EMIF_CTLCFG_ZQCTL1                                                 (0x00000184U)
#define CSL_EMIF_CTLCFG_ZQCTL2                                                 (0x00000188U)
#define CSL_EMIF_CTLCFG_ZQSTAT                                                 (0x0000018CU)
#define CSL_EMIF_CTLCFG_DFITMG0                                                (0x00000190U)
#define CSL_EMIF_CTLCFG_DFITMG1                                                (0x00000194U)
#define CSL_EMIF_CTLCFG_DFILPCFG0                                              (0x00000198U)
#define CSL_EMIF_CTLCFG_DFILPCFG1                                              (0x0000019CU)
#define CSL_EMIF_CTLCFG_DFIUPD0                                                (0x000001A0U)
#define CSL_EMIF_CTLCFG_DFIUPD1                                                (0x000001A4U)
#define CSL_EMIF_CTLCFG_DFIUPD2                                                (0x000001A8U)
#define CSL_EMIF_CTLCFG_DFIMISC                                                (0x000001B0U)
#define CSL_EMIF_CTLCFG_DFITMG2                                                (0x000001B4U)
#define CSL_EMIF_CTLCFG_DFITMG3                                                (0x000001B8U)
#define CSL_EMIF_CTLCFG_DFISTAT                                                (0x000001BCU)
#define CSL_EMIF_CTLCFG_DBICTL                                                 (0x000001C0U)
#define CSL_EMIF_CTLCFG_DFIPHYMSTR                                             (0x000001C4U)
#define CSL_EMIF_CTLCFG_ADDRMAP0                                               (0x00000200U)
#define CSL_EMIF_CTLCFG_ADDRMAP1                                               (0x00000204U)
#define CSL_EMIF_CTLCFG_ADDRMAP2                                               (0x00000208U)
#define CSL_EMIF_CTLCFG_ADDRMAP3                                               (0x0000020CU)
#define CSL_EMIF_CTLCFG_ADDRMAP4                                               (0x00000210U)
#define CSL_EMIF_CTLCFG_ADDRMAP5                                               (0x00000214U)
#define CSL_EMIF_CTLCFG_ADDRMAP6                                               (0x00000218U)
#define CSL_EMIF_CTLCFG_ADDRMAP7                                               (0x0000021CU)
#define CSL_EMIF_CTLCFG_ADDRMAP8                                               (0x00000220U)
#define CSL_EMIF_CTLCFG_ADDRMAP9                                               (0x00000224U)
#define CSL_EMIF_CTLCFG_ADDRMAP10                                              (0x00000228U)
#define CSL_EMIF_CTLCFG_ADDRMAP11                                              (0x0000022CU)
#define CSL_EMIF_CTLCFG_ODTCFG                                                 (0x00000240U)
#define CSL_EMIF_CTLCFG_ODTMAP                                                 (0x00000244U)
#define CSL_EMIF_CTLCFG_SCHED                                                  (0x00000250U)
#define CSL_EMIF_CTLCFG_SCHED1                                                 (0x00000254U)
#define CSL_EMIF_CTLCFG_PERFHPR1                                               (0x0000025CU)
#define CSL_EMIF_CTLCFG_PERFLPR1                                               (0x00000264U)
#define CSL_EMIF_CTLCFG_PERFWR1                                                (0x0000026CU)
#define CSL_EMIF_CTLCFG_DQMAP0                                                 (0x00000280U)
#define CSL_EMIF_CTLCFG_DQMAP1                                                 (0x00000284U)
#define CSL_EMIF_CTLCFG_DQMAP4                                                 (0x00000290U)
#define CSL_EMIF_CTLCFG_DQMAP5                                                 (0x00000294U)
#define CSL_EMIF_CTLCFG_DBG0                                                   (0x00000300U)
#define CSL_EMIF_CTLCFG_DBG1                                                   (0x00000304U)
#define CSL_EMIF_CTLCFG_DBGCAM                                                 (0x00000308U)
#define CSL_EMIF_CTLCFG_DBGCMD                                                 (0x0000030CU)
#define CSL_EMIF_CTLCFG_DBGSTAT                                                (0x00000310U)
#define CSL_EMIF_CTLCFG_SWCTL                                                  (0x00000320U)
#define CSL_EMIF_CTLCFG_SWSTAT                                                 (0x00000324U)
#define CSL_EMIF_CTLCFG_ADVECCINDEX                                            (0x00000374U)
#define CSL_EMIF_CTLCFG_ECCPOISONPAT0                                          (0x0000037CU)
#define CSL_EMIF_CTLCFG_ECCPOISONPAT2                                          (0x00000384U)
#define CSL_EMIF_CTLCFG_CAPARPOISONCTL                                         (0x000003A0U)
#define CSL_EMIF_CTLCFG_CAPARPOISONSTAT                                        (0x000003A4U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW                                          (0x00002020U)
#define CSL_EMIF_CTLCFG_DERATEINT_SHDW                                         (0x00002024U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW                                          (0x00002050U)
#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW                                           (0x00002064U)
#define CSL_EMIF_CTLCFG_INIT3_SHDW                                             (0x000020DCU)
#define CSL_EMIF_CTLCFG_INIT4_SHDW                                             (0x000020E0U)
#define CSL_EMIF_CTLCFG_INIT6_SHDW                                             (0x000020E8U)
#define CSL_EMIF_CTLCFG_INIT7_SHDW                                             (0x000020ECU)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW                                          (0x00002100U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW                                          (0x00002104U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW                                          (0x00002108U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW                                          (0x0000210CU)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW                                          (0x00002110U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW                                          (0x00002114U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW                                          (0x00002118U)
#define CSL_EMIF_CTLCFG_DRAMTMG7_SHDW                                          (0x0000211CU)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW                                          (0x00002120U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW                                          (0x00002124U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW                                         (0x00002128U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW                                         (0x0000212CU)
#define CSL_EMIF_CTLCFG_DRAMTMG12_SHDW                                         (0x00002130U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW                                         (0x00002134U)
#define CSL_EMIF_CTLCFG_DRAMTMG14_SHDW                                         (0x00002138U)
#define CSL_EMIF_CTLCFG_DRAMTMG15_SHDW                                         (0x0000213CU)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW                                            (0x00002180U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW                                           (0x00002190U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW                                           (0x00002194U)
#define CSL_EMIF_CTLCFG_DFITMG2_SHDW                                           (0x000021B4U)
#define CSL_EMIF_CTLCFG_DFITMG3_SHDW                                           (0x000021B8U)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW                                            (0x00002240U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* MSTR */

#define CSL_EMIF_CTLCFG_MSTR_DDR3_MASK                                         (0x00000001U)
#define CSL_EMIF_CTLCFG_MSTR_DDR3_SHIFT                                        (0x00000000U)
#define CSL_EMIF_CTLCFG_MSTR_DDR3_MAX                                          (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_LPDDR2_MASK                                       (0x00000004U)
#define CSL_EMIF_CTLCFG_MSTR_LPDDR2_SHIFT                                      (0x00000002U)
#define CSL_EMIF_CTLCFG_MSTR_LPDDR2_MAX                                        (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_LPDDR3_MASK                                       (0x00000008U)
#define CSL_EMIF_CTLCFG_MSTR_LPDDR3_SHIFT                                      (0x00000003U)
#define CSL_EMIF_CTLCFG_MSTR_LPDDR3_MAX                                        (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_DDR4_MASK                                         (0x00000010U)
#define CSL_EMIF_CTLCFG_MSTR_DDR4_SHIFT                                        (0x00000004U)
#define CSL_EMIF_CTLCFG_MSTR_DDR4_MAX                                          (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_LPDDR4_MASK                                       (0x00000020U)
#define CSL_EMIF_CTLCFG_MSTR_LPDDR4_SHIFT                                      (0x00000005U)
#define CSL_EMIF_CTLCFG_MSTR_LPDDR4_MAX                                        (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_BURST_MODE_MASK                                   (0x00000100U)
#define CSL_EMIF_CTLCFG_MSTR_BURST_MODE_SHIFT                                  (0x00000008U)
#define CSL_EMIF_CTLCFG_MSTR_BURST_MODE_MAX                                    (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_BURSTCHOP_MASK                                    (0x00000200U)
#define CSL_EMIF_CTLCFG_MSTR_BURSTCHOP_SHIFT                                   (0x00000009U)
#define CSL_EMIF_CTLCFG_MSTR_BURSTCHOP_MAX                                     (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_EN_2T_TIMING_MODE_MASK                            (0x00000400U)
#define CSL_EMIF_CTLCFG_MSTR_EN_2T_TIMING_MODE_SHIFT                           (0x0000000AU)
#define CSL_EMIF_CTLCFG_MSTR_EN_2T_TIMING_MODE_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_GEARDOWN_MODE_MASK                                (0x00000800U)
#define CSL_EMIF_CTLCFG_MSTR_GEARDOWN_MODE_SHIFT                               (0x0000000BU)
#define CSL_EMIF_CTLCFG_MSTR_GEARDOWN_MODE_MAX                                 (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_DATA_BUS_WIDTH_MASK                               (0x00003000U)
#define CSL_EMIF_CTLCFG_MSTR_DATA_BUS_WIDTH_SHIFT                              (0x0000000CU)
#define CSL_EMIF_CTLCFG_MSTR_DATA_BUS_WIDTH_MAX                                (0x00000003U)

#define CSL_EMIF_CTLCFG_MSTR_DLL_OFF_MODE_MASK                                 (0x00008000U)
#define CSL_EMIF_CTLCFG_MSTR_DLL_OFF_MODE_SHIFT                                (0x0000000FU)
#define CSL_EMIF_CTLCFG_MSTR_DLL_OFF_MODE_MAX                                  (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_BURST_RDWR_MASK                                   (0x000F0000U)
#define CSL_EMIF_CTLCFG_MSTR_BURST_RDWR_SHIFT                                  (0x00000010U)
#define CSL_EMIF_CTLCFG_MSTR_BURST_RDWR_MAX                                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_MSTR_ACTIVE_RANKS_MASK                                 (0x03000000U)
#define CSL_EMIF_CTLCFG_MSTR_ACTIVE_RANKS_SHIFT                                (0x00000018U)
#define CSL_EMIF_CTLCFG_MSTR_ACTIVE_RANKS_MAX                                  (0x00000003U)

#define CSL_EMIF_CTLCFG_MSTR_FREQUENCY_MODE_MASK                               (0x20000000U)
#define CSL_EMIF_CTLCFG_MSTR_FREQUENCY_MODE_SHIFT                              (0x0000001DU)
#define CSL_EMIF_CTLCFG_MSTR_FREQUENCY_MODE_MAX                                (0x00000001U)

#define CSL_EMIF_CTLCFG_MSTR_DEVICE_CONFIG_MASK                                (0xC0000000U)
#define CSL_EMIF_CTLCFG_MSTR_DEVICE_CONFIG_SHIFT                               (0x0000001EU)
#define CSL_EMIF_CTLCFG_MSTR_DEVICE_CONFIG_MAX                                 (0x00000003U)

/* STAT */

#define CSL_EMIF_CTLCFG_STAT_OPERATING_MODE_MASK                               (0x00000007U)
#define CSL_EMIF_CTLCFG_STAT_OPERATING_MODE_SHIFT                              (0x00000000U)
#define CSL_EMIF_CTLCFG_STAT_OPERATING_MODE_MAX                                (0x00000007U)

#define CSL_EMIF_CTLCFG_STAT_SELFREF_TYPE_MASK                                 (0x00000030U)
#define CSL_EMIF_CTLCFG_STAT_SELFREF_TYPE_SHIFT                                (0x00000004U)
#define CSL_EMIF_CTLCFG_STAT_SELFREF_TYPE_MAX                                  (0x00000003U)

#define CSL_EMIF_CTLCFG_STAT_SELFREF_STATE_MASK                                (0x00000300U)
#define CSL_EMIF_CTLCFG_STAT_SELFREF_STATE_SHIFT                               (0x00000008U)
#define CSL_EMIF_CTLCFG_STAT_SELFREF_STATE_MAX                                 (0x00000003U)

#define CSL_EMIF_CTLCFG_STAT_SELFREF_CAM_NOT_EMPTY_MASK                        (0x00001000U)
#define CSL_EMIF_CTLCFG_STAT_SELFREF_CAM_NOT_EMPTY_SHIFT                       (0x0000000CU)
#define CSL_EMIF_CTLCFG_STAT_SELFREF_CAM_NOT_EMPTY_MAX                         (0x00000001U)

/* MRCTRL0 */

#define CSL_EMIF_CTLCFG_MRCTRL0_MR_TYPE_MASK                                   (0x00000001U)
#define CSL_EMIF_CTLCFG_MRCTRL0_MR_TYPE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_CTLCFG_MRCTRL0_MR_TYPE_MAX                                    (0x00000001U)

#define CSL_EMIF_CTLCFG_MRCTRL0_MPR_EN_MASK                                    (0x00000002U)
#define CSL_EMIF_CTLCFG_MRCTRL0_MPR_EN_SHIFT                                   (0x00000001U)
#define CSL_EMIF_CTLCFG_MRCTRL0_MPR_EN_MAX                                     (0x00000001U)

#define CSL_EMIF_CTLCFG_MRCTRL0_PDA_EN_MASK                                    (0x00000004U)
#define CSL_EMIF_CTLCFG_MRCTRL0_PDA_EN_SHIFT                                   (0x00000002U)
#define CSL_EMIF_CTLCFG_MRCTRL0_PDA_EN_MAX                                     (0x00000001U)

#define CSL_EMIF_CTLCFG_MRCTRL0_SW_INIT_INT_MASK                               (0x00000008U)
#define CSL_EMIF_CTLCFG_MRCTRL0_SW_INIT_INT_SHIFT                              (0x00000003U)
#define CSL_EMIF_CTLCFG_MRCTRL0_SW_INIT_INT_MAX                                (0x00000001U)

#define CSL_EMIF_CTLCFG_MRCTRL0_MR_RANK_MASK                                   (0x00000030U)
#define CSL_EMIF_CTLCFG_MRCTRL0_MR_RANK_SHIFT                                  (0x00000004U)
#define CSL_EMIF_CTLCFG_MRCTRL0_MR_RANK_MAX                                    (0x00000003U)

#define CSL_EMIF_CTLCFG_MRCTRL0_MR_ADDR_MASK                                   (0x0000F000U)
#define CSL_EMIF_CTLCFG_MRCTRL0_MR_ADDR_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_CTLCFG_MRCTRL0_MR_ADDR_MAX                                    (0x0000000FU)

#define CSL_EMIF_CTLCFG_MRCTRL0_PBA_MODE_MASK                                  (0x40000000U)
#define CSL_EMIF_CTLCFG_MRCTRL0_PBA_MODE_SHIFT                                 (0x0000001EU)
#define CSL_EMIF_CTLCFG_MRCTRL0_PBA_MODE_MAX                                   (0x00000001U)

#define CSL_EMIF_CTLCFG_MRCTRL0_MR_WR_MASK                                     (0x80000000U)
#define CSL_EMIF_CTLCFG_MRCTRL0_MR_WR_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_CTLCFG_MRCTRL0_MR_WR_MAX                                      (0x00000001U)

/* MRCTRL1 */

#define CSL_EMIF_CTLCFG_MRCTRL1_MR_DATA_MASK                                   (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_MRCTRL1_MR_DATA_SHIFT                                  (0x00000000U)
#define CSL_EMIF_CTLCFG_MRCTRL1_MR_DATA_MAX                                    (0x0003FFFFU)

/* MRSTAT */

#define CSL_EMIF_CTLCFG_MRSTAT_MR_WR_BUSY_MASK                                 (0x00000001U)
#define CSL_EMIF_CTLCFG_MRSTAT_MR_WR_BUSY_SHIFT                                (0x00000000U)
#define CSL_EMIF_CTLCFG_MRSTAT_MR_WR_BUSY_MAX                                  (0x00000001U)

#define CSL_EMIF_CTLCFG_MRSTAT_PDA_DONE_MASK                                   (0x00000100U)
#define CSL_EMIF_CTLCFG_MRSTAT_PDA_DONE_SHIFT                                  (0x00000008U)
#define CSL_EMIF_CTLCFG_MRSTAT_PDA_DONE_MAX                                    (0x00000001U)

/* MRCTRL2 */

#define CSL_EMIF_CTLCFG_MRCTRL2_MR_DEVICE_SEL_MASK                             (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_MRCTRL2_MR_DEVICE_SEL_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_MRCTRL2_MR_DEVICE_SEL_MAX                              (0xFFFFFFFFU)

/* DERATEEN */

#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_ENABLE_MASK                            (0x00000001U)
#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_ENABLE_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_ENABLE_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_VALUE_MASK                             (0x00000006U)
#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_VALUE_SHIFT                            (0x00000001U)
#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_VALUE_MAX                              (0x00000003U)

#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_BYTE_MASK                              (0x000000F0U)
#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_BYTE_SHIFT                             (0x00000004U)
#define CSL_EMIF_CTLCFG_DERATEEN_DERATE_BYTE_MAX                               (0x0000000FU)

#define CSL_EMIF_CTLCFG_DERATEEN_RC_DERATE_VALUE_MASK                          (0x00000700U)
#define CSL_EMIF_CTLCFG_DERATEEN_RC_DERATE_VALUE_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DERATEEN_RC_DERATE_VALUE_MAX                           (0x00000007U)

/* DERATEINT */

#define CSL_EMIF_CTLCFG_DERATEINT_MR4_READ_INTERVAL_MASK                       (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DERATEINT_MR4_READ_INTERVAL_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DERATEINT_MR4_READ_INTERVAL_MAX                        (0xFFFFFFFFU)

/* PWRCTL */

#define CSL_EMIF_CTLCFG_PWRCTL_SELFREF_EN_MASK                                 (0x00000001U)
#define CSL_EMIF_CTLCFG_PWRCTL_SELFREF_EN_SHIFT                                (0x00000000U)
#define CSL_EMIF_CTLCFG_PWRCTL_SELFREF_EN_MAX                                  (0x00000001U)

#define CSL_EMIF_CTLCFG_PWRCTL_POWERDOWN_EN_MASK                               (0x00000002U)
#define CSL_EMIF_CTLCFG_PWRCTL_POWERDOWN_EN_SHIFT                              (0x00000001U)
#define CSL_EMIF_CTLCFG_PWRCTL_POWERDOWN_EN_MAX                                (0x00000001U)

#define CSL_EMIF_CTLCFG_PWRCTL_DEEPPOWERDOWN_EN_MASK                           (0x00000004U)
#define CSL_EMIF_CTLCFG_PWRCTL_DEEPPOWERDOWN_EN_SHIFT                          (0x00000002U)
#define CSL_EMIF_CTLCFG_PWRCTL_DEEPPOWERDOWN_EN_MAX                            (0x00000001U)

#define CSL_EMIF_CTLCFG_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK                    (0x00000008U)
#define CSL_EMIF_CTLCFG_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT                   (0x00000003U)
#define CSL_EMIF_CTLCFG_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_PWRCTL_MPSM_EN_MASK                                    (0x00000010U)
#define CSL_EMIF_CTLCFG_PWRCTL_MPSM_EN_SHIFT                                   (0x00000004U)
#define CSL_EMIF_CTLCFG_PWRCTL_MPSM_EN_MAX                                     (0x00000001U)

#define CSL_EMIF_CTLCFG_PWRCTL_SELFREF_SW_MASK                                 (0x00000020U)
#define CSL_EMIF_CTLCFG_PWRCTL_SELFREF_SW_SHIFT                                (0x00000005U)
#define CSL_EMIF_CTLCFG_PWRCTL_SELFREF_SW_MAX                                  (0x00000001U)

#define CSL_EMIF_CTLCFG_PWRCTL_STAY_IN_SELFREF_MASK                            (0x00000040U)
#define CSL_EMIF_CTLCFG_PWRCTL_STAY_IN_SELFREF_SHIFT                           (0x00000006U)
#define CSL_EMIF_CTLCFG_PWRCTL_STAY_IN_SELFREF_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_PWRCTL_DIS_CAM_DRAIN_SELFREF_MASK                      (0x00000080U)
#define CSL_EMIF_CTLCFG_PWRCTL_DIS_CAM_DRAIN_SELFREF_SHIFT                     (0x00000007U)
#define CSL_EMIF_CTLCFG_PWRCTL_DIS_CAM_DRAIN_SELFREF_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_PWRCTL_LPDDR4_SR_ALLOWED_MASK                          (0x00000100U)
#define CSL_EMIF_CTLCFG_PWRCTL_LPDDR4_SR_ALLOWED_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_PWRCTL_LPDDR4_SR_ALLOWED_MAX                           (0x00000001U)

/* PWRTMG */

#define CSL_EMIF_CTLCFG_PWRTMG_POWERDOWN_TO_X32_MASK                           (0x0000001FU)
#define CSL_EMIF_CTLCFG_PWRTMG_POWERDOWN_TO_X32_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_PWRTMG_POWERDOWN_TO_X32_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_PWRTMG_T_DPD_X4096_MASK                                (0x0000FF00U)
#define CSL_EMIF_CTLCFG_PWRTMG_T_DPD_X4096_SHIFT                               (0x00000008U)
#define CSL_EMIF_CTLCFG_PWRTMG_T_DPD_X4096_MAX                                 (0x000000FFU)

#define CSL_EMIF_CTLCFG_PWRTMG_SELFREF_TO_X32_MASK                             (0x00FF0000U)
#define CSL_EMIF_CTLCFG_PWRTMG_SELFREF_TO_X32_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_PWRTMG_SELFREF_TO_X32_MAX                              (0x000000FFU)

/* HWLPCTL */

#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_EN_MASK                                  (0x00000001U)
#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_EN_SHIFT                                 (0x00000000U)
#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_EN_MAX                                   (0x00000001U)

#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK                        (0x00000002U)
#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT                       (0x00000001U)
#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_EXIT_IDLE_EN_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_IDLE_X32_MASK                            (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_IDLE_X32_SHIFT                           (0x00000010U)
#define CSL_EMIF_CTLCFG_HWLPCTL_HW_LP_IDLE_X32_MAX                             (0x00000FFFU)

/* RFSHCTL0 */

#define CSL_EMIF_CTLCFG_RFSHCTL0_PER_BANK_REFRESH_MASK                         (0x00000004U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_PER_BANK_REFRESH_SHIFT                        (0x00000002U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_PER_BANK_REFRESH_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_BURST_MASK                            (0x000001F0U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_BURST_SHIFT                           (0x00000004U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_BURST_MAX                             (0x0000001FU)

#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_TO_X32_MASK                           (0x0001F000U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_TO_X32_SHIFT                          (0x0000000CU)
#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_TO_X32_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_MARGIN_MASK                           (0x00F00000U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_MARGIN_SHIFT                          (0x00000014U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_REFRESH_MARGIN_MAX                            (0x0000000FU)

/* RFSHCTL1 */

#define CSL_EMIF_CTLCFG_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK           (0x00000FFFU)
#define CSL_EMIF_CTLCFG_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MAX            (0x00000FFFU)

#define CSL_EMIF_CTLCFG_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK           (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT          (0x00000010U)
#define CSL_EMIF_CTLCFG_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MAX            (0x00000FFFU)

/* RFSHCTL3 */

#define CSL_EMIF_CTLCFG_RFSHCTL3_DIS_AUTO_REFRESH_MASK                         (0x00000001U)
#define CSL_EMIF_CTLCFG_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_RFSHCTL3_DIS_AUTO_REFRESH_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK                     (0x00000002U)
#define CSL_EMIF_CTLCFG_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT                    (0x00000001U)
#define CSL_EMIF_CTLCFG_RFSHCTL3_REFRESH_UPDATE_LEVEL_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_RFSHCTL3_REFRESH_MODE_MASK                             (0x00000070U)
#define CSL_EMIF_CTLCFG_RFSHCTL3_REFRESH_MODE_SHIFT                            (0x00000004U)
#define CSL_EMIF_CTLCFG_RFSHCTL3_REFRESH_MODE_MAX                              (0x00000007U)

/* RFSHTMG */

#define CSL_EMIF_CTLCFG_RFSHTMG_T_RFC_MIN_MASK                                 (0x000003FFU)
#define CSL_EMIF_CTLCFG_RFSHTMG_T_RFC_MIN_SHIFT                                (0x00000000U)
#define CSL_EMIF_CTLCFG_RFSHTMG_T_RFC_MIN_MAX                                  (0x000003FFU)

#define CSL_EMIF_CTLCFG_RFSHTMG_LPDDR3_TREFBW_EN_MASK                          (0x00008000U)
#define CSL_EMIF_CTLCFG_RFSHTMG_LPDDR3_TREFBW_EN_SHIFT                         (0x0000000FU)
#define CSL_EMIF_CTLCFG_RFSHTMG_LPDDR3_TREFBW_EN_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_RFSHTMG_T_RFC_NOM_X32_MASK                             (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_RFSHTMG_T_RFC_NOM_X32_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_RFSHTMG_T_RFC_NOM_X32_MAX                              (0x00000FFFU)

/* ECCCFG0 */

#define CSL_EMIF_CTLCFG_ECCCFG0_ECC_MODE_MASK                                  (0x00000007U)
#define CSL_EMIF_CTLCFG_ECCCFG0_ECC_MODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCCFG0_ECC_MODE_MAX                                   (0x00000007U)

#define CSL_EMIF_CTLCFG_ECCCFG0_TEST_MODE_MASK                                 (0x00000008U)
#define CSL_EMIF_CTLCFG_ECCCFG0_TEST_MODE_SHIFT                                (0x00000003U)
#define CSL_EMIF_CTLCFG_ECCCFG0_TEST_MODE_MAX                                  (0x00000001U)

#define CSL_EMIF_CTLCFG_ECCCFG0_DIS_SCRUB_MASK                                 (0x00000010U)
#define CSL_EMIF_CTLCFG_ECCCFG0_DIS_SCRUB_SHIFT                                (0x00000004U)
#define CSL_EMIF_CTLCFG_ECCCFG0_DIS_SCRUB_MAX                                  (0x00000001U)

/* ECCCFG1 */

#define CSL_EMIF_CTLCFG_ECCCFG1_DATA_POISON_EN_MASK                            (0x00000001U)
#define CSL_EMIF_CTLCFG_ECCCFG1_DATA_POISON_EN_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCCFG1_DATA_POISON_EN_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_ECCCFG1_DATA_POISON_BIT_MASK                           (0x00000002U)
#define CSL_EMIF_CTLCFG_ECCCFG1_DATA_POISON_BIT_SHIFT                          (0x00000001U)
#define CSL_EMIF_CTLCFG_ECCCFG1_DATA_POISON_BIT_MAX                            (0x00000001U)

/* ECCSTAT */

#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_CORRECTED_BIT_NUM_MASK                     (0x0000007FU)
#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_CORRECTED_BIT_NUM_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_CORRECTED_BIT_NUM_MAX                      (0x0000007FU)

#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_CORRECTED_ERR_MASK                         (0x00000F00U)
#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_CORRECTED_ERR_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_CORRECTED_ERR_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_UNCORRECTED_ERR_MASK                       (0x000F0000U)
#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_UNCORRECTED_ERR_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_ECCSTAT_ECC_UNCORRECTED_ERR_MAX                        (0x0000000FU)

/* ECCCLR */

#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_CORR_ERR_MASK                           (0x00000001U)
#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_CORR_ERR_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_CORR_ERR_MAX                            (0x00000001U)

#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_UNCORR_ERR_MASK                         (0x00000002U)
#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_UNCORR_ERR_SHIFT                        (0x00000001U)
#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_UNCORR_ERR_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_CORR_ERR_CNT_MASK                       (0x00000004U)
#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_CORR_ERR_CNT_SHIFT                      (0x00000002U)
#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_CORR_ERR_CNT_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_UNCORR_ERR_CNT_MASK                     (0x00000008U)
#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_UNCORR_ERR_CNT_SHIFT                    (0x00000003U)
#define CSL_EMIF_CTLCFG_ECCCLR_ECC_CLR_UNCORR_ERR_CNT_MAX                      (0x00000001U)

/* ECCERRCNT */

#define CSL_EMIF_CTLCFG_ECCERRCNT_ECC_CORR_ERR_CNT_MASK                        (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_ECCERRCNT_ECC_CORR_ERR_CNT_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCERRCNT_ECC_CORR_ERR_CNT_MAX                         (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_ECCERRCNT_ECC_UNCORR_ERR_CNT_MASK                      (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_ECCERRCNT_ECC_UNCORR_ERR_CNT_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_ECCERRCNT_ECC_UNCORR_ERR_CNT_MAX                       (0x0000FFFFU)

/* ECCCADDR0 */

#define CSL_EMIF_CTLCFG_ECCCADDR0_ECC_CORR_ROW_MASK                            (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_ECCCADDR0_ECC_CORR_ROW_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCCADDR0_ECC_CORR_ROW_MAX                             (0x0003FFFFU)

#define CSL_EMIF_CTLCFG_ECCCADDR0_ECC_CORR_RANK_MASK                           (0x01000000U)
#define CSL_EMIF_CTLCFG_ECCCADDR0_ECC_CORR_RANK_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_ECCCADDR0_ECC_CORR_RANK_MAX                            (0x00000001U)

/* ECCCADDR1 */

#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_COL_MASK                            (0x00000FFFU)
#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_COL_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_COL_MAX                             (0x00000FFFU)

#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_BANK_MASK                           (0x00070000U)
#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_BANK_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_BANK_MAX                            (0x00000007U)

#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_BG_MASK                             (0x03000000U)
#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_BG_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_ECCCADDR1_ECC_CORR_BG_MAX                              (0x00000003U)

/* ECCCSYN0 */

#define CSL_EMIF_CTLCFG_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCCSYN0_ECC_CORR_SYNDROMES_31_0_MAX                   (0xFFFFFFFFU)

/* ECCCSYN2 */

#define CSL_EMIF_CTLCFG_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_MASK                 (0x000000FFU)
#define CSL_EMIF_CTLCFG_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_MAX                  (0x000000FFU)

/* ECCBITMASK0 */

#define CSL_EMIF_CTLCFG_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0_MAX                 (0xFFFFFFFFU)

/* ECCBITMASK2 */

#define CSL_EMIF_CTLCFG_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_MASK               (0x000000FFU)
#define CSL_EMIF_CTLCFG_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_MAX                (0x000000FFU)

/* ECCUADDR0 */

#define CSL_EMIF_CTLCFG_ECCUADDR0_ECC_UNCORR_ROW_MASK                          (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_ECCUADDR0_ECC_UNCORR_ROW_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCUADDR0_ECC_UNCORR_ROW_MAX                           (0x0003FFFFU)

#define CSL_EMIF_CTLCFG_ECCUADDR0_ECC_UNCORR_RANK_MASK                         (0x01000000U)
#define CSL_EMIF_CTLCFG_ECCUADDR0_ECC_UNCORR_RANK_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_ECCUADDR0_ECC_UNCORR_RANK_MAX                          (0x00000001U)

/* ECCUADDR1 */

#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_COL_MASK                          (0x00000FFFU)
#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_COL_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_COL_MAX                           (0x00000FFFU)

#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_BANK_MASK                         (0x00070000U)
#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_BANK_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_BANK_MAX                          (0x00000007U)

#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_BG_MASK                           (0x03000000U)
#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_BG_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_ECCUADDR1_ECC_UNCORR_BG_MAX                            (0x00000003U)

/* ECCUSYN0 */

#define CSL_EMIF_CTLCFG_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0_MAX                 (0xFFFFFFFFU)

/* ECCUSYN2 */

#define CSL_EMIF_CTLCFG_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_MASK               (0x000000FFU)
#define CSL_EMIF_CTLCFG_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_MAX                (0x000000FFU)

/* ECCPOISONADDR0 */

#define CSL_EMIF_CTLCFG_ECCPOISONADDR0_ECC_POISON_COL_MASK                     (0x00000FFFU)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR0_ECC_POISON_COL_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR0_ECC_POISON_COL_MAX                      (0x00000FFFU)

#define CSL_EMIF_CTLCFG_ECCPOISONADDR0_ECC_POISON_RANK_MASK                    (0x01000000U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR0_ECC_POISON_RANK_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR0_ECC_POISON_RANK_MAX                     (0x00000001U)

/* ECCPOISONADDR1 */

#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_ROW_MASK                     (0x0003FFFFU)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_ROW_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_ROW_MAX                      (0x0003FFFFU)

#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_BANK_MASK                    (0x07000000U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_BANK_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_BANK_MAX                     (0x00000007U)

#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_BG_MASK                      (0x30000000U)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_BG_SHIFT                     (0x0000001CU)
#define CSL_EMIF_CTLCFG_ECCPOISONADDR1_ECC_POISON_BG_MAX                       (0x00000003U)

/* CRCPARCTL0 */

#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK                   (0x00000001U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT                  (0x00000000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK                  (0x00000002U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT                 (0x00000001U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK                  (0x00000004U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT                 (0x00000002U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MAX                   (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR_MASK             (0x00000010U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR_SHIFT            (0x00000004U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_FATL_INT_CLR_MAX              (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR_MASK      (0x00000100U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR_SHIFT     (0x00000008U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_DFI_ALERT_ERR_MAX_REACHED_INT_CLR_MAX       (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL0_RETRY_CTRLUPD_ENABLE_MASK                   (0x00008000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_RETRY_CTRLUPD_ENABLE_SHIFT                  (0x0000000FU)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_RETRY_CTRLUPD_ENABLE_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL0_RETRY_CTRLUPD_WAIT_MASK                     (0x00070000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_RETRY_CTRLUPD_WAIT_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_CRCPARCTL0_RETRY_CTRLUPD_WAIT_MAX                      (0x00000007U)

/* CRCPARCTL1 */

#define CSL_EMIF_CTLCFG_CRCPARCTL1_PARITY_ENABLE_MASK                          (0x00000001U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_PARITY_ENABLE_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_PARITY_ENABLE_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_ENABLE_MASK                             (0x00000010U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_ENABLE_SHIFT                            (0x00000004U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_ENABLE_MAX                              (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_INC_DM_MASK                             (0x00000080U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_INC_DM_SHIFT                            (0x00000007U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_INC_DM_MAX                              (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE_MASK                (0x00000100U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE_SHIFT               (0x00000008U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_CRC_PARITY_RETRY_ENABLE_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL1_ALERT_WAIT_FOR_SW_MASK                      (0x00000200U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_ALERT_WAIT_FOR_SW_SHIFT                     (0x00000009U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_ALERT_WAIT_FOR_SW_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR_MASK             (0x00001000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR_SHIFT            (0x0000000CU)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_CAPARITY_DISABLE_BEFORE_SR_MAX              (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL1_RETRY_ADD_RD_LAT_EN_MASK                    (0x00008000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_RETRY_ADD_RD_LAT_EN_SHIFT                   (0x0000000FU)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_RETRY_ADD_RD_LAT_EN_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARCTL1_RETRY_ADD_RD_LAT_MASK                       (0x00070000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_RETRY_ADD_RD_LAT_SHIFT                      (0x00000010U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_RETRY_ADD_RD_LAT_MAX                        (0x00000007U)

#define CSL_EMIF_CTLCFG_CRCPARCTL1_DFI_T_PHY_RDLAT_MASK                        (0x7F000000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_DFI_T_PHY_RDLAT_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_CRCPARCTL1_DFI_T_PHY_RDLAT_MAX                         (0x0000007FU)

/* CRCPARCTL2 */

#define CSL_EMIF_CTLCFG_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4_MASK           (0x0000003FU)
#define CSL_EMIF_CTLCFG_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4_SHIFT          (0x00000000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL2_RETRY_FIFO_MAX_HOLD_TIMER_X4_MAX            (0x0000003FU)

#define CSL_EMIF_CTLCFG_CRCPARCTL2_T_CRC_ALERT_PW_MAX_MASK                     (0x00001F00U)
#define CSL_EMIF_CTLCFG_CRCPARCTL2_T_CRC_ALERT_PW_MAX_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_CRCPARCTL2_T_CRC_ALERT_PW_MAX_MAX                      (0x0000001FU)

#define CSL_EMIF_CTLCFG_CRCPARCTL2_T_PAR_ALERT_PW_MAX_MASK                     (0x01FF0000U)
#define CSL_EMIF_CTLCFG_CRCPARCTL2_T_PAR_ALERT_PW_MAX_SHIFT                    (0x00000010U)
#define CSL_EMIF_CTLCFG_CRCPARCTL2_T_PAR_ALERT_PW_MAX_MAX                      (0x000001FFU)

/* CRCPARSTAT */

#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK                      (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_CNT_MAX                       (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK                      (0x00010000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_INT_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT_MASK                 (0x00020000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT_SHIFT                (0x00000011U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_FATL_INT_MAX                  (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT_MASK          (0x00040000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT_SHIFT         (0x00000012U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_MAX_REACHED_INT_MAX           (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_NO_SW_MASK                    (0x00080000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_NO_SW_SHIFT                   (0x00000013U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_NO_SW_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE_MASK                (0x00700000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE_SHIFT               (0x00000014U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_DFI_ALERT_ERR_FATL_CODE_MAX                 (0x00000007U)

#define CSL_EMIF_CTLCFG_CRCPARSTAT_RETRY_CURRENT_STATE_MASK                    (0x0F000000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_RETRY_CURRENT_STATE_SHIFT                   (0x00000018U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_RETRY_CURRENT_STATE_MAX                     (0x0000000FU)

#define CSL_EMIF_CTLCFG_CRCPARSTAT_RETRY_OPERATING_MODE_MASK                   (0x10000000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_RETRY_OPERATING_MODE_SHIFT                  (0x0000001CU)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_RETRY_OPERATING_MODE_MAX                    (0x00000001U)

#define CSL_EMIF_CTLCFG_CRCPARSTAT_CMD_IN_ERR_WINDOW_MASK                      (0x20000000U)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_CMD_IN_ERR_WINDOW_SHIFT                     (0x0000001DU)
#define CSL_EMIF_CTLCFG_CRCPARSTAT_CMD_IN_ERR_WINDOW_MAX                       (0x00000001U)

/* INIT0 */

#define CSL_EMIF_CTLCFG_INIT0_PRE_CKE_X1024_MASK                               (0x00000FFFU)
#define CSL_EMIF_CTLCFG_INIT0_PRE_CKE_X1024_SHIFT                              (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT0_PRE_CKE_X1024_MAX                                (0x00000FFFU)

#define CSL_EMIF_CTLCFG_INIT0_POST_CKE_X1024_MASK                              (0x03FF0000U)
#define CSL_EMIF_CTLCFG_INIT0_POST_CKE_X1024_SHIFT                             (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT0_POST_CKE_X1024_MAX                               (0x000003FFU)

#define CSL_EMIF_CTLCFG_INIT0_SKIP_DRAM_INIT_MASK                              (0xC0000000U)
#define CSL_EMIF_CTLCFG_INIT0_SKIP_DRAM_INIT_SHIFT                             (0x0000001EU)
#define CSL_EMIF_CTLCFG_INIT0_SKIP_DRAM_INIT_MAX                               (0x00000003U)

/* INIT1 */

#define CSL_EMIF_CTLCFG_INIT1_PRE_OCD_X32_MASK                                 (0x0000000FU)
#define CSL_EMIF_CTLCFG_INIT1_PRE_OCD_X32_SHIFT                                (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT1_PRE_OCD_X32_MAX                                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_INIT1_DRAM_RSTN_X1024_MASK                             (0x01FF0000U)
#define CSL_EMIF_CTLCFG_INIT1_DRAM_RSTN_X1024_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT1_DRAM_RSTN_X1024_MAX                              (0x000001FFU)

/* INIT2 */

#define CSL_EMIF_CTLCFG_INIT2_MIN_STABLE_CLOCK_X1_MASK                         (0x0000000FU)
#define CSL_EMIF_CTLCFG_INIT2_MIN_STABLE_CLOCK_X1_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT2_MIN_STABLE_CLOCK_X1_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_INIT2_IDLE_AFTER_RESET_X32_MASK                        (0x0000FF00U)
#define CSL_EMIF_CTLCFG_INIT2_IDLE_AFTER_RESET_X32_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_INIT2_IDLE_AFTER_RESET_X32_MAX                         (0x000000FFU)

/* INIT3 */

#define CSL_EMIF_CTLCFG_INIT3_EMR_MASK                                         (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_INIT3_EMR_SHIFT                                        (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT3_EMR_MAX                                          (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_INIT3_MR_MASK                                          (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_INIT3_MR_SHIFT                                         (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT3_MR_MAX                                           (0x0000FFFFU)

/* INIT4 */

#define CSL_EMIF_CTLCFG_INIT4_EMR3_MASK                                        (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_INIT4_EMR3_SHIFT                                       (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT4_EMR3_MAX                                         (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_INIT4_EMR2_MASK                                        (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_INIT4_EMR2_SHIFT                                       (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT4_EMR2_MAX                                         (0x0000FFFFU)

/* INIT5 */

#define CSL_EMIF_CTLCFG_INIT5_MAX_AUTO_INIT_X1024_MASK                         (0x000003FFU)
#define CSL_EMIF_CTLCFG_INIT5_MAX_AUTO_INIT_X1024_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT5_MAX_AUTO_INIT_X1024_MAX                          (0x000003FFU)

#define CSL_EMIF_CTLCFG_INIT5_DEV_ZQINIT_X32_MASK                              (0x00FF0000U)
#define CSL_EMIF_CTLCFG_INIT5_DEV_ZQINIT_X32_SHIFT                             (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT5_DEV_ZQINIT_X32_MAX                               (0x000000FFU)

/* INIT6 */

#define CSL_EMIF_CTLCFG_INIT6_MR5_MASK                                         (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_INIT6_MR5_SHIFT                                        (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT6_MR5_MAX                                          (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_INIT6_MR4_MASK                                         (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_INIT6_MR4_SHIFT                                        (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT6_MR4_MAX                                          (0x0000FFFFU)

/* INIT7 */

#define CSL_EMIF_CTLCFG_INIT7_MR6_MASK                                         (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_INIT7_MR6_SHIFT                                        (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT7_MR6_MAX                                          (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_INIT7_MR22_MASK                                        (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_INIT7_MR22_SHIFT                                       (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT7_MR22_MAX                                         (0x0000FFFFU)

/* DIMMCTL */

#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_STAGGER_CS_EN_MASK                        (0x00000001U)
#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_STAGGER_CS_EN_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK                         (0x00000002U)
#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT                        (0x00000001U)
#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_ADDR_MIRR_EN_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_OUTPUT_INV_EN_MASK                        (0x00000004U)
#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_OUTPUT_INV_EN_SHIFT                       (0x00000002U)
#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_OUTPUT_INV_EN_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DIMMCTL_MRS_A17_EN_MASK                                (0x00000008U)
#define CSL_EMIF_CTLCFG_DIMMCTL_MRS_A17_EN_SHIFT                               (0x00000003U)
#define CSL_EMIF_CTLCFG_DIMMCTL_MRS_A17_EN_MAX                                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DIMMCTL_MRS_BG1_EN_MASK                                (0x00000010U)
#define CSL_EMIF_CTLCFG_DIMMCTL_MRS_BG1_EN_SHIFT                               (0x00000004U)
#define CSL_EMIF_CTLCFG_DIMMCTL_MRS_BG1_EN_MAX                                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_DIS_BG_MIRRORING_MASK                     (0x00000020U)
#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_DIS_BG_MIRRORING_SHIFT                    (0x00000005U)
#define CSL_EMIF_CTLCFG_DIMMCTL_DIMM_DIS_BG_MIRRORING_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DIMMCTL_LRDIMM_BCOM_CMD_PROT_MASK                      (0x00000040U)
#define CSL_EMIF_CTLCFG_DIMMCTL_LRDIMM_BCOM_CMD_PROT_SHIFT                     (0x00000006U)
#define CSL_EMIF_CTLCFG_DIMMCTL_LRDIMM_BCOM_CMD_PROT_MAX                       (0x00000001U)

/* RANKCTL */

#define CSL_EMIF_CTLCFG_RANKCTL_MAX_RANK_RD_MASK                               (0x0000000FU)
#define CSL_EMIF_CTLCFG_RANKCTL_MAX_RANK_RD_SHIFT                              (0x00000000U)
#define CSL_EMIF_CTLCFG_RANKCTL_MAX_RANK_RD_MAX                                (0x0000000FU)

#define CSL_EMIF_CTLCFG_RANKCTL_DIFF_RANK_RD_GAP_MASK                          (0x000000F0U)
#define CSL_EMIF_CTLCFG_RANKCTL_DIFF_RANK_RD_GAP_SHIFT                         (0x00000004U)
#define CSL_EMIF_CTLCFG_RANKCTL_DIFF_RANK_RD_GAP_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_RANKCTL_DIFF_RANK_WR_GAP_MASK                          (0x00000F00U)
#define CSL_EMIF_CTLCFG_RANKCTL_DIFF_RANK_WR_GAP_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_RANKCTL_DIFF_RANK_WR_GAP_MAX                           (0x0000000FU)

/* DRAMTMG0 */

#define CSL_EMIF_CTLCFG_DRAMTMG0_T_RAS_MIN_MASK                                (0x0000003FU)
#define CSL_EMIF_CTLCFG_DRAMTMG0_T_RAS_MIN_SHIFT                               (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_T_RAS_MIN_MAX                                 (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG0_T_RAS_MAX_MASK                                (0x00007F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_T_RAS_MAX_SHIFT                               (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_T_RAS_MAX_MAX                                 (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG0_T_FAW_MASK                                    (0x003F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_T_FAW_SHIFT                                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_T_FAW_MAX                                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG0_WR2PRE_MASK                                   (0x7F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_WR2PRE_SHIFT                                  (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_WR2PRE_MAX                                    (0x0000007FU)

/* DRAMTMG1 */

#define CSL_EMIF_CTLCFG_DRAMTMG1_T_RC_MASK                                     (0x0000007FU)
#define CSL_EMIF_CTLCFG_DRAMTMG1_T_RC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_T_RC_MAX                                      (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG1_RD2PRE_MASK                                   (0x00003F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_RD2PRE_SHIFT                                  (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_RD2PRE_MAX                                    (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG1_T_XP_MASK                                     (0x001F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_T_XP_SHIFT                                    (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_T_XP_MAX                                      (0x0000001FU)

/* DRAMTMG2 */

#define CSL_EMIF_CTLCFG_DRAMTMG2_WR2RD_MASK                                    (0x0000003FU)
#define CSL_EMIF_CTLCFG_DRAMTMG2_WR2RD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_WR2RD_MAX                                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG2_RD2WR_MASK                                    (0x00003F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_RD2WR_SHIFT                                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_RD2WR_MAX                                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG2_READ_LATENCY_MASK                             (0x003F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_READ_LATENCY_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_READ_LATENCY_MAX                              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG2_WRITE_LATENCY_MASK                            (0x3F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_WRITE_LATENCY_SHIFT                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_WRITE_LATENCY_MAX                             (0x0000003FU)

/* DRAMTMG3 */

#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MOD_MASK                                    (0x000003FFU)
#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MOD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MOD_MAX                                     (0x000003FFU)

#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MRD_MASK                                    (0x0003F000U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MRD_SHIFT                                   (0x0000000CU)
#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MRD_MAX                                     (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MRW_MASK                                    (0x3FF00000U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MRW_SHIFT                                   (0x00000014U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_T_MRW_MAX                                     (0x000003FFU)

/* DRAMTMG4 */

#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RP_MASK                                     (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RP_SHIFT                                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RP_MAX                                      (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RRD_MASK                                    (0x00000F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RRD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RRD_MAX                                     (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG4_T_CCD_MASK                                    (0x000F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_T_CCD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_T_CCD_MAX                                     (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RCD_MASK                                    (0x1F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RCD_SHIFT                                   (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_T_RCD_MAX                                     (0x0000001FU)

/* DRAMTMG5 */

#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKE_MASK                                    (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKE_SHIFT                                   (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKE_MAX                                     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKESR_MASK                                  (0x00003F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKESR_SHIFT                                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKESR_MAX                                   (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKSRE_MASK                                  (0x000F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKSRE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKSRE_MAX                                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKSRX_MASK                                  (0x0F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKSRX_SHIFT                                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_T_CKSRX_MAX                                   (0x0000000FU)

/* DRAMTMG6 */

#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKCSX_MASK                                  (0x0000000FU)
#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKCSX_SHIFT                                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKCSX_MAX                                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKDPDX_MASK                                 (0x000F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKDPDX_SHIFT                                (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKDPDX_MAX                                  (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKDPDE_MASK                                 (0x0F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKDPDE_SHIFT                                (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_T_CKDPDE_MAX                                  (0x0000000FU)

/* DRAMTMG7 */

#define CSL_EMIF_CTLCFG_DRAMTMG7_T_CKPDX_MASK                                  (0x0000000FU)
#define CSL_EMIF_CTLCFG_DRAMTMG7_T_CKPDX_SHIFT                                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG7_T_CKPDX_MAX                                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG7_T_CKPDE_MASK                                  (0x00000F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG7_T_CKPDE_SHIFT                                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG7_T_CKPDE_MAX                                   (0x0000000FU)

/* DRAMTMG8 */

#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_X32_MASK                                 (0x0000007FU)
#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_X32_SHIFT                                (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_X32_MAX                                  (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_DLL_X32_MASK                             (0x00007F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_DLL_X32_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_DLL_X32_MAX                              (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_ABORT_X32_MASK                           (0x007F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_ABORT_X32_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_ABORT_X32_MAX                            (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_FAST_X32_MASK                            (0x7F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_FAST_X32_SHIFT                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_T_XS_FAST_X32_MAX                             (0x0000007FU)

/* DRAMTMG9 */

#define CSL_EMIF_CTLCFG_DRAMTMG9_WR2RD_S_MASK                                  (0x0000003FU)
#define CSL_EMIF_CTLCFG_DRAMTMG9_WR2RD_S_SHIFT                                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_WR2RD_S_MAX                                   (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG9_T_RRD_S_MASK                                  (0x00000F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_T_RRD_S_SHIFT                                 (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_T_RRD_S_MAX                                   (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG9_T_CCD_S_MASK                                  (0x00070000U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_T_CCD_S_SHIFT                                 (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_T_CCD_S_MAX                                   (0x00000007U)

#define CSL_EMIF_CTLCFG_DRAMTMG9_DDR4_WR_PREAMBLE_MASK                         (0x40000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_DDR4_WR_PREAMBLE_SHIFT                        (0x0000001EU)
#define CSL_EMIF_CTLCFG_DRAMTMG9_DDR4_WR_PREAMBLE_MAX                          (0x00000001U)

/* DRAMTMG10 */

#define CSL_EMIF_CTLCFG_DRAMTMG10_T_GEAR_HOLD_MASK                             (0x00000003U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_T_GEAR_HOLD_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_T_GEAR_HOLD_MAX                              (0x00000003U)

#define CSL_EMIF_CTLCFG_DRAMTMG10_T_GEAR_SETUP_MASK                            (0x0000000CU)
#define CSL_EMIF_CTLCFG_DRAMTMG10_T_GEAR_SETUP_SHIFT                           (0x00000002U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_T_GEAR_SETUP_MAX                             (0x00000003U)

#define CSL_EMIF_CTLCFG_DRAMTMG10_T_CMD_GEAR_MASK                              (0x00001F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_T_CMD_GEAR_SHIFT                             (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_T_CMD_GEAR_MAX                               (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG10_T_SYNC_GEAR_MASK                             (0x001F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_T_SYNC_GEAR_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_T_SYNC_GEAR_MAX                              (0x0000001FU)

/* DRAMTMG11 */

#define CSL_EMIF_CTLCFG_DRAMTMG11_T_CKMPE_MASK                                 (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG11_T_CKMPE_SHIFT                                (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_T_CKMPE_MAX                                  (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG11_T_MPX_S_MASK                                 (0x00000300U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_T_MPX_S_SHIFT                                (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_T_MPX_S_MAX                                  (0x00000003U)

#define CSL_EMIF_CTLCFG_DRAMTMG11_T_MPX_LH_MASK                                (0x001F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_T_MPX_LH_SHIFT                               (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_T_MPX_LH_MAX                                 (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG11_POST_MPSM_GAP_X32_MASK                       (0x7F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_POST_MPSM_GAP_X32_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_POST_MPSM_GAP_X32_MAX                        (0x0000007FU)

/* DRAMTMG12 */

#define CSL_EMIF_CTLCFG_DRAMTMG12_T_MRD_PDA_MASK                               (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG12_T_MRD_PDA_SHIFT                              (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG12_T_MRD_PDA_MAX                                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG12_T_CMDCKE_MASK                                (0x00030000U)
#define CSL_EMIF_CTLCFG_DRAMTMG12_T_CMDCKE_SHIFT                               (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG12_T_CMDCKE_MAX                                 (0x00000003U)

/* DRAMTMG13 */

#define CSL_EMIF_CTLCFG_DRAMTMG13_T_PPD_MASK                                   (0x00000007U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_T_PPD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_T_PPD_MAX                                    (0x00000007U)

#define CSL_EMIF_CTLCFG_DRAMTMG13_T_CCD_MW_MASK                                (0x003F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_T_CCD_MW_SHIFT                               (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_T_CCD_MW_MAX                                 (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG13_ODTLOFF_MASK                                 (0x7F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_ODTLOFF_SHIFT                                (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_ODTLOFF_MAX                                  (0x0000007FU)

/* DRAMTMG14 */

#define CSL_EMIF_CTLCFG_DRAMTMG14_T_XSR_MASK                                   (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DRAMTMG14_T_XSR_SHIFT                                  (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG14_T_XSR_MAX                                    (0x00000FFFU)

/* DRAMTMG15 */

#define CSL_EMIF_CTLCFG_DRAMTMG15_T_STAB_X32_MASK                              (0x000000FFU)
#define CSL_EMIF_CTLCFG_DRAMTMG15_T_STAB_X32_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG15_T_STAB_X32_MAX                               (0x000000FFU)

#define CSL_EMIF_CTLCFG_DRAMTMG15_EN_DFI_LP_T_STAB_MASK                        (0x80000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG15_EN_DFI_LP_T_STAB_SHIFT                       (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG15_EN_DFI_LP_T_STAB_MAX                         (0x00000001U)

/* ZQCTL0 */

#define CSL_EMIF_CTLCFG_ZQCTL0_T_ZQ_SHORT_NOP_MASK                             (0x000003FFU)
#define CSL_EMIF_CTLCFG_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_T_ZQ_SHORT_NOP_MAX                              (0x000003FFU)

#define CSL_EMIF_CTLCFG_ZQCTL0_T_ZQ_LONG_NOP_MASK                              (0x07FF0000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_T_ZQ_LONG_NOP_SHIFT                             (0x00000010U)
#define CSL_EMIF_CTLCFG_ZQCTL0_T_ZQ_LONG_NOP_MAX                               (0x000007FFU)

#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_MPSMX_ZQCL_MASK                             (0x10000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_MPSMX_ZQCL_SHIFT                            (0x0000001CU)
#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_MPSMX_ZQCL_MAX                              (0x00000001U)

#define CSL_EMIF_CTLCFG_ZQCTL0_ZQ_RESISTOR_SHARED_MASK                         (0x20000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT                        (0x0000001DU)
#define CSL_EMIF_CTLCFG_ZQCTL0_ZQ_RESISTOR_SHARED_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_SRX_ZQCL_MASK                               (0x40000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_SRX_ZQCL_SHIFT                              (0x0000001EU)
#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_SRX_ZQCL_MAX                                (0x00000001U)

#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_AUTO_ZQ_MASK                                (0x80000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_AUTO_ZQ_SHIFT                               (0x0000001FU)
#define CSL_EMIF_CTLCFG_ZQCTL0_DIS_AUTO_ZQ_MAX                                 (0x00000001U)

/* ZQCTL1 */

#define CSL_EMIF_CTLCFG_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK                  (0x000FFFFFU)
#define CSL_EMIF_CTLCFG_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MAX                   (0x000FFFFFU)

#define CSL_EMIF_CTLCFG_ZQCTL1_T_ZQ_RESET_NOP_MASK                             (0x3FF00000U)
#define CSL_EMIF_CTLCFG_ZQCTL1_T_ZQ_RESET_NOP_SHIFT                            (0x00000014U)
#define CSL_EMIF_CTLCFG_ZQCTL1_T_ZQ_RESET_NOP_MAX                              (0x000003FFU)

/* ZQCTL2 */

#define CSL_EMIF_CTLCFG_ZQCTL2_ZQ_RESET_MASK                                   (0x00000001U)
#define CSL_EMIF_CTLCFG_ZQCTL2_ZQ_RESET_SHIFT                                  (0x00000000U)
#define CSL_EMIF_CTLCFG_ZQCTL2_ZQ_RESET_MAX                                    (0x00000001U)

/* ZQSTAT */

#define CSL_EMIF_CTLCFG_ZQSTAT_ZQ_RESET_BUSY_MASK                              (0x00000001U)
#define CSL_EMIF_CTLCFG_ZQSTAT_ZQ_RESET_BUSY_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_ZQSTAT_ZQ_RESET_BUSY_MAX                               (0x00000001U)

/* DFITMG0 */

#define CSL_EMIF_CTLCFG_DFITMG0_DFI_TPHY_WRLAT_MASK                            (0x0000003FU)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_TPHY_WRLAT_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_TPHY_WRLAT_MAX                             (0x0000003FU)

#define CSL_EMIF_CTLCFG_DFITMG0_DFI_TPHY_WRDATA_MASK                           (0x00003F00U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_TPHY_WRDATA_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_TPHY_WRDATA_MAX                            (0x0000003FU)

#define CSL_EMIF_CTLCFG_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_MASK                (0x00008000U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_SHIFT               (0x0000000FU)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DFITMG0_DFI_T_RDDATA_EN_MASK                           (0x007F0000U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_T_RDDATA_EN_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_T_RDDATA_EN_MAX                            (0x0000007FU)

#define CSL_EMIF_CTLCFG_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_MASK                (0x00800000U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_SHIFT               (0x00000017U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_MAX                 (0x00000001U)

#define CSL_EMIF_CTLCFG_DFITMG0_DFI_T_CTRL_DELAY_MASK                          (0x1F000000U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_T_CTRL_DELAY_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_DFITMG0_DFI_T_CTRL_DELAY_MAX                           (0x0000001FU)

/* DFITMG1 */

#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK                     (0x0000001FU)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MAX                      (0x0000001FU)

#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK                    (0x00001F00U)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT                   (0x00000008U)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MAX                     (0x0000001FU)

#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_WRDATA_DELAY_MASK                        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_WRDATA_DELAY_MAX                         (0x0000001FU)

#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_PARIN_LAT_MASK                           (0x03000000U)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_PARIN_LAT_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_PARIN_LAT_MAX                            (0x00000003U)

#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_CMD_LAT_MASK                             (0xF0000000U)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_CMD_LAT_SHIFT                            (0x0000001CU)
#define CSL_EMIF_CTLCFG_DFITMG1_DFI_T_CMD_LAT_MAX                              (0x0000000FU)

/* DFILPCFG0 */

#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_PD_MASK                            (0x00000001U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_PD_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_PD_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK                        (0x000000F0U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT                       (0x00000004U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_PD_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_SR_MASK                            (0x00000100U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_SR_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_SR_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK                        (0x0000F000U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT                       (0x0000000CU)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_SR_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_DPD_MASK                           (0x00010000U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_DPD_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_EN_DPD_MAX                            (0x00000001U)

#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_DPD_MASK                       (0x00F00000U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_DPD_SHIFT                      (0x00000014U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_LP_WAKEUP_DPD_MAX                        (0x0000000FU)

#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_TLP_RESP_MASK                            (0x1F000000U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_TLP_RESP_SHIFT                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DFILPCFG0_DFI_TLP_RESP_MAX                             (0x0000001FU)

/* DFILPCFG1 */

#define CSL_EMIF_CTLCFG_DFILPCFG1_DFI_LP_EN_MPSM_MASK                          (0x00000001U)
#define CSL_EMIF_CTLCFG_DFILPCFG1_DFI_LP_EN_MPSM_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DFILPCFG1_DFI_LP_EN_MPSM_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_DFILPCFG1_DFI_LP_WAKEUP_MPSM_MASK                      (0x000000F0U)
#define CSL_EMIF_CTLCFG_DFILPCFG1_DFI_LP_WAKEUP_MPSM_SHIFT                     (0x00000004U)
#define CSL_EMIF_CTLCFG_DFILPCFG1_DFI_LP_WAKEUP_MPSM_MAX                       (0x0000000FU)

/* DFIUPD0 */

#define CSL_EMIF_CTLCFG_DFIUPD0_DFI_T_CTRLUP_MIN_MASK                          (0x000003FFU)
#define CSL_EMIF_CTLCFG_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DFIUPD0_DFI_T_CTRLUP_MIN_MAX                           (0x000003FFU)

#define CSL_EMIF_CTLCFG_DFIUPD0_DFI_T_CTRLUP_MAX_MASK                          (0x03FF0000U)
#define CSL_EMIF_CTLCFG_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_DFIUPD0_DFI_T_CTRLUP_MAX_MAX                           (0x000003FFU)

#define CSL_EMIF_CTLCFG_DFIUPD0_CTRLUPD_PRE_SRX_MASK                           (0x20000000U)
#define CSL_EMIF_CTLCFG_DFIUPD0_CTRLUPD_PRE_SRX_SHIFT                          (0x0000001DU)
#define CSL_EMIF_CTLCFG_DFIUPD0_CTRLUPD_PRE_SRX_MAX                            (0x00000001U)

#define CSL_EMIF_CTLCFG_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_MASK                      (0x40000000U)
#define CSL_EMIF_CTLCFG_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_SHIFT                     (0x0000001EU)
#define CSL_EMIF_CTLCFG_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DFIUPD0_DIS_AUTO_CTRLUPD_MASK                          (0x80000000U)
#define CSL_EMIF_CTLCFG_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT                         (0x0000001FU)
#define CSL_EMIF_CTLCFG_DFIUPD0_DIS_AUTO_CTRLUPD_MAX                           (0x00000001U)

/* DFIUPD1 */

#define CSL_EMIF_CTLCFG_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK          (0x000000FFU)
#define CSL_EMIF_CTLCFG_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT         (0x00000000U)
#define CSL_EMIF_CTLCFG_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MAX           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK          (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT         (0x00000010U)
#define CSL_EMIF_CTLCFG_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MAX           (0x000000FFU)

/* DFIUPD2 */

#define CSL_EMIF_CTLCFG_DFIUPD2_DFI_PHYUPD_EN_MASK                             (0x80000000U)
#define CSL_EMIF_CTLCFG_DFIUPD2_DFI_PHYUPD_EN_SHIFT                            (0x0000001FU)
#define CSL_EMIF_CTLCFG_DFIUPD2_DFI_PHYUPD_EN_MAX                              (0x00000001U)

/* DFIMISC */

#define CSL_EMIF_CTLCFG_DFIMISC_DFI_INIT_COMPLETE_EN_MASK                      (0x00000001U)
#define CSL_EMIF_CTLCFG_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DFIMISC_DFI_INIT_COMPLETE_EN_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DFIMISC_PHY_DBI_MODE_MASK                              (0x00000002U)
#define CSL_EMIF_CTLCFG_DFIMISC_PHY_DBI_MODE_SHIFT                             (0x00000001U)
#define CSL_EMIF_CTLCFG_DFIMISC_PHY_DBI_MODE_MAX                               (0x00000001U)

#define CSL_EMIF_CTLCFG_DFIMISC_DFI_DATA_CS_POLARITY_MASK                      (0x00000004U)
#define CSL_EMIF_CTLCFG_DFIMISC_DFI_DATA_CS_POLARITY_SHIFT                     (0x00000002U)
#define CSL_EMIF_CTLCFG_DFIMISC_DFI_DATA_CS_POLARITY_MAX                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DFIMISC_CTL_IDLE_EN_MASK                               (0x00000010U)
#define CSL_EMIF_CTLCFG_DFIMISC_CTL_IDLE_EN_SHIFT                              (0x00000004U)
#define CSL_EMIF_CTLCFG_DFIMISC_CTL_IDLE_EN_MAX                                (0x00000001U)

#define CSL_EMIF_CTLCFG_DFIMISC_DFI_INIT_START_MASK                            (0x00000020U)
#define CSL_EMIF_CTLCFG_DFIMISC_DFI_INIT_START_SHIFT                           (0x00000005U)
#define CSL_EMIF_CTLCFG_DFIMISC_DFI_INIT_START_MAX                             (0x00000001U)

#define CSL_EMIF_CTLCFG_DFIMISC_DFI_FREQUENCY_MASK                             (0x00001F00U)
#define CSL_EMIF_CTLCFG_DFIMISC_DFI_FREQUENCY_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DFIMISC_DFI_FREQUENCY_MAX                              (0x0000001FU)

/* DFITMG2 */

#define CSL_EMIF_CTLCFG_DFITMG2_DFI_TPHY_WRCSLAT_MASK                          (0x0000003FU)
#define CSL_EMIF_CTLCFG_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DFITMG2_DFI_TPHY_WRCSLAT_MAX                           (0x0000003FU)

#define CSL_EMIF_CTLCFG_DFITMG2_DFI_TPHY_RDCSLAT_MASK                          (0x00007F00U)
#define CSL_EMIF_CTLCFG_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DFITMG2_DFI_TPHY_RDCSLAT_MAX                           (0x0000007FU)

/* DFITMG3 */

#define CSL_EMIF_CTLCFG_DFITMG3_DFI_T_GEARDOWN_DELAY_MASK                      (0x0000001FU)
#define CSL_EMIF_CTLCFG_DFITMG3_DFI_T_GEARDOWN_DELAY_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DFITMG3_DFI_T_GEARDOWN_DELAY_MAX                       (0x0000001FU)

/* DFISTAT */

#define CSL_EMIF_CTLCFG_DFISTAT_DFI_INIT_COMPLETE_MASK                         (0x00000001U)
#define CSL_EMIF_CTLCFG_DFISTAT_DFI_INIT_COMPLETE_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DFISTAT_DFI_INIT_COMPLETE_MAX                          (0x00000001U)

#define CSL_EMIF_CTLCFG_DFISTAT_DFI_LP_ACK_MASK                                (0x00000002U)
#define CSL_EMIF_CTLCFG_DFISTAT_DFI_LP_ACK_SHIFT                               (0x00000001U)
#define CSL_EMIF_CTLCFG_DFISTAT_DFI_LP_ACK_MAX                                 (0x00000001U)

/* DBICTL */

#define CSL_EMIF_CTLCFG_DBICTL_DM_EN_MASK                                      (0x00000001U)
#define CSL_EMIF_CTLCFG_DBICTL_DM_EN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_CTLCFG_DBICTL_DM_EN_MAX                                       (0x00000001U)

#define CSL_EMIF_CTLCFG_DBICTL_WR_DBI_EN_MASK                                  (0x00000002U)
#define CSL_EMIF_CTLCFG_DBICTL_WR_DBI_EN_SHIFT                                 (0x00000001U)
#define CSL_EMIF_CTLCFG_DBICTL_WR_DBI_EN_MAX                                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DBICTL_RD_DBI_EN_MASK                                  (0x00000004U)
#define CSL_EMIF_CTLCFG_DBICTL_RD_DBI_EN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_CTLCFG_DBICTL_RD_DBI_EN_MAX                                   (0x00000001U)

/* DFIPHYMSTR */

#define CSL_EMIF_CTLCFG_DFIPHYMSTR_DFI_PHYMSTR_EN_MASK                         (0x00000001U)
#define CSL_EMIF_CTLCFG_DFIPHYMSTR_DFI_PHYMSTR_EN_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DFIPHYMSTR_DFI_PHYMSTR_EN_MAX                          (0x00000001U)

/* ADDRMAP0 */

#define CSL_EMIF_CTLCFG_ADDRMAP0_ADDRMAP_CS_BIT0_MASK                          (0x0000001FU)
#define CSL_EMIF_CTLCFG_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP0_ADDRMAP_CS_BIT0_MAX                           (0x0000001FU)

/* ADDRMAP1 */

#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B0_MASK                          (0x0000003FU)
#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B0_MAX                           (0x0000003FU)

#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B1_MASK                          (0x00003F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B1_MAX                           (0x0000003FU)

#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B2_MASK                          (0x003F0000U)
#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_ADDRMAP1_ADDRMAP_BANK_B2_MAX                           (0x0000003FU)

/* ADDRMAP2 */

#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B2_MASK                           (0x0000000FU)
#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B2_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B2_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B3_MASK                           (0x00000F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B3_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B3_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B4_MASK                           (0x000F0000U)
#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B4_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B4_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B5_MASK                           (0x0F000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B5_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_ADDRMAP2_ADDRMAP_COL_B5_MAX                            (0x0000000FU)

/* ADDRMAP3 */

#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B6_MASK                           (0x0000000FU)
#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B6_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B6_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B7_MASK                           (0x00001F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B7_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B7_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B8_MASK                           (0x001F0000U)
#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B8_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B8_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B9_MASK                           (0x1F000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B9_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_ADDRMAP3_ADDRMAP_COL_B9_MAX                            (0x0000001FU)

/* ADDRMAP4 */

#define CSL_EMIF_CTLCFG_ADDRMAP4_ADDRMAP_COL_B10_MASK                          (0x0000001FU)
#define CSL_EMIF_CTLCFG_ADDRMAP4_ADDRMAP_COL_B10_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP4_ADDRMAP_COL_B10_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_ADDRMAP4_ADDRMAP_COL_B11_MASK                          (0x00001F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP4_ADDRMAP_COL_B11_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP4_ADDRMAP_COL_B11_MAX                           (0x0000001FU)

/* ADDRMAP5 */

#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B0_MASK                           (0x0000000FU)
#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B0_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B1_MASK                           (0x00000F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B1_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK                        (0x000F0000U)
#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B2_10_MAX                         (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B11_MASK                          (0x0F000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_ADDRMAP5_ADDRMAP_ROW_B11_MAX                           (0x0000000FU)

/* ADDRMAP6 */

#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B12_MASK                          (0x0000000FU)
#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B12_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B13_MASK                          (0x00000F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B13_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B14_MASK                          (0x000F0000U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B14_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B15_MASK                          (0x0F000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_ADDRMAP_ROW_B15_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP6_LPDDR4_6GB_12GB_24GB_MASK                     (0x60000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_LPDDR4_6GB_12GB_24GB_SHIFT                    (0x0000001DU)
#define CSL_EMIF_CTLCFG_ADDRMAP6_LPDDR4_6GB_12GB_24GB_MAX                      (0x00000003U)

#define CSL_EMIF_CTLCFG_ADDRMAP6_LPDDR3_6GB_12GB_MASK                          (0x80000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP6_LPDDR3_6GB_12GB_SHIFT                         (0x0000001FU)
#define CSL_EMIF_CTLCFG_ADDRMAP6_LPDDR3_6GB_12GB_MAX                           (0x00000001U)

/* ADDRMAP7 */

#define CSL_EMIF_CTLCFG_ADDRMAP7_ADDRMAP_ROW_B16_MASK                          (0x0000000FU)
#define CSL_EMIF_CTLCFG_ADDRMAP7_ADDRMAP_ROW_B16_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP7_ADDRMAP_ROW_B16_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP7_ADDRMAP_ROW_B17_MASK                          (0x00000F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP7_ADDRMAP_ROW_B17_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP7_ADDRMAP_ROW_B17_MAX                           (0x0000000FU)

/* ADDRMAP8 */

#define CSL_EMIF_CTLCFG_ADDRMAP8_ADDRMAP_BG_B0_MASK                            (0x0000003FU)
#define CSL_EMIF_CTLCFG_ADDRMAP8_ADDRMAP_BG_B0_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP8_ADDRMAP_BG_B0_MAX                             (0x0000003FU)

#define CSL_EMIF_CTLCFG_ADDRMAP8_ADDRMAP_BG_B1_MASK                            (0x00003F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP8_ADDRMAP_BG_B1_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP8_ADDRMAP_BG_B1_MAX                             (0x0000003FU)

/* ADDRMAP9 */

#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B2_MASK                           (0x0000000FU)
#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B2_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B2_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B3_MASK                           (0x00000F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B3_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B3_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B4_MASK                           (0x000F0000U)
#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B4_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B4_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B5_MASK                           (0x0F000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B5_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_ADDRMAP9_ADDRMAP_ROW_B5_MAX                            (0x0000000FU)

/* ADDRMAP10 */

#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B6_MASK                          (0x0000000FU)
#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B6_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B6_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B7_MASK                          (0x00000F00U)
#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B7_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B7_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B8_MASK                          (0x000F0000U)
#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B8_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B8_MAX                           (0x0000000FU)

#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B9_MASK                          (0x0F000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B9_SHIFT                         (0x00000018U)
#define CSL_EMIF_CTLCFG_ADDRMAP10_ADDRMAP_ROW_B9_MAX                           (0x0000000FU)

/* ADDRMAP11 */

#define CSL_EMIF_CTLCFG_ADDRMAP11_ADDRMAP_ROW_B10_MASK                         (0x0000000FU)
#define CSL_EMIF_CTLCFG_ADDRMAP11_ADDRMAP_ROW_B10_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_ADDRMAP11_ADDRMAP_ROW_B10_MAX                          (0x0000000FU)

/* ODTCFG */

#define CSL_EMIF_CTLCFG_ODTCFG_RD_ODT_DELAY_MASK                               (0x0000007CU)
#define CSL_EMIF_CTLCFG_ODTCFG_RD_ODT_DELAY_SHIFT                              (0x00000002U)
#define CSL_EMIF_CTLCFG_ODTCFG_RD_ODT_DELAY_MAX                                (0x0000001FU)

#define CSL_EMIF_CTLCFG_ODTCFG_RD_ODT_HOLD_MASK                                (0x00000F00U)
#define CSL_EMIF_CTLCFG_ODTCFG_RD_ODT_HOLD_SHIFT                               (0x00000008U)
#define CSL_EMIF_CTLCFG_ODTCFG_RD_ODT_HOLD_MAX                                 (0x0000000FU)

#define CSL_EMIF_CTLCFG_ODTCFG_WR_ODT_DELAY_MASK                               (0x001F0000U)
#define CSL_EMIF_CTLCFG_ODTCFG_WR_ODT_DELAY_SHIFT                              (0x00000010U)
#define CSL_EMIF_CTLCFG_ODTCFG_WR_ODT_DELAY_MAX                                (0x0000001FU)

#define CSL_EMIF_CTLCFG_ODTCFG_WR_ODT_HOLD_MASK                                (0x0F000000U)
#define CSL_EMIF_CTLCFG_ODTCFG_WR_ODT_HOLD_SHIFT                               (0x00000018U)
#define CSL_EMIF_CTLCFG_ODTCFG_WR_ODT_HOLD_MAX                                 (0x0000000FU)

/* ODTMAP */

#define CSL_EMIF_CTLCFG_ODTMAP_RANK0_WR_ODT_MASK                               (0x00000003U)
#define CSL_EMIF_CTLCFG_ODTMAP_RANK0_WR_ODT_SHIFT                              (0x00000000U)
#define CSL_EMIF_CTLCFG_ODTMAP_RANK0_WR_ODT_MAX                                (0x00000003U)

#define CSL_EMIF_CTLCFG_ODTMAP_RANK0_RD_ODT_MASK                               (0x00000030U)
#define CSL_EMIF_CTLCFG_ODTMAP_RANK0_RD_ODT_SHIFT                              (0x00000004U)
#define CSL_EMIF_CTLCFG_ODTMAP_RANK0_RD_ODT_MAX                                (0x00000003U)

#define CSL_EMIF_CTLCFG_ODTMAP_RANK1_WR_ODT_MASK                               (0x00000300U)
#define CSL_EMIF_CTLCFG_ODTMAP_RANK1_WR_ODT_SHIFT                              (0x00000008U)
#define CSL_EMIF_CTLCFG_ODTMAP_RANK1_WR_ODT_MAX                                (0x00000003U)

#define CSL_EMIF_CTLCFG_ODTMAP_RANK1_RD_ODT_MASK                               (0x00003000U)
#define CSL_EMIF_CTLCFG_ODTMAP_RANK1_RD_ODT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_CTLCFG_ODTMAP_RANK1_RD_ODT_MAX                                (0x00000003U)

/* SCHED */

#define CSL_EMIF_CTLCFG_SCHED_FORCE_LOW_PRI_N_MASK                             (0x00000001U)
#define CSL_EMIF_CTLCFG_SCHED_FORCE_LOW_PRI_N_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_SCHED_FORCE_LOW_PRI_N_MAX                              (0x00000001U)

#define CSL_EMIF_CTLCFG_SCHED_PREFER_WRITE_MASK                                (0x00000002U)
#define CSL_EMIF_CTLCFG_SCHED_PREFER_WRITE_SHIFT                               (0x00000001U)
#define CSL_EMIF_CTLCFG_SCHED_PREFER_WRITE_MAX                                 (0x00000001U)

#define CSL_EMIF_CTLCFG_SCHED_PAGECLOSE_MASK                                   (0x00000004U)
#define CSL_EMIF_CTLCFG_SCHED_PAGECLOSE_SHIFT                                  (0x00000002U)
#define CSL_EMIF_CTLCFG_SCHED_PAGECLOSE_MAX                                    (0x00000001U)

#define CSL_EMIF_CTLCFG_SCHED_LPR_NUM_ENTRIES_MASK                             (0x00001F00U)
#define CSL_EMIF_CTLCFG_SCHED_LPR_NUM_ENTRIES_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_SCHED_LPR_NUM_ENTRIES_MAX                              (0x0000001FU)

#define CSL_EMIF_CTLCFG_SCHED_GO2CRITICAL_HYSTERESIS_MASK                      (0x00FF0000U)
#define CSL_EMIF_CTLCFG_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_SCHED_GO2CRITICAL_HYSTERESIS_MAX                       (0x000000FFU)

#define CSL_EMIF_CTLCFG_SCHED_RDWR_IDLE_GAP_MASK                               (0x7F000000U)
#define CSL_EMIF_CTLCFG_SCHED_RDWR_IDLE_GAP_SHIFT                              (0x00000018U)
#define CSL_EMIF_CTLCFG_SCHED_RDWR_IDLE_GAP_MAX                                (0x0000007FU)

/* SCHED1 */

#define CSL_EMIF_CTLCFG_SCHED1_PAGECLOSE_TIMER_MASK                            (0x000000FFU)
#define CSL_EMIF_CTLCFG_SCHED1_PAGECLOSE_TIMER_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_SCHED1_PAGECLOSE_TIMER_MAX                             (0x000000FFU)

/* PERFHPR1 */

#define CSL_EMIF_CTLCFG_PERFHPR1_HPR_MAX_STARVE_MASK                           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_PERFHPR1_HPR_MAX_STARVE_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_PERFHPR1_HPR_MAX_STARVE_MAX                            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_PERFHPR1_HPR_XACT_RUN_LENGTH_MAX                       (0x000000FFU)

/* PERFLPR1 */

#define CSL_EMIF_CTLCFG_PERFLPR1_LPR_MAX_STARVE_MASK                           (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_PERFLPR1_LPR_MAX_STARVE_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_PERFLPR1_LPR_MAX_STARVE_MAX                            (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK                      (0xFF000000U)
#define CSL_EMIF_CTLCFG_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_PERFLPR1_LPR_XACT_RUN_LENGTH_MAX                       (0x000000FFU)

/* PERFWR1 */

#define CSL_EMIF_CTLCFG_PERFWR1_W_MAX_STARVE_MASK                              (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_PERFWR1_W_MAX_STARVE_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_PERFWR1_W_MAX_STARVE_MAX                               (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_PERFWR1_W_XACT_RUN_LENGTH_MASK                         (0xFF000000U)
#define CSL_EMIF_CTLCFG_PERFWR1_W_XACT_RUN_LENGTH_SHIFT                        (0x00000018U)
#define CSL_EMIF_CTLCFG_PERFWR1_W_XACT_RUN_LENGTH_MAX                          (0x000000FFU)

/* DQMAP0 */

#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_0_3_MASK                          (0x000000FFU)
#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_0_3_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_0_3_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_4_7_MASK                          (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_4_7_SHIFT                         (0x00000008U)
#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_4_7_MAX                           (0x000000FFU)

#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_8_11_MASK                         (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_8_11_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_8_11_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_12_15_MASK                        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_12_15_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DQMAP0_DQ_NIBBLE_MAP_12_15_MAX                         (0x000000FFU)

/* DQMAP1 */

#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_16_19_MASK                        (0x000000FFU)
#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_16_19_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_16_19_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_20_23_MASK                        (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_20_23_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_20_23_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_24_27_MASK                        (0x00FF0000U)
#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_24_27_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_24_27_MAX                         (0x000000FFU)

#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_28_31_MASK                        (0xFF000000U)
#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_28_31_SHIFT                       (0x00000018U)
#define CSL_EMIF_CTLCFG_DQMAP1_DQ_NIBBLE_MAP_28_31_MAX                         (0x000000FFU)

/* DQMAP4 */

#define CSL_EMIF_CTLCFG_DQMAP4_DQ_NIBBLE_MAP_CB_0_3_MASK                       (0x000000FFU)
#define CSL_EMIF_CTLCFG_DQMAP4_DQ_NIBBLE_MAP_CB_0_3_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DQMAP4_DQ_NIBBLE_MAP_CB_0_3_MAX                        (0x000000FFU)

#define CSL_EMIF_CTLCFG_DQMAP4_DQ_NIBBLE_MAP_CB_4_7_MASK                       (0x0000FF00U)
#define CSL_EMIF_CTLCFG_DQMAP4_DQ_NIBBLE_MAP_CB_4_7_SHIFT                      (0x00000008U)
#define CSL_EMIF_CTLCFG_DQMAP4_DQ_NIBBLE_MAP_CB_4_7_MAX                        (0x000000FFU)

/* DQMAP5 */

#define CSL_EMIF_CTLCFG_DQMAP5_DIS_DQ_RANK_SWAP_MASK                           (0x00000001U)
#define CSL_EMIF_CTLCFG_DQMAP5_DIS_DQ_RANK_SWAP_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DQMAP5_DIS_DQ_RANK_SWAP_MAX                            (0x00000001U)

/* DBG0 */

#define CSL_EMIF_CTLCFG_DBG0_DIS_WC_MASK                                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DBG0_DIS_WC_SHIFT                                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DBG0_DIS_WC_MAX                                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DBG0_DIS_COLLISION_PAGE_OPT_MASK                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT                      (0x00000004U)
#define CSL_EMIF_CTLCFG_DBG0_DIS_COLLISION_PAGE_OPT_MAX                        (0x00000001U)

/* DBG1 */

#define CSL_EMIF_CTLCFG_DBG1_DIS_DQ_MASK                                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DBG1_DIS_DQ_SHIFT                                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DBG1_DIS_DQ_MAX                                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DBG1_DIS_HIF_MASK                                      (0x00000002U)
#define CSL_EMIF_CTLCFG_DBG1_DIS_HIF_SHIFT                                     (0x00000001U)
#define CSL_EMIF_CTLCFG_DBG1_DIS_HIF_MAX                                       (0x00000001U)

/* DBGCAM */

#define CSL_EMIF_CTLCFG_DBGCAM_DBG_HPR_Q_DEPTH_MASK                            (0x0000003FU)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_HPR_Q_DEPTH_MAX                             (0x0000003FU)

#define CSL_EMIF_CTLCFG_DBGCAM_DBG_LPR_Q_DEPTH_MASK                            (0x00003F00U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_LPR_Q_DEPTH_MAX                             (0x0000003FU)

#define CSL_EMIF_CTLCFG_DBGCAM_DBG_W_Q_DEPTH_MASK                              (0x003F0000U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_W_Q_DEPTH_SHIFT                             (0x00000010U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_W_Q_DEPTH_MAX                               (0x0000003FU)

#define CSL_EMIF_CTLCFG_DBGCAM_DBG_STALL_MASK                                  (0x01000000U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_STALL_SHIFT                                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_STALL_MAX                                   (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGCAM_DBG_RD_Q_EMPTY_MASK                             (0x02000000U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_RD_Q_EMPTY_SHIFT                            (0x00000019U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_RD_Q_EMPTY_MAX                              (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGCAM_DBG_WR_Q_EMPTY_MASK                             (0x04000000U)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_WR_Q_EMPTY_SHIFT                            (0x0000001AU)
#define CSL_EMIF_CTLCFG_DBGCAM_DBG_WR_Q_EMPTY_MAX                              (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK                     (0x10000000U)
#define CSL_EMIF_CTLCFG_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT                    (0x0000001CU)
#define CSL_EMIF_CTLCFG_DBGCAM_RD_DATA_PIPELINE_EMPTY_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK                     (0x20000000U)
#define CSL_EMIF_CTLCFG_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT                    (0x0000001DU)
#define CSL_EMIF_CTLCFG_DBGCAM_WR_DATA_PIPELINE_EMPTY_MAX                      (0x00000001U)

/* DBGCMD */

#define CSL_EMIF_CTLCFG_DBGCMD_RANK0_REFRESH_MASK                              (0x00000001U)
#define CSL_EMIF_CTLCFG_DBGCMD_RANK0_REFRESH_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_DBGCMD_RANK0_REFRESH_MAX                               (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGCMD_RANK1_REFRESH_MASK                              (0x00000002U)
#define CSL_EMIF_CTLCFG_DBGCMD_RANK1_REFRESH_SHIFT                             (0x00000001U)
#define CSL_EMIF_CTLCFG_DBGCMD_RANK1_REFRESH_MAX                               (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGCMD_ZQ_CALIB_SHORT_MASK                             (0x00000010U)
#define CSL_EMIF_CTLCFG_DBGCMD_ZQ_CALIB_SHORT_SHIFT                            (0x00000004U)
#define CSL_EMIF_CTLCFG_DBGCMD_ZQ_CALIB_SHORT_MAX                              (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGCMD_CTRLUPD_MASK                                    (0x00000020U)
#define CSL_EMIF_CTLCFG_DBGCMD_CTRLUPD_SHIFT                                   (0x00000005U)
#define CSL_EMIF_CTLCFG_DBGCMD_CTRLUPD_MAX                                     (0x00000001U)

/* DBGSTAT */

#define CSL_EMIF_CTLCFG_DBGSTAT_RANK0_REFRESH_BUSY_MASK                        (0x00000001U)
#define CSL_EMIF_CTLCFG_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DBGSTAT_RANK0_REFRESH_BUSY_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGSTAT_RANK1_REFRESH_BUSY_MASK                        (0x00000002U)
#define CSL_EMIF_CTLCFG_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DBGSTAT_RANK1_REFRESH_BUSY_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT                      (0x00000004U)
#define CSL_EMIF_CTLCFG_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DBGSTAT_CTRLUPD_BUSY_MASK                              (0x00000020U)
#define CSL_EMIF_CTLCFG_DBGSTAT_CTRLUPD_BUSY_SHIFT                             (0x00000005U)
#define CSL_EMIF_CTLCFG_DBGSTAT_CTRLUPD_BUSY_MAX                               (0x00000001U)

/* SWCTL */

#define CSL_EMIF_CTLCFG_SWCTL_SW_DONE_MASK                                     (0x00000001U)
#define CSL_EMIF_CTLCFG_SWCTL_SW_DONE_SHIFT                                    (0x00000000U)
#define CSL_EMIF_CTLCFG_SWCTL_SW_DONE_MAX                                      (0x00000001U)

/* SWSTAT */

#define CSL_EMIF_CTLCFG_SWSTAT_SW_DONE_ACK_MASK                                (0x00000001U)
#define CSL_EMIF_CTLCFG_SWSTAT_SW_DONE_ACK_SHIFT                               (0x00000000U)
#define CSL_EMIF_CTLCFG_SWSTAT_SW_DONE_ACK_MAX                                 (0x00000001U)

/* ADVECCINDEX */

#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_SYNDROME_SEL_MASK                      (0x00000007U)
#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_SYNDROME_SEL_SHIFT                     (0x00000000U)
#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_SYNDROME_SEL_MAX                       (0x00000007U)

#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_MASK                    (0x00000018U)
#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_SHIFT                   (0x00000003U)
#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_MAX                     (0x00000003U)

#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_POISON_BEATS_SEL_MASK                  (0x000001E0U)
#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_POISON_BEATS_SEL_SHIFT                 (0x00000005U)
#define CSL_EMIF_CTLCFG_ADVECCINDEX_ECC_POISON_BEATS_SEL_MAX                   (0x0000000FU)

/* ECCPOISONPAT0 */

#define CSL_EMIF_CTLCFG_ECCPOISONPAT0_ECC_POISON_DATA_31_0_MASK                (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_ECCPOISONPAT0_ECC_POISON_DATA_31_0_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCPOISONPAT0_ECC_POISON_DATA_31_0_MAX                 (0xFFFFFFFFU)

/* ECCPOISONPAT2 */

#define CSL_EMIF_CTLCFG_ECCPOISONPAT2_ECC_POISON_DATA_71_64_MASK               (0x000000FFU)
#define CSL_EMIF_CTLCFG_ECCPOISONPAT2_ECC_POISON_DATA_71_64_SHIFT              (0x00000000U)
#define CSL_EMIF_CTLCFG_ECCPOISONPAT2_ECC_POISON_DATA_71_64_MAX                (0x000000FFU)

/* CAPARPOISONCTL */

#define CSL_EMIF_CTLCFG_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN_MASK             (0x00000001U)
#define CSL_EMIF_CTLCFG_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_CAPARPOISONCTL_CAPAR_POISON_INJECT_EN_MAX              (0x00000001U)

#define CSL_EMIF_CTLCFG_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE_MASK               (0x00000300U)
#define CSL_EMIF_CTLCFG_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_CAPARPOISONCTL_CAPAR_POISON_CMDTYPE_MAX                (0x00000003U)

/* CAPARPOISONSTAT */

#define CSL_EMIF_CTLCFG_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE_MASK             (0x00000001U)
#define CSL_EMIF_CTLCFG_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE_SHIFT            (0x00000000U)
#define CSL_EMIF_CTLCFG_CAPARPOISONSTAT_CAPAR_POISON_COMPLETE_MAX              (0x00000001U)

/* DERATEEN_SHDW */

#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_ENABLE_MASK                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_ENABLE_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_ENABLE_MAX                        (0x00000001U)

#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_VALUE_MASK                        (0x00000006U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_VALUE_SHIFT                       (0x00000001U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_VALUE_MAX                         (0x00000003U)

#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_BYTE_MASK                         (0x000000F0U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_BYTE_SHIFT                        (0x00000004U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_DERATE_BYTE_MAX                          (0x0000000FU)

#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_RC_DERATE_VALUE_MASK                     (0x00000700U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_RC_DERATE_VALUE_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DERATEEN_SHDW_RC_DERATE_VALUE_MAX                      (0x00000007U)

/* DERATEINT_SHDW */

#define CSL_EMIF_CTLCFG_DERATEINT_SHDW_MR4_READ_INTERVAL_MASK                  (0xFFFFFFFFU)
#define CSL_EMIF_CTLCFG_DERATEINT_SHDW_MR4_READ_INTERVAL_SHIFT                 (0x00000000U)
#define CSL_EMIF_CTLCFG_DERATEINT_SHDW_MR4_READ_INTERVAL_MAX                   (0xFFFFFFFFU)

/* RFSHCTL0_SHDW */

#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_PER_BANK_REFRESH_MASK                    (0x00000004U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_PER_BANK_REFRESH_SHIFT                   (0x00000002U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_PER_BANK_REFRESH_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_BURST_MASK                       (0x000001F0U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_BURST_SHIFT                      (0x00000004U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_BURST_MAX                        (0x0000001FU)

#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_TO_X32_MASK                      (0x0001F000U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_TO_X32_SHIFT                     (0x0000000CU)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_TO_X32_MAX                       (0x0000001FU)

#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_MARGIN_MASK                      (0x00F00000U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_MARGIN_SHIFT                     (0x00000014U)
#define CSL_EMIF_CTLCFG_RFSHCTL0_SHDW_REFRESH_MARGIN_MAX                       (0x0000000FU)

/* RFSHTMG_SHDW */

#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_T_RFC_MIN_MASK                            (0x000003FFU)
#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_T_RFC_MIN_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_T_RFC_MIN_MAX                             (0x000003FFU)

#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_LPDDR3_TREFBW_EN_MASK                     (0x00008000U)
#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_LPDDR3_TREFBW_EN_SHIFT                    (0x0000000FU)
#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_LPDDR3_TREFBW_EN_MAX                      (0x00000001U)

#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_T_RFC_NOM_X32_MASK                        (0x0FFF0000U)
#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_T_RFC_NOM_X32_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_RFSHTMG_SHDW_T_RFC_NOM_X32_MAX                         (0x00000FFFU)

/* INIT3_SHDW */

#define CSL_EMIF_CTLCFG_INIT3_SHDW_EMR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_INIT3_SHDW_EMR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT3_SHDW_EMR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_INIT3_SHDW_MR_MASK                                     (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_INIT3_SHDW_MR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT3_SHDW_MR_MAX                                      (0x0000FFFFU)

/* INIT4_SHDW */

#define CSL_EMIF_CTLCFG_INIT4_SHDW_EMR3_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_INIT4_SHDW_EMR3_SHIFT                                  (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT4_SHDW_EMR3_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_INIT4_SHDW_EMR2_MASK                                   (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_INIT4_SHDW_EMR2_SHIFT                                  (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT4_SHDW_EMR2_MAX                                    (0x0000FFFFU)

/* INIT6_SHDW */

#define CSL_EMIF_CTLCFG_INIT6_SHDW_MR5_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_INIT6_SHDW_MR5_SHIFT                                   (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT6_SHDW_MR5_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_INIT6_SHDW_MR4_MASK                                    (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_INIT6_SHDW_MR4_SHIFT                                   (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT6_SHDW_MR4_MAX                                     (0x0000FFFFU)

/* INIT7_SHDW */

#define CSL_EMIF_CTLCFG_INIT7_SHDW_MR6_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_CTLCFG_INIT7_SHDW_MR6_SHIFT                                   (0x00000000U)
#define CSL_EMIF_CTLCFG_INIT7_SHDW_MR6_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_CTLCFG_INIT7_SHDW_MR22_MASK                                   (0xFFFF0000U)
#define CSL_EMIF_CTLCFG_INIT7_SHDW_MR22_SHIFT                                  (0x00000010U)
#define CSL_EMIF_CTLCFG_INIT7_SHDW_MR22_MAX                                    (0x0000FFFFU)

/* DRAMTMG0_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_RAS_MIN_MASK                           (0x0000003FU)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_RAS_MIN_SHIFT                          (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_RAS_MIN_MAX                            (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_RAS_MAX_MASK                           (0x00007F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_RAS_MAX_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_RAS_MAX_MAX                            (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_FAW_MASK                               (0x003F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_FAW_SHIFT                              (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_T_FAW_MAX                                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_WR2PRE_MASK                              (0x7F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_WR2PRE_SHIFT                             (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG0_SHDW_WR2PRE_MAX                               (0x0000007FU)

/* DRAMTMG1_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_T_RC_MASK                                (0x0000007FU)
#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_T_RC_SHIFT                               (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_T_RC_MAX                                 (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_RD2PRE_MASK                              (0x00003F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_RD2PRE_SHIFT                             (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_RD2PRE_MAX                               (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_T_XP_MASK                                (0x001F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_T_XP_SHIFT                               (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG1_SHDW_T_XP_MAX                                 (0x0000001FU)

/* DRAMTMG2_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_WR2RD_MASK                               (0x0000003FU)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_WR2RD_SHIFT                              (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_WR2RD_MAX                                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_RD2WR_MASK                               (0x00003F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_RD2WR_SHIFT                              (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_RD2WR_MAX                                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_READ_LATENCY_MASK                        (0x003F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_READ_LATENCY_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_READ_LATENCY_MAX                         (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_WRITE_LATENCY_MASK                       (0x3F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_WRITE_LATENCY_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG2_SHDW_WRITE_LATENCY_MAX                        (0x0000003FU)

/* DRAMTMG3_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MOD_MASK                               (0x000003FFU)
#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MOD_SHIFT                              (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MOD_MAX                                (0x000003FFU)

#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MRD_MASK                               (0x0003F000U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MRD_SHIFT                              (0x0000000CU)
#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MRD_MAX                                (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MRW_MASK                               (0x3FF00000U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MRW_SHIFT                              (0x00000014U)
#define CSL_EMIF_CTLCFG_DRAMTMG3_SHDW_T_MRW_MAX                                (0x000003FFU)

/* DRAMTMG4_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RP_MASK                                (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RP_SHIFT                               (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RP_MAX                                 (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RRD_MASK                               (0x00000F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RRD_SHIFT                              (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RRD_MAX                                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_CCD_MASK                               (0x000F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_CCD_SHIFT                              (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_CCD_MAX                                (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RCD_MASK                               (0x1F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RCD_SHIFT                              (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG4_SHDW_T_RCD_MAX                                (0x0000001FU)

/* DRAMTMG5_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKE_MASK                               (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKE_SHIFT                              (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKE_MAX                                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKESR_MASK                             (0x00003F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKESR_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKESR_MAX                              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKSRE_MASK                             (0x000F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKSRE_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKSRE_MAX                              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKSRX_MASK                             (0x0F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKSRX_SHIFT                            (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG5_SHDW_T_CKSRX_MAX                              (0x0000000FU)

/* DRAMTMG6_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKCSX_MASK                             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKCSX_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKCSX_MAX                              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKDPDX_MASK                            (0x000F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKDPDX_SHIFT                           (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKDPDX_MAX                             (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKDPDE_MASK                            (0x0F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKDPDE_SHIFT                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG6_SHDW_T_CKDPDE_MAX                             (0x0000000FU)

/* DRAMTMG7_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG7_SHDW_T_CKPDX_MASK                             (0x0000000FU)
#define CSL_EMIF_CTLCFG_DRAMTMG7_SHDW_T_CKPDX_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG7_SHDW_T_CKPDX_MAX                              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG7_SHDW_T_CKPDE_MASK                             (0x00000F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG7_SHDW_T_CKPDE_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG7_SHDW_T_CKPDE_MAX                              (0x0000000FU)

/* DRAMTMG8_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_X32_MASK                            (0x0000007FU)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_X32_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_X32_MAX                             (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_DLL_X32_MASK                        (0x00007F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_DLL_X32_SHIFT                       (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_DLL_X32_MAX                         (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_ABORT_X32_MASK                      (0x007F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_ABORT_X32_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_ABORT_X32_MAX                       (0x0000007FU)

#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_FAST_X32_MASK                       (0x7F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_FAST_X32_SHIFT                      (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG8_SHDW_T_XS_FAST_X32_MAX                        (0x0000007FU)

/* DRAMTMG9_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_WR2RD_S_MASK                             (0x0000003FU)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_WR2RD_S_SHIFT                            (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_WR2RD_S_MAX                              (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_T_RRD_S_MASK                             (0x00000F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_T_RRD_S_SHIFT                            (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_T_RRD_S_MAX                              (0x0000000FU)

#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_T_CCD_S_MASK                             (0x00070000U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_T_CCD_S_SHIFT                            (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_T_CCD_S_MAX                              (0x00000007U)

#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_DDR4_WR_PREAMBLE_MASK                    (0x40000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_DDR4_WR_PREAMBLE_SHIFT                   (0x0000001EU)
#define CSL_EMIF_CTLCFG_DRAMTMG9_SHDW_DDR4_WR_PREAMBLE_MAX                     (0x00000001U)

/* DRAMTMG10_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_GEAR_HOLD_MASK                        (0x00000003U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_GEAR_HOLD_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_GEAR_HOLD_MAX                         (0x00000003U)

#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_GEAR_SETUP_MASK                       (0x0000000CU)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_GEAR_SETUP_SHIFT                      (0x00000002U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_GEAR_SETUP_MAX                        (0x00000003U)

#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_CMD_GEAR_MASK                         (0x00001F00U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_CMD_GEAR_SHIFT                        (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_CMD_GEAR_MAX                          (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_SYNC_GEAR_MASK                        (0x001F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_SYNC_GEAR_SHIFT                       (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG10_SHDW_T_SYNC_GEAR_MAX                         (0x0000001FU)

/* DRAMTMG11_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_CKMPE_MASK                            (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_CKMPE_SHIFT                           (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_CKMPE_MAX                             (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_MPX_S_MASK                            (0x00000300U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_MPX_S_SHIFT                           (0x00000008U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_MPX_S_MAX                             (0x00000003U)

#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_MPX_LH_MASK                           (0x001F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_MPX_LH_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_T_MPX_LH_MAX                            (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_POST_MPSM_GAP_X32_MASK                  (0x7F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_POST_MPSM_GAP_X32_SHIFT                 (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG11_SHDW_POST_MPSM_GAP_X32_MAX                   (0x0000007FU)

/* DRAMTMG12_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG12_SHDW_T_MRD_PDA_MASK                          (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG12_SHDW_T_MRD_PDA_SHIFT                         (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG12_SHDW_T_MRD_PDA_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_DRAMTMG12_SHDW_T_CMDCKE_MASK                           (0x00030000U)
#define CSL_EMIF_CTLCFG_DRAMTMG12_SHDW_T_CMDCKE_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG12_SHDW_T_CMDCKE_MAX                            (0x00000003U)

/* DRAMTMG13_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_T_PPD_MASK                              (0x00000007U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_T_PPD_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_T_PPD_MAX                               (0x00000007U)

#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_T_CCD_MW_MASK                           (0x003F0000U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_T_CCD_MW_SHIFT                          (0x00000010U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_T_CCD_MW_MAX                            (0x0000003FU)

#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_ODTLOFF_MASK                            (0x7F000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_ODTLOFF_SHIFT                           (0x00000018U)
#define CSL_EMIF_CTLCFG_DRAMTMG13_SHDW_ODTLOFF_MAX                             (0x0000007FU)

/* DRAMTMG14_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG14_SHDW_T_XSR_MASK                              (0x00000FFFU)
#define CSL_EMIF_CTLCFG_DRAMTMG14_SHDW_T_XSR_SHIFT                             (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG14_SHDW_T_XSR_MAX                               (0x00000FFFU)

/* DRAMTMG15_SHDW */

#define CSL_EMIF_CTLCFG_DRAMTMG15_SHDW_T_STAB_X32_MASK                         (0x000000FFU)
#define CSL_EMIF_CTLCFG_DRAMTMG15_SHDW_T_STAB_X32_SHIFT                        (0x00000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG15_SHDW_T_STAB_X32_MAX                          (0x000000FFU)

#define CSL_EMIF_CTLCFG_DRAMTMG15_SHDW_EN_DFI_LP_T_STAB_MASK                   (0x80000000U)
#define CSL_EMIF_CTLCFG_DRAMTMG15_SHDW_EN_DFI_LP_T_STAB_SHIFT                  (0x0000001FU)
#define CSL_EMIF_CTLCFG_DRAMTMG15_SHDW_EN_DFI_LP_T_STAB_MAX                    (0x00000001U)

/* ZQCTL0_SHDW */

#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_T_ZQ_SHORT_NOP_MASK                        (0x000003FFU)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_T_ZQ_SHORT_NOP_SHIFT                       (0x00000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_T_ZQ_SHORT_NOP_MAX                         (0x000003FFU)

#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_T_ZQ_LONG_NOP_MASK                         (0x07FF0000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_T_ZQ_LONG_NOP_SHIFT                        (0x00000010U)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_T_ZQ_LONG_NOP_MAX                          (0x000007FFU)

#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_MPSMX_ZQCL_MASK                        (0x10000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_MPSMX_ZQCL_SHIFT                       (0x0000001CU)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_MPSMX_ZQCL_MAX                         (0x00000001U)

#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_ZQ_RESISTOR_SHARED_MASK                    (0x20000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_ZQ_RESISTOR_SHARED_SHIFT                   (0x0000001DU)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_ZQ_RESISTOR_SHARED_MAX                     (0x00000001U)

#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_SRX_ZQCL_MASK                          (0x40000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_SRX_ZQCL_SHIFT                         (0x0000001EU)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_SRX_ZQCL_MAX                           (0x00000001U)

#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_AUTO_ZQ_MASK                           (0x80000000U)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_AUTO_ZQ_SHIFT                          (0x0000001FU)
#define CSL_EMIF_CTLCFG_ZQCTL0_SHDW_DIS_AUTO_ZQ_MAX                            (0x00000001U)

/* DFITMG0_SHDW */

#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_TPHY_WRLAT_MASK                       (0x0000003FU)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_TPHY_WRLAT_SHIFT                      (0x00000000U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_TPHY_WRLAT_MAX                        (0x0000003FU)

#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_TPHY_WRDATA_MASK                      (0x00003F00U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_TPHY_WRDATA_SHIFT                     (0x00000008U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_TPHY_WRDATA_MAX                       (0x0000003FU)

#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_WRDATA_USE_DFI_PHY_CLK_MASK           (0x00008000U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_WRDATA_USE_DFI_PHY_CLK_SHIFT          (0x0000000FU)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_WRDATA_USE_DFI_PHY_CLK_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_T_RDDATA_EN_MASK                      (0x007F0000U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_T_RDDATA_EN_SHIFT                     (0x00000010U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_T_RDDATA_EN_MAX                       (0x0000007FU)

#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_RDDATA_USE_DFI_PHY_CLK_MASK           (0x00800000U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_RDDATA_USE_DFI_PHY_CLK_SHIFT          (0x00000017U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_RDDATA_USE_DFI_PHY_CLK_MAX            (0x00000001U)

#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_T_CTRL_DELAY_MASK                     (0x1F000000U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_T_CTRL_DELAY_SHIFT                    (0x00000018U)
#define CSL_EMIF_CTLCFG_DFITMG0_SHDW_DFI_T_CTRL_DELAY_MAX                      (0x0000001FU)

/* DFITMG1_SHDW */

#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_DRAM_CLK_ENABLE_MASK                (0x0000001FU)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_DRAM_CLK_ENABLE_SHIFT               (0x00000000U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_DRAM_CLK_ENABLE_MAX                 (0x0000001FU)

#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_DRAM_CLK_DISABLE_MASK               (0x00001F00U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_DRAM_CLK_DISABLE_SHIFT              (0x00000008U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_DRAM_CLK_DISABLE_MAX                (0x0000001FU)

#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_WRDATA_DELAY_MASK                   (0x001F0000U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_WRDATA_DELAY_SHIFT                  (0x00000010U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_WRDATA_DELAY_MAX                    (0x0000001FU)

#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_PARIN_LAT_MASK                      (0x03000000U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_PARIN_LAT_SHIFT                     (0x00000018U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_PARIN_LAT_MAX                       (0x00000003U)

#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_CMD_LAT_MASK                        (0xF0000000U)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_CMD_LAT_SHIFT                       (0x0000001CU)
#define CSL_EMIF_CTLCFG_DFITMG1_SHDW_DFI_T_CMD_LAT_MAX                         (0x0000000FU)

/* DFITMG2_SHDW */

#define CSL_EMIF_CTLCFG_DFITMG2_SHDW_DFI_TPHY_WRCSLAT_MASK                     (0x0000003FU)
#define CSL_EMIF_CTLCFG_DFITMG2_SHDW_DFI_TPHY_WRCSLAT_SHIFT                    (0x00000000U)
#define CSL_EMIF_CTLCFG_DFITMG2_SHDW_DFI_TPHY_WRCSLAT_MAX                      (0x0000003FU)

#define CSL_EMIF_CTLCFG_DFITMG2_SHDW_DFI_TPHY_RDCSLAT_MASK                     (0x00007F00U)
#define CSL_EMIF_CTLCFG_DFITMG2_SHDW_DFI_TPHY_RDCSLAT_SHIFT                    (0x00000008U)
#define CSL_EMIF_CTLCFG_DFITMG2_SHDW_DFI_TPHY_RDCSLAT_MAX                      (0x0000007FU)

/* DFITMG3_SHDW */

#define CSL_EMIF_CTLCFG_DFITMG3_SHDW_DFI_T_GEARDOWN_DELAY_MASK                 (0x0000001FU)
#define CSL_EMIF_CTLCFG_DFITMG3_SHDW_DFI_T_GEARDOWN_DELAY_SHIFT                (0x00000000U)
#define CSL_EMIF_CTLCFG_DFITMG3_SHDW_DFI_T_GEARDOWN_DELAY_MAX                  (0x0000001FU)

/* ODTCFG_SHDW */

#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_RD_ODT_DELAY_MASK                          (0x0000007CU)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_RD_ODT_DELAY_SHIFT                         (0x00000002U)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_RD_ODT_DELAY_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_RD_ODT_HOLD_MASK                           (0x00000F00U)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_RD_ODT_HOLD_SHIFT                          (0x00000008U)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_RD_ODT_HOLD_MAX                            (0x0000000FU)

#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_WR_ODT_DELAY_MASK                          (0x001F0000U)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_WR_ODT_DELAY_SHIFT                         (0x00000010U)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_WR_ODT_DELAY_MAX                           (0x0000001FU)

#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_WR_ODT_HOLD_MASK                           (0x0F000000U)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_WR_ODT_HOLD_SHIFT                          (0x00000018U)
#define CSL_EMIF_CTLCFG_ODTCFG_SHDW_WR_ODT_HOLD_MAX                            (0x0000000FU)

/**************************************************************************
* Hardware Region  : Synopsys DDR PUB/PHY Registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RIDR;                      /* Revision Identification Register */
    volatile uint32_t PIR;                       /* PHY Initialization Register */
    volatile uint8_t  Resv_16[8];
    volatile uint32_t PGCR0;                     /* PHY General Configuration Register 0 */
    volatile uint32_t PGCR1;                     /* PHY General Configuration Register 1 */
    volatile uint32_t PGCR2;                     /* PHY General Configuration Register 2 */
    volatile uint32_t PGCR3;                     /* PHY General Configuration Register 3 */
    volatile uint32_t PGCR4;                     /* PHY General Configuration Register 4 */
    volatile uint32_t PGCR5;                     /* PHY General Configuration Register 5 */
    volatile uint32_t PGCR6;                     /* PHY General Configuration Register 6 */
    volatile uint32_t PGCR7;                     /* PHY General Configuration Register 7 */
    volatile uint32_t PGSR0;                     /* PHY General Status Register 0 */
    volatile uint32_t PGSR1;                     /* PHY General Status Register 1 */
    volatile uint32_t PGSR2;                     /* PHY General Status Register 2 */
    volatile uint8_t  Resv_64[4];
    volatile uint32_t PTR0;                      /* PHY Timing Register 0 */
    volatile uint32_t PTR1;                      /* PHY Timing Register 1 */
    volatile uint32_t PTR2;                      /* PHY Timing Register 2 */
    volatile uint32_t PTR3;                      /* PHY Timing Register 3 */
    volatile uint32_t PTR4;                      /* PHY Timing Register 4 */
    volatile uint32_t PTR5;                      /* PHY Timing Register 5 */
    volatile uint32_t PTR6;                      /* PHY Timing Register 6 */
    volatile uint8_t  Resv_104[12];
    volatile uint32_t PLLCR0;                    /* PLL Control Register 0 (Type B PLL Only) */
    volatile uint32_t PLLCR1;                    /* PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t PLLCR2;                    /* PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t PLLCR3;                    /* PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t PLLCR4;                    /* PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t PLLCR5;                    /* PLL Control Register 5 (Type B PLL Only) */
    volatile uint8_t  Resv_136[8];
    volatile uint32_t DXCCR;                     /* DATX8 Common Configuration Register */
    volatile uint8_t  Resv_144[4];
    volatile uint32_t DSGCR;                     /* DDR System General Configuration Register */
    volatile uint8_t  Resv_152[4];
    volatile uint32_t ODTCR;                     /* ODT Configuration Register */
    volatile uint8_t  Resv_160[4];
    volatile uint32_t AACR;                      /* Anti-Aging Control Register */
    volatile uint8_t  Resv_192[28];
    volatile uint32_t GPR0;                      /* General Purpose Register 0 */
    volatile uint32_t GPR1;                      /* General Purpose Register 1 */
    volatile uint8_t  Resv_256[56];
    volatile uint32_t DCR;                       /* DRAM Configuration Register */
    volatile uint8_t  Resv_272[12];
    volatile uint32_t DTPR0;                     /* DRAM Timing Parameters Register 0 */
    volatile uint32_t DTPR1;                     /* DRAM Timing Parameters Register 1 */
    volatile uint32_t DTPR2;                     /* DRAM Timing Parameters Register 2 */
    volatile uint32_t DTPR3;                     /* DRAM Timing Parameters Register 3 */
    volatile uint32_t DTPR4;                     /* DRAM Timing Parameters Register 4 */
    volatile uint32_t DTPR5;                     /* DRAM Timing Parameters Register 5 */
    volatile uint32_t DTPR6;                     /* DRAM Timing Parameters Register 6 */
    volatile uint8_t  Resv_320[20];
    volatile uint32_t RDIMMGCR0;                 /* RDIMM General Configuration Register 0 */
    volatile uint32_t RDIMMGCR1;                 /* RDIMM General Configuration Register 1 */
    volatile uint32_t RDIMMGCR2;                 /* RDIMM General Configuration Register 2 */
    volatile uint8_t  Resv_336[4];
    volatile uint32_t RDIMMCR0;                  /* RDIMM Control Register 0 */
    volatile uint32_t RDIMMCR1;                  /* RDIMM Control Register 1 */
    volatile uint32_t RDIMMCR2;                  /* RDIMM Control Register 2 */
    volatile uint32_t RDIMMCR3;                  /* RDIMM Control Register 3 */
    volatile uint32_t RDIMMCR4;                  /* RDIMM Control Register 4 */
    volatile uint8_t  Resv_360[4];
    volatile uint32_t SCHCR0;                    /* Scheduler Command Register 0 */
    volatile uint32_t SCHCR1;                    /* Scheduler Command Register 1 */
    volatile uint8_t  Resv_384[16];
    union {
        volatile uint32_t MR0;                       /* LPDDR4 Mode Register 0 */
        volatile uint32_t MR0_DDR3;                  /* DDR3 Mode Register 0 */
        volatile uint32_t MR0_DDR4;                  /* DDR4 Mode Register 0 */
        volatile uint32_t MR0_LPDDR2;                /* LPDDR2 Mode Register 0 */
        volatile uint32_t MR0_LPDDR3;                /* LPDDR3 Mode Register 0 */
    } u0;
    union {
        volatile uint32_t MR1;                       /* LPDDR4 Mode Register 1 */
        volatile uint32_t MR1_DDR3;                  /* DDR3 Mode Register 1 */
        volatile uint32_t MR1_DDR4;                  /* DDR4 Mode Register 1 */
        volatile uint32_t MR1_LPDDR2;                /* LPDDR2 Mode Register 1 */
        volatile uint32_t MR1_LPDDR3;                /* LPDDR3 Mode Register 1 */
    } u1;
    union {
        volatile uint32_t MR2;                       /* LPDDR4 Mode Register 2 */
        volatile uint32_t MR2_DDR3;                  /* DDR3 Mode Register 2 */
        volatile uint32_t MR2_DDR4;                  /* DDR4 Mode Register 2 */
        volatile uint32_t MR2_LPDDR2;                /* LPDDR2 Mode Register 2 */
        volatile uint32_t MR2_LPDDR3;                /* LPDDR3 Mode Register 2 */
    } u2;
    union {
        volatile uint32_t MR3;                       /* LPDDR4 Mode Register 3 */
        volatile uint32_t MR3_DDR3;                  /* DDR3 Mode Register 3 */
        volatile uint32_t MR3_DDR4;                  /* DDR4 Mode Register 3 */
        volatile uint32_t MR3_LPDDR2;                /* LPDDR2 Mode Register 3 */
        volatile uint32_t MR3_LPDDR3;                /* LPDDR3 Mode Register 3 */
    } u3;
    union {
        volatile uint32_t MR4;                       /* LPDDR4 Mode Register 4 */
        volatile uint32_t MR4_DDR3;                  /* DDR3 Mode Register 4 */
        volatile uint32_t MR4_DDR4;                  /* DDR4 Mode Register 4 */
        volatile uint32_t MR4_LPDDR2;                /* LPDDR2 Mode Register 4 */
        volatile uint32_t MR4_LPDDR3;                /* LPDDR3 Mode Register 4 */
    } u4;
    union {
        volatile uint32_t MR5;                       /* LPDDR4 Mode Register 5 */
        volatile uint32_t MR5_DDR3;                  /* DDR3 Mode Register 5 */
        volatile uint32_t MR5_DDR4;                  /* DDR4 Mode Register 5 */
        volatile uint32_t MR5_LPDDR2;                /* LPDDR2 Mode Register 5 */
        volatile uint32_t MR5_LPDDR3;                /* LPDDR3 Mode Register 5 */
    } u5;
    union {
        volatile uint32_t MR6;                       /* LPDDR4 Mode Register 6 */
        volatile uint32_t MR6_DDR3;                  /* DDR3 Mode Register 6 */
        volatile uint32_t MR6_DDR4;                  /* DDR4 Mode Register 6 */
        volatile uint32_t MR6_LPDDR2;                /* LPDDR2 Mode Register 6 */
        volatile uint32_t MR6_LPDDR3;                /* LPDDR3 Mode Register 6 */
    } u6;
    union {
        volatile uint32_t MR7;                       /* LPDDR4 Mode Register 7 */
        volatile uint32_t MR7_DDR3;                  /* LPDDR2 Mode Register 7 */
        volatile uint32_t MR7_DDR4;                  /* DDR4 Mode Register 7 */
        volatile uint32_t MR7_LPDDR2;                /* LPDDR2 Mode Register 7 */
        volatile uint32_t MR7_LPDDR3;                /* LPDDR3 Mode Register 7 */
    } u7;
    volatile uint8_t  Resv_428[12];
    union {
        volatile uint32_t MR11;                      /* LPDDR4 Mode Register 11 */
        volatile uint32_t MR11_DDR3;                 /* DDR3 Mode Register 11 */
        volatile uint32_t MR11_DDR4;                 /* DDR4 Mode Register 11 */
        volatile uint32_t MR11_LPDDR2;               /* LPDDR2 Mode Register 11 */
        volatile uint32_t MR11_LPDDR3;               /* LPDDR3 Mode Register 11 */
    } u8;
    union {
        volatile uint32_t MR12;                      /* LPDDR4 Mode Register 12 */
        volatile uint32_t MR12_DDR3;                 /* DDR3 Mode Register 12 */
        volatile uint32_t MR12_DDR4;                 /* DDR4 Mode Register 12 */
        volatile uint32_t MR12_LPDDR2;               /* LPDDR2 Mode Register 12 */
        volatile uint32_t MR12_LPDDR3;               /* LPDDR3 Mode Register 12 */
    } u9;
    union {
        volatile uint32_t MR13;                      /* LPDDR4 Mode Register 13 */
        volatile uint32_t MR13_DDR3;                 /* DDR3 Mode Register 13 */
        volatile uint32_t MR13_DDR4;                 /* DDR4 Mode Register 13 */
        volatile uint32_t MR13_LPDDR2;               /* LPDDR2 Mode Register 13 */
        volatile uint32_t MR13_LPDDR3;               /* LPDDR3 Mode Register 13 */
    } u10;
    union {
        volatile uint32_t MR14;                      /* LPDDR4 Mode Register 14 */
        volatile uint32_t MR14_DDR3;                 /* DDR3 Mode Register 14 */
        volatile uint32_t MR14_DDR4;                 /* DDR4 Mode Register 14 */
        volatile uint32_t MR14_LPDDR2;               /* LPDDR2 Mode Register 14 */
        volatile uint32_t MR14_LPDDR3;               /* LPDDR3 Mode Register 14 */
    } u11;
    volatile uint8_t  Resv_472[28];
    union {
        volatile uint32_t MR22;                      /* LPDDR4 Mode Register 22 */
        volatile uint32_t MR22_DDR3;                 /* DDR3 Mode Register 22 */
        volatile uint32_t MR22_DDR4;                 /* DDR4 Mode Register 22 */
        volatile uint32_t MR22_LPDDR2;               /* LPDDR2 Mode Register 22 */
        volatile uint32_t MR22_LPDDR3;               /* LPDDR3 Mode Register 22 */
    } u12;
    volatile uint8_t  Resv_512[36];
    volatile uint32_t DTCR0;                     /* Data Training Configuration Register 0 */
    volatile uint32_t DTCR1;                     /* Data Training Configuration Register 1 */
    volatile uint32_t DTAR0;                     /* Data Training Address Register 0 */
    volatile uint32_t DTAR1;                     /* Data Training Address Register 1 */
    volatile uint32_t DTAR2;                     /* Data Training Address Register 2 */
    volatile uint8_t  Resv_536[4];
    volatile uint32_t DTDR0;                     /* Data Training Data Register 0 */
    volatile uint32_t DTDR1;                     /* Data Training Data Register 1 */
    volatile uint8_t  Resv_560[16];
    volatile uint32_t DTEDR0;                    /* Data Training Eye Data Register 0 */
    volatile uint32_t DTEDR1;                    /* Data Training Eye Data Register 1 */
    volatile uint32_t DTEDR2;                    /* Data Training Eye Data Register 2 */
    volatile uint32_t VTDR;                      /* VREF Training Data Register */
    volatile uint32_t CATR0;                     /* CA Training Register 0 */
    volatile uint32_t CATR1;                     /* CA Training Register 1 */
    volatile uint32_t PGCR8;                     /* PHY General Configuration Register 8 */
    volatile uint8_t  Resv_592[4];
    volatile uint32_t DQSDR0;                    /* DQS Drift Register 0 */
    volatile uint32_t DQSDR1;                    /* DQS Drift Register 1 */
    volatile uint32_t DQSDR2;                    /* DQS Drift Register 2 */
    volatile uint8_t  Resv_768[164];
    volatile uint32_t DCUAR;                     /* DCU Address Register */
    volatile uint32_t DCUDR;                     /* DCU Data Register */
    volatile uint32_t DCURR;                     /* DCU Run Register */
    volatile uint32_t DCULR;                     /* DCU Loop Register */
    volatile uint32_t DCUGCR;                    /* DCU General Configuration Register */
    volatile uint32_t DCUTPR;                    /* DCU Timing Parameters Register */
    volatile uint32_t DCUSR0;                    /* DCU Status Register 0 */
    volatile uint32_t DCUSR1;                    /* DCU Status Register 1 */
    volatile uint8_t  Resv_1024[224];
    volatile uint32_t BISTRR;                    /* BIST Run Register */
    volatile uint32_t BISTWCR;                   /* BIST Word Count Register */
    volatile uint32_t BISTMSKR0;                 /* BIST Mask Register 0 */
    volatile uint32_t BISTMSKR1;                 /* BIST Mask Register 1 */
    volatile uint32_t BISTMSKR2;                 /* BIST Mask Register 2 */
    volatile uint32_t BISTLSR;                   /* BIST LFSR Seed Register */
    volatile uint32_t BISTAR0;                   /* BIST Address Register 0 */
    volatile uint32_t BISTAR1;                   /* BIST Address Register 1 */
    volatile uint32_t BISTAR2;                   /* BIST Address Register 2 */
    volatile uint32_t BISTAR3;                   /* BIST Address Register 3 */
    volatile uint32_t BISTAR4;                   /* BIST Address Register 4 */
    volatile uint32_t BISTUDPR;                  /* BIST User Data Pattern Register */
    volatile uint32_t BISTGSR;                   /* BIST General Status Register */
    volatile uint32_t BISTWER0;                  /* BIST Word Error Register 0 */
    volatile uint32_t BISTWER1;                  /* BIST Word Error Register 1 */
    volatile uint32_t BISTBER0;                  /* BIST Bit Error Register 0 */
    volatile uint32_t BISTBER1;                  /* BIST Bit Error Register 1 */
    volatile uint32_t BISTBER2;                  /* BIST Bit Error Register 2 */
    volatile uint32_t BISTBER3;                  /* BIST Bit Error Register 3 */
    volatile uint32_t BISTBER4;                  /* BIST Bit Error Register 4 */
    volatile uint32_t BISTWCSR;                  /* BIST Word Count Status Register */
    volatile uint32_t BISTFWR0;                  /* BIST Fail Word Register 0 */
    volatile uint32_t BISTFWR1;                  /* BIST Fail Word Register 1 */
    volatile uint32_t BISTFWR2;                  /* BIST Fail Word Register 2 */
    volatile uint32_t BISTBER5;                  /* BIST Bit Error Register 5 */
    volatile uint8_t  Resv_1244[120];
    volatile uint32_t RANKIDR;                   /* Rank ID Register */
    volatile uint32_t RIOCR0;                    /* Rank I/O Configuration Register 0 */
    volatile uint32_t RIOCR1;                    /* Rank I/O Configuration Register 1 */
    volatile uint32_t RIOCR2;                    /* Rank I/O Configuration Register 2 */
    volatile uint32_t RIOCR3;                    /* Rank I/O Configuration Register 3 */
    volatile uint32_t RIOCR4;                    /* Rank I/O Configuration Register 4 */
    volatile uint32_t RIOCR5;                    /* Rank I/O Configuration Register 5 */
    volatile uint8_t  Resv_1280[8];
    volatile uint32_t ACIOCR0;                   /* AC I/O Configuration Register 0 */
    volatile uint32_t ACIOCR1;                   /* AC I/O Configuration Register 1 */
    volatile uint32_t ACIOCR2;                   /* AC I/O Configuration Register 2 */
    volatile uint32_t ACIOCR3;                   /* AC I/O Configuration Register 3 */
    volatile uint32_t ACIOCR4;                   /* AC I/O Configuration Register 4 */
    volatile uint32_t ACIOCR5;                   /* AC I/O Configuration Register 5 */
    volatile uint8_t  Resv_1312[8];
    volatile uint32_t IOVCR0;                    /* IO VREF Control Register 0 */
    volatile uint32_t IOVCR1;                    /* IO VREF Control Register 1 */
    volatile uint32_t VTCR0;                     /* VREF Training Control Register 0 */
    volatile uint32_t VTCR1;                     /* VREF Training Control Register 1 */
    volatile uint8_t  Resv_1344[16];
    volatile uint32_t ACBDLR0;                   /* AC Bit Delay Line Register 0 */
    volatile uint32_t ACBDLR1;                   /* AC Bit Delay Line Register 1 */
    volatile uint32_t ACBDLR2;                   /* AC Bit Delay Line Register 2 */
    volatile uint32_t ACBDLR3;                   /* AC Bit Delay Line Register 3 */
    volatile uint32_t ACBDLR4;                   /* AC Bit Delay Line Register 4 */
    volatile uint32_t ACBDLR5;                   /* AC Bit Delay Line Register 5 */
    volatile uint32_t ACBDLR6;                   /* AC Bit Delay Line Register 6 */
    volatile uint32_t ACBDLR7;                   /* AC Bit Delay Line Register 7 */
    volatile uint32_t ACBDLR8;                   /* AC Bit Delay Line Register 8 */
    volatile uint32_t ACBDLR9;                   /* AC Bit Delay Line Register 9 */
    volatile uint32_t ACBDLR10;                  /* AC Bit Delay Line Register 10 */
    volatile uint32_t ACBDLR11;                  /* AC Bit Delay Line Register 11 */
    volatile uint32_t ACBDLR12;                  /* AC Bit Delay Line Register 12 */
    volatile uint32_t ACBDLR13;                  /* AC Bit Delay Line Register 13 */
    volatile uint32_t ACBDLR14;                  /* AC Bit Delay Line Register 14 */
    volatile uint32_t ACBDLR15;                  /* AC Bit Delay Line Register 15 */
    volatile uint32_t ACBDLR16;                  /* AC Bit Delay Line Register 16 */
    volatile uint32_t ACLCDLR;                   /* AC Local Calibrated Delay Line Register */
    volatile uint8_t  Resv_1440[24];
    volatile uint32_t ACMDLR0;                   /* AC Master Delay Line Register 0 */
    volatile uint32_t ACMDLR1;                   /* AC Master Delay Line Register 1 */
    volatile uint8_t  Resv_1664[216];
    volatile uint32_t ZQCR;                      /* ZQ Impedance Control Register */
    volatile uint32_t ZQ0PR0;                    /* ZQ n Impedance Control Program Register 0 */
    volatile uint32_t ZQ0PR1;                    /* ZQ n Impedance Control Program Register 1 */
    volatile uint32_t ZQ0DR0;                    /* ZQ n Impedance Control Data Register 0 */
    volatile uint32_t ZQ0DR1;                    /* ZQ n Impedance Control Data Register 1 */
    volatile uint32_t ZQ0OR0;                    /* ZQ n Impedance Control Override Data Register 0 */
    volatile uint32_t ZQ0OR1;                    /* ZQ n Impedance Control Override Data Register 1 */
    volatile uint32_t ZQ0SR;                     /* ZQ n Impedance Control Status Register */
    volatile uint8_t  Resv_1700[4];
    volatile uint32_t ZQ1PR0;                    /* ZQ n Impedance Control Program Register 0 */
    volatile uint32_t ZQ1PR1;                    /* ZQ n Impedance Control Program Register 1 */
    volatile uint32_t ZQ1DR0;                    /* ZQ n Impedance Control Data Register 0 */
    volatile uint32_t ZQ1DR1;                    /* ZQ n Impedance Control Data Register 1 */
    volatile uint32_t ZQ1OR0;                    /* ZQ n Impedance Control Override Data Register 0 */
    volatile uint32_t ZQ1OR1;                    /* ZQ n Impedance Control Override Data Register 1 */
    volatile uint32_t ZQ1SR;                     /* ZQ n Impedance Control Status Register */
    volatile uint8_t  Resv_1732[4];
    volatile uint32_t ZQ2PR0;                    /* ZQ n Impedance Control Program Register 0 */
    volatile uint32_t ZQ2PR1;                    /* ZQ n Impedance Control Program Register 1 */
    volatile uint32_t ZQ2DR0;                    /* ZQ n Impedance Control Data Register 0 */
    volatile uint32_t ZQ2DR1;                    /* ZQ n Impedance Control Data Register 1 */
    volatile uint32_t ZQ2OR0;                    /* ZQ n Impedance Control Override Data Register 0 */
    volatile uint32_t ZQ2OR1;                    /* ZQ n Impedance Control Override Data Register 1 */
    volatile uint32_t ZQ2SR;                     /* ZQ n Impedance Control Status Register */
    volatile uint8_t  Resv_1764[4];
    volatile uint32_t ZQ3PR0;                    /* ZQ n Impedance Control Program Register 0 */
    volatile uint32_t ZQ3PR1;                    /* ZQ n Impedance Control Program Register 1 */
    volatile uint32_t ZQ3DR0;                    /* ZQ n Impedance Control Data Register 0 */
    volatile uint32_t ZQ3DR1;                    /* ZQ n Impedance Control Data Register 1 */
    volatile uint32_t ZQ3OR0;                    /* ZQ n Impedance Control Override Data Register 0 */
    volatile uint32_t ZQ3OR1;                    /* ZQ n Impedance Control Override Data Register 1 */
    volatile uint32_t ZQ3SR;                     /* ZQ n Impedance Control Status Register */
    volatile uint32_t DX0GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX0GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX0GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX0GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX0GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX0GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX0GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX0GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX0GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX0GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX0DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX0DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_1856[16];
    volatile uint32_t DX0BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX0BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX0BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_1872[4];
    volatile uint32_t DX0BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX0BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX0BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_1888[4];
    volatile uint32_t DX0BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX0BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX0BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX0BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_1920[16];
    volatile uint32_t DX0LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX0LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX0LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX0LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX0LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX0LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_1952[8];
    volatile uint32_t DX0MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX0MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_1984[24];
    volatile uint32_t DX0GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_2000[12];
    volatile uint32_t DX0RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX0RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX0RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX0RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX0GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX0GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX0GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX0GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX0GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX0GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX0GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_2048[4];
    volatile uint32_t DX1GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX1GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX1GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX1GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX1GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX1GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX1GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX1GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX1GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX1GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX1DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX1DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_2112[16];
    volatile uint32_t DX1BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX1BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX1BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_2128[4];
    volatile uint32_t DX1BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX1BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX1BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_2144[4];
    volatile uint32_t DX1BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX1BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX1BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX1BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_2176[16];
    volatile uint32_t DX1LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX1LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX1LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX1LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX1LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX1LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_2208[8];
    volatile uint32_t DX1MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX1MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_2240[24];
    volatile uint32_t DX1GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_2256[12];
    volatile uint32_t DX1RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX1RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX1RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX1RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX1GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX1GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX1GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX1GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX1GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX1GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX1GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_2304[4];
    volatile uint32_t DX2GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX2GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX2GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX2GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX2GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX2GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX2GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX2GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX2GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX2GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX2DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX2DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_2368[16];
    volatile uint32_t DX2BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX2BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX2BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_2384[4];
    volatile uint32_t DX2BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX2BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX2BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_2400[4];
    volatile uint32_t DX2BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX2BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX2BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX2BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_2432[16];
    volatile uint32_t DX2LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX2LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX2LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX2LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX2LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX2LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_2464[8];
    volatile uint32_t DX2MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX2MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_2496[24];
    volatile uint32_t DX2GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_2512[12];
    volatile uint32_t DX2RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX2RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX2RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX2RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX2GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX2GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX2GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX2GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX2GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX2GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX2GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_2560[4];
    volatile uint32_t DX3GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX3GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX3GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX3GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX3GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX3GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX3GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX3GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX3GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX3GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX3DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX3DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_2624[16];
    volatile uint32_t DX3BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX3BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX3BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_2640[4];
    volatile uint32_t DX3BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX3BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX3BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_2656[4];
    volatile uint32_t DX3BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX3BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX3BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX3BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_2688[16];
    volatile uint32_t DX3LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX3LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX3LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX3LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX3LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX3LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_2720[8];
    volatile uint32_t DX3MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX3MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_2752[24];
    volatile uint32_t DX3GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_2768[12];
    volatile uint32_t DX3RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX3RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX3RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX3RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX3GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX3GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX3GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX3GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX3GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX3GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX3GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_2816[4];
    volatile uint32_t DX4GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX4GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX4GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX4GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX4GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX4GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX4GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX4GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX4GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX4GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX4DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX4DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_2880[16];
    volatile uint32_t DX4BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX4BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX4BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_2896[4];
    volatile uint32_t DX4BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX4BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX4BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_2912[4];
    volatile uint32_t DX4BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX4BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX4BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX4BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_2944[16];
    volatile uint32_t DX4LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX4LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX4LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX4LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX4LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX4LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_2976[8];
    volatile uint32_t DX4MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX4MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_3008[24];
    volatile uint32_t DX4GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_3024[12];
    volatile uint32_t DX4RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX4RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX4RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX4RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX4GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX4GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX4GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX4GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX4GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX4GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX4GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_3072[4];
    volatile uint32_t DX5GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX5GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX5GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX5GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX5GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX5GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX5GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX5GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX5GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX5GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX5DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX5DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_3136[16];
    volatile uint32_t DX5BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX5BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX5BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_3152[4];
    volatile uint32_t DX5BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX5BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX5BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_3168[4];
    volatile uint32_t DX5BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX5BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX5BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX5BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_3200[16];
    volatile uint32_t DX5LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX5LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX5LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX5LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX5LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX5LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_3232[8];
    volatile uint32_t DX5MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX5MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_3264[24];
    volatile uint32_t DX5GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_3280[12];
    volatile uint32_t DX5RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX5RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX5RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX5RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX5GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX5GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX5GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX5GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX5GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX5GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX5GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_3328[4];
    volatile uint32_t DX6GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX6GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX6GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX6GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX6GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX6GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX6GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX6GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX6GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX6GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX6DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX6DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_3392[16];
    volatile uint32_t DX6BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX6BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX6BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_3408[4];
    volatile uint32_t DX6BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX6BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX6BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_3424[4];
    volatile uint32_t DX6BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX6BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX6BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX6BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_3456[16];
    volatile uint32_t DX6LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX6LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX6LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX6LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX6LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX6LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_3488[8];
    volatile uint32_t DX6MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX6MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_3520[24];
    volatile uint32_t DX6GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_3536[12];
    volatile uint32_t DX6RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX6RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX6RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX6RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX6GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX6GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX6GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX6GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX6GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX6GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX6GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_3584[4];
    volatile uint32_t DX7GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX7GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX7GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX7GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX7GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX7GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX7GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX7GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX7GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX7GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX7DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX7DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_3648[16];
    volatile uint32_t DX7BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX7BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX7BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_3664[4];
    volatile uint32_t DX7BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX7BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX7BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_3680[4];
    volatile uint32_t DX7BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX7BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX7BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX7BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_3712[16];
    volatile uint32_t DX7LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX7LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX7LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX7LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX7LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX7LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_3744[8];
    volatile uint32_t DX7MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX7MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_3776[24];
    volatile uint32_t DX7GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_3792[12];
    volatile uint32_t DX7RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX7RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX7RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX7RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX7GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX7GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX7GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX7GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX7GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX7GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX7GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_3840[4];
    volatile uint32_t DX8GCR0;                   /* DATX8 n General Configuration Register 0 */
    volatile uint32_t DX8GCR1;                   /* DATX8 n General Configuration Register 1 */
    volatile uint32_t DX8GCR2;                   /* DATX8 n General Configuration Register 2 */
    volatile uint32_t DX8GCR3;                   /* DATX8 n General Configuration Register 3 */
    volatile uint32_t DX8GCR4;                   /* DATX8 n General Configuration Register 4 */
    volatile uint32_t DX8GCR5;                   /* DATX8 n General Configuration Register 5 */
    volatile uint32_t DX8GCR6;                   /* DATX8 n General Configuration Register 6 */
    volatile uint32_t DX8GCR7;                   /* DATX8 n General Configuration Register 7 */
    volatile uint32_t DX8GCR8;                   /* DATX8 n General Configuration Register 8 */
    volatile uint32_t DX8GCR9;                   /* DATX8 n General Configuration Register 9 */
    volatile uint32_t DX8DQMAP0;                 /* DATX8 n DQ/DM Mapping Register 0 */
    volatile uint32_t DX8DQMAP1;                 /* DATX8 n DQ/DM Mapping Register 1 */
    volatile uint8_t  Resv_3904[16];
    volatile uint32_t DX8BDLR0;                  /* DATX8 n Bit Delay Line Register 0 */
    volatile uint32_t DX8BDLR1;                  /* DATX8 n Bit Delay Line Register 1 */
    volatile uint32_t DX8BDLR2;                  /* DATX8 n Bit Delay Line Register 2 */
    volatile uint8_t  Resv_3920[4];
    volatile uint32_t DX8BDLR3;                  /* DATX8 n Bit Delay Line Register 3 */
    volatile uint32_t DX8BDLR4;                  /* DATX8 n Bit Delay Line Register 4 */
    volatile uint32_t DX8BDLR5;                  /* DATX8 n Bit Delay Line Register 5 */
    volatile uint8_t  Resv_3936[4];
    volatile uint32_t DX8BDLR6;                  /* DATX8 n Bit Delay Line Register 6 */
    volatile uint32_t DX8BDLR7;                  /* DATX8 n Bit Delay Line Register 7 */
    volatile uint32_t DX8BDLR8;                  /* DATX8 n Bit Delay Line Register 8 */
    volatile uint32_t DX8BDLR9;                  /* DATX8 n Bit Delay Line Register 9 */
    volatile uint8_t  Resv_3968[16];
    volatile uint32_t DX8LCDLR0;                 /* DATX8 n Local Calibrated Delay Line Register 0 */
    volatile uint32_t DX8LCDLR1;                 /* DATX8 n Local Calibrated Delay Line Register 1 */
    volatile uint32_t DX8LCDLR2;                 /* DATX8 n Local Calibrated Delay Line Register 2 */
    volatile uint32_t DX8LCDLR3;                 /* DATX8 n Local Calibrated Delay Line Register 3 */
    volatile uint32_t DX8LCDLR4;                 /* DATX8 n Local Calibrated Delay Line Register 4 */
    volatile uint32_t DX8LCDLR5;                 /* DATX8 n Local Calibrated Delay Line Register 5 */
    volatile uint8_t  Resv_4000[8];
    volatile uint32_t DX8MDLR0;                  /* DATX8 n Master Delay Line Register 0 */
    volatile uint32_t DX8MDLR1;                  /* DATX8 n Master Delay Line Register 1 */
    volatile uint8_t  Resv_4032[24];
    volatile uint32_t DX8GTR0;                   /* DATX8 n General Timing Register 0 */
    volatile uint8_t  Resv_4048[12];
    volatile uint32_t DX8RSR0;                   /* DATX8 n Rank Status Register 0 */
    volatile uint32_t DX8RSR1;                   /* DATX8 n Rank Status Register 1 */
    volatile uint32_t DX8RSR2;                   /* DATX8 n Rank Status Register 2 */
    volatile uint32_t DX8RSR3;                   /* DATX8 n Rank Status Register 3 */
    volatile uint32_t DX8GSR0;                   /* DATX8 n General Status Register 0 */
    volatile uint32_t DX8GSR1;                   /* DATX8 n General Status Register 1 */
    volatile uint32_t DX8GSR2;                   /* DATX8 n General Status Register 2 */
    volatile uint32_t DX8GSR3;                   /* DATX8 n General Status Register 3 */
    volatile uint32_t DX8GSR4;                   /* DATX8 n General Status Register 4 */
    volatile uint32_t DX8GSR5;                   /* DATX8 n General Status Register 5 */
    volatile uint32_t DX8GSR6;                   /* DATX8 n General Status Register 6 */
    volatile uint8_t  Resv_5120[1028];
    volatile uint32_t DX8SL0OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL0PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL0PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL0PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL0PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL0PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL0PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL0DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL0TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL0DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL0DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL0DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL0IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL0IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_5184[8];
    volatile uint32_t DX8SL1OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL1PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL1PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL1PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL1PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL1PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL1PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL1DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL1TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL1DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL1DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL1DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL1IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL1IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_5248[8];
    volatile uint32_t DX8SL2OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL2PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL2PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL2PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL2PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL2PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL2PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL2DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL2TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL2DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL2DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL2DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL2IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL2IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_5312[8];
    volatile uint32_t DX8SL3OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL3PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL3PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL3PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL3PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL3PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL3PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL3DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL3TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL3DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL3DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL3DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL3IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL3IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_5376[8];
    volatile uint32_t DX8SL4OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL4PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL4PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL4PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL4PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL4PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL4PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL4DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL4TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL4DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL4DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL4DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL4IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL4IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_5440[8];
    volatile uint32_t DX8SL5OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL5PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL5PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL5PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL5PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL5PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL5PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL5DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL5TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL5DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL5DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL5DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL5IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL5IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_5504[8];
    volatile uint32_t DX8SL6OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL6PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL6PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL6PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL6PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL6PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL6PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL6DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL6TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL6DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL6DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL6DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL6IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL6IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_5568[8];
    volatile uint32_t DX8SL7OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL7PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL7PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL7PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL7PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL7PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL7PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL7DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL7TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL7DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL7DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL7DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL7IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL7IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_5632[8];
    volatile uint32_t DX8SL8OSC;                 /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SL8PLLCR0;              /* DAXT8 0-1 PLL Control Register 0 */
    volatile uint32_t DX8SL8PLLCR1;              /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SL8PLLCR2;              /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SL8PLLCR3;              /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SL8PLLCR4;              /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SL8PLLCR5;              /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SL8DQSCTL;              /* DATX8 0-1 DQS Control Register */
    volatile uint32_t DX8SL8TRNCTL;              /* DATX8 0-1 Training Control Register */
    volatile uint32_t DX8SL8DDLCTL;              /* DATX8 0-1 DDL Control Register */
    volatile uint32_t DX8SL8DXCTL1;              /* DATX8 0-1 DX Control Register 1 */
    volatile uint32_t DX8SL8DXCTL2;              /* DATX8 0-1 DX Control Register 2 */
    volatile uint32_t DX8SL8IOCR;                /* DATX8 0-1 I/O Configuration Register */
    volatile uint32_t DX4SL8IOCR;                /* DATX4 Slice 0-1 I/O Configuration Register */
    volatile uint8_t  Resv_6080[392];
    volatile uint32_t DX8SLBOSC;                 /* DATX8 0-8 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
    volatile uint32_t DX8SLBPLLCR0;              /* DAXT8 0-8 PLL Control Register 0 */
    volatile uint32_t DX8SLBPLLCR1;              /* DAXT8 0-8 PLL Control Register 1 (Type B PLL Only) */
    volatile uint32_t DX8SLBPLLCR2;              /* DAXT8 0-8 PLL Control Register 2 (Type B PLL Only) */
    volatile uint32_t DX8SLBPLLCR3;              /* DAXT8 0-8 PLL Control Register 3 (Type B PLL Only) */
    volatile uint32_t DX8SLBPLLCR4;              /* DAXT8 0-8 PLL Control Register 4 (Type B PLL Only) */
    volatile uint32_t DX8SLBPLLCR5;              /* DAXT8 0-8 PLL Control Register 5 (Type B PLL Only) */
    volatile uint32_t DX8SLBDQSCTL;              /* DATX8 0-8 DQS Control Register */
    volatile uint32_t DX8SLBTRNCTL;              /* DATX8 0-8 Training Control Register */
    volatile uint32_t DX8SLBDDLCTL;              /* DATX8 0-8 DDL Control Register */
    volatile uint32_t DX8SLBDXCTL1;              /* DATX8 0-8 DX Control Register 1 */
    volatile uint32_t DX8SLBDXCTL2;              /* DATX8 0-8 DX Control Register 2 */
    volatile uint32_t DX8SLBIOCR;                /* DATX8 0-8 I/O Configuration Register */
    volatile uint32_t DX4SLBIOCR;                /* DATX4 0-8 I/O Configuration Register */
} CSL_emif_phycfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_EMIF_PHYCFG_RIDR                                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_PIR                                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR0                                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_PGCR1                                                  (0x00000014U)
#define CSL_EMIF_PHYCFG_PGCR2                                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_PGCR3                                                  (0x0000001CU)
#define CSL_EMIF_PHYCFG_PGCR4                                                  (0x00000020U)
#define CSL_EMIF_PHYCFG_PGCR5                                                  (0x00000024U)
#define CSL_EMIF_PHYCFG_PGCR6                                                  (0x00000028U)
#define CSL_EMIF_PHYCFG_PGCR7                                                  (0x0000002CU)
#define CSL_EMIF_PHYCFG_PGSR0                                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_PGSR1                                                  (0x00000034U)
#define CSL_EMIF_PHYCFG_PGSR2                                                  (0x00000038U)
#define CSL_EMIF_PHYCFG_PTR0                                                   (0x00000040U)
#define CSL_EMIF_PHYCFG_PTR1                                                   (0x00000044U)
#define CSL_EMIF_PHYCFG_PTR2                                                   (0x00000048U)
#define CSL_EMIF_PHYCFG_PTR3                                                   (0x0000004CU)
#define CSL_EMIF_PHYCFG_PTR4                                                   (0x00000050U)
#define CSL_EMIF_PHYCFG_PTR5                                                   (0x00000054U)
#define CSL_EMIF_PHYCFG_PTR6                                                   (0x00000058U)
#define CSL_EMIF_PHYCFG_PLLCR0                                                 (0x00000068U)
#define CSL_EMIF_PHYCFG_PLLCR1                                                 (0x0000006CU)
#define CSL_EMIF_PHYCFG_PLLCR2                                                 (0x00000070U)
#define CSL_EMIF_PHYCFG_PLLCR3                                                 (0x00000074U)
#define CSL_EMIF_PHYCFG_PLLCR4                                                 (0x00000078U)
#define CSL_EMIF_PHYCFG_PLLCR5                                                 (0x0000007CU)
#define CSL_EMIF_PHYCFG_DXCCR                                                  (0x00000088U)
#define CSL_EMIF_PHYCFG_DSGCR                                                  (0x00000090U)
#define CSL_EMIF_PHYCFG_ODTCR                                                  (0x00000098U)
#define CSL_EMIF_PHYCFG_AACR                                                   (0x000000A0U)
#define CSL_EMIF_PHYCFG_GPR0                                                   (0x000000C0U)
#define CSL_EMIF_PHYCFG_GPR1                                                   (0x000000C4U)
#define CSL_EMIF_PHYCFG_DCR                                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DTPR0                                                  (0x00000110U)
#define CSL_EMIF_PHYCFG_DTPR1                                                  (0x00000114U)
#define CSL_EMIF_PHYCFG_DTPR2                                                  (0x00000118U)
#define CSL_EMIF_PHYCFG_DTPR3                                                  (0x0000011CU)
#define CSL_EMIF_PHYCFG_DTPR4                                                  (0x00000120U)
#define CSL_EMIF_PHYCFG_DTPR5                                                  (0x00000124U)
#define CSL_EMIF_PHYCFG_DTPR6                                                  (0x00000128U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0                                              (0x00000140U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1                                              (0x00000144U)
#define CSL_EMIF_PHYCFG_RDIMMGCR2                                              (0x00000148U)
#define CSL_EMIF_PHYCFG_RDIMMCR0                                               (0x00000150U)
#define CSL_EMIF_PHYCFG_RDIMMCR1                                               (0x00000154U)
#define CSL_EMIF_PHYCFG_RDIMMCR2                                               (0x00000158U)
#define CSL_EMIF_PHYCFG_RDIMMCR3                                               (0x0000015CU)
#define CSL_EMIF_PHYCFG_RDIMMCR4                                               (0x00000160U)
#define CSL_EMIF_PHYCFG_SCHCR0                                                 (0x00000168U)
#define CSL_EMIF_PHYCFG_SCHCR1                                                 (0x0000016CU)
#define CSL_EMIF_PHYCFG_MR0                                                    (0x00000180U)
#define CSL_EMIF_PHYCFG_MR0_DDR3                                               (0x00000180U)
#define CSL_EMIF_PHYCFG_MR0_DDR4                                               (0x00000180U)
#define CSL_EMIF_PHYCFG_MR0_LPDDR2                                             (0x00000180U)
#define CSL_EMIF_PHYCFG_MR0_LPDDR3                                             (0x00000180U)
#define CSL_EMIF_PHYCFG_MR1                                                    (0x00000184U)
#define CSL_EMIF_PHYCFG_MR1_DDR3                                               (0x00000184U)
#define CSL_EMIF_PHYCFG_MR1_DDR4                                               (0x00000184U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2                                             (0x00000184U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3                                             (0x00000184U)
#define CSL_EMIF_PHYCFG_MR2                                                    (0x00000188U)
#define CSL_EMIF_PHYCFG_MR2_DDR3                                               (0x00000188U)
#define CSL_EMIF_PHYCFG_MR2_DDR4                                               (0x00000188U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2                                             (0x00000188U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3                                             (0x00000188U)
#define CSL_EMIF_PHYCFG_MR3                                                    (0x0000018CU)
#define CSL_EMIF_PHYCFG_MR3_DDR3                                               (0x0000018CU)
#define CSL_EMIF_PHYCFG_MR3_DDR4                                               (0x0000018CU)
#define CSL_EMIF_PHYCFG_MR3_LPDDR2                                             (0x0000018CU)
#define CSL_EMIF_PHYCFG_MR3_LPDDR3                                             (0x0000018CU)
#define CSL_EMIF_PHYCFG_MR4                                                    (0x00000190U)
#define CSL_EMIF_PHYCFG_MR4_DDR3                                               (0x00000190U)
#define CSL_EMIF_PHYCFG_MR4_DDR4                                               (0x00000190U)
#define CSL_EMIF_PHYCFG_MR4_LPDDR2                                             (0x00000190U)
#define CSL_EMIF_PHYCFG_MR4_LPDDR3                                             (0x00000190U)
#define CSL_EMIF_PHYCFG_MR5                                                    (0x00000194U)
#define CSL_EMIF_PHYCFG_MR5_DDR3                                               (0x00000194U)
#define CSL_EMIF_PHYCFG_MR5_DDR4                                               (0x00000194U)
#define CSL_EMIF_PHYCFG_MR5_LPDDR2                                             (0x00000194U)
#define CSL_EMIF_PHYCFG_MR5_LPDDR3                                             (0x00000194U)
#define CSL_EMIF_PHYCFG_MR6                                                    (0x00000198U)
#define CSL_EMIF_PHYCFG_MR6_DDR3                                               (0x00000198U)
#define CSL_EMIF_PHYCFG_MR6_DDR4                                               (0x00000198U)
#define CSL_EMIF_PHYCFG_MR6_LPDDR2                                             (0x00000198U)
#define CSL_EMIF_PHYCFG_MR6_LPDDR3                                             (0x00000198U)
#define CSL_EMIF_PHYCFG_MR7                                                    (0x0000019CU)
#define CSL_EMIF_PHYCFG_MR7_DDR3                                               (0x0000019CU)
#define CSL_EMIF_PHYCFG_MR7_DDR4                                               (0x0000019CU)
#define CSL_EMIF_PHYCFG_MR7_LPDDR2                                             (0x0000019CU)
#define CSL_EMIF_PHYCFG_MR7_LPDDR3                                             (0x0000019CU)
#define CSL_EMIF_PHYCFG_MR11                                                   (0x000001ACU)
#define CSL_EMIF_PHYCFG_MR11_DDR3                                              (0x000001ACU)
#define CSL_EMIF_PHYCFG_MR11_DDR4                                              (0x000001ACU)
#define CSL_EMIF_PHYCFG_MR11_LPDDR2                                            (0x000001ACU)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3                                            (0x000001ACU)
#define CSL_EMIF_PHYCFG_MR12                                                   (0x000001B0U)
#define CSL_EMIF_PHYCFG_MR12_DDR3                                              (0x000001B0U)
#define CSL_EMIF_PHYCFG_MR12_DDR4                                              (0x000001B0U)
#define CSL_EMIF_PHYCFG_MR12_LPDDR2                                            (0x000001B0U)
#define CSL_EMIF_PHYCFG_MR12_LPDDR3                                            (0x000001B0U)
#define CSL_EMIF_PHYCFG_MR13                                                   (0x000001B4U)
#define CSL_EMIF_PHYCFG_MR13_DDR3                                              (0x000001B4U)
#define CSL_EMIF_PHYCFG_MR13_DDR4                                              (0x000001B4U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR2                                            (0x000001B4U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3                                            (0x000001B4U)
#define CSL_EMIF_PHYCFG_MR14                                                   (0x000001B8U)
#define CSL_EMIF_PHYCFG_MR14_DDR3                                              (0x000001B8U)
#define CSL_EMIF_PHYCFG_MR14_DDR4                                              (0x000001B8U)
#define CSL_EMIF_PHYCFG_MR14_LPDDR2                                            (0x000001B8U)
#define CSL_EMIF_PHYCFG_MR14_LPDDR3                                            (0x000001B8U)
#define CSL_EMIF_PHYCFG_MR22                                                   (0x000001D8U)
#define CSL_EMIF_PHYCFG_MR22_DDR3                                              (0x000001D8U)
#define CSL_EMIF_PHYCFG_MR22_DDR4                                              (0x000001D8U)
#define CSL_EMIF_PHYCFG_MR22_LPDDR2                                            (0x000001D8U)
#define CSL_EMIF_PHYCFG_MR22_LPDDR3                                            (0x000001D8U)
#define CSL_EMIF_PHYCFG_DTCR0                                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DTCR1                                                  (0x00000204U)
#define CSL_EMIF_PHYCFG_DTAR0                                                  (0x00000208U)
#define CSL_EMIF_PHYCFG_DTAR1                                                  (0x0000020CU)
#define CSL_EMIF_PHYCFG_DTAR2                                                  (0x00000210U)
#define CSL_EMIF_PHYCFG_DTDR0                                                  (0x00000218U)
#define CSL_EMIF_PHYCFG_DTDR1                                                  (0x0000021CU)
#define CSL_EMIF_PHYCFG_DTEDR0                                                 (0x00000230U)
#define CSL_EMIF_PHYCFG_DTEDR1                                                 (0x00000234U)
#define CSL_EMIF_PHYCFG_DTEDR2                                                 (0x00000238U)
#define CSL_EMIF_PHYCFG_VTDR                                                   (0x0000023CU)
#define CSL_EMIF_PHYCFG_CATR0                                                  (0x00000240U)
#define CSL_EMIF_PHYCFG_CATR1                                                  (0x00000244U)
#define CSL_EMIF_PHYCFG_PGCR8                                                  (0x00000248U)
#define CSL_EMIF_PHYCFG_DQSDR0                                                 (0x00000250U)
#define CSL_EMIF_PHYCFG_DQSDR1                                                 (0x00000254U)
#define CSL_EMIF_PHYCFG_DQSDR2                                                 (0x00000258U)
#define CSL_EMIF_PHYCFG_DCUAR                                                  (0x00000300U)
#define CSL_EMIF_PHYCFG_DCUDR                                                  (0x00000304U)
#define CSL_EMIF_PHYCFG_DCURR                                                  (0x00000308U)
#define CSL_EMIF_PHYCFG_DCULR                                                  (0x0000030CU)
#define CSL_EMIF_PHYCFG_DCUGCR                                                 (0x00000310U)
#define CSL_EMIF_PHYCFG_DCUTPR                                                 (0x00000314U)
#define CSL_EMIF_PHYCFG_DCUSR0                                                 (0x00000318U)
#define CSL_EMIF_PHYCFG_DCUSR1                                                 (0x0000031CU)
#define CSL_EMIF_PHYCFG_BISTRR                                                 (0x00000400U)
#define CSL_EMIF_PHYCFG_BISTWCR                                                (0x00000404U)
#define CSL_EMIF_PHYCFG_BISTMSKR0                                              (0x00000408U)
#define CSL_EMIF_PHYCFG_BISTMSKR1                                              (0x0000040CU)
#define CSL_EMIF_PHYCFG_BISTMSKR2                                              (0x00000410U)
#define CSL_EMIF_PHYCFG_BISTLSR                                                (0x00000414U)
#define CSL_EMIF_PHYCFG_BISTAR0                                                (0x00000418U)
#define CSL_EMIF_PHYCFG_BISTAR1                                                (0x0000041CU)
#define CSL_EMIF_PHYCFG_BISTAR2                                                (0x00000420U)
#define CSL_EMIF_PHYCFG_BISTAR3                                                (0x00000424U)
#define CSL_EMIF_PHYCFG_BISTAR4                                                (0x00000428U)
#define CSL_EMIF_PHYCFG_BISTUDPR                                               (0x0000042CU)
#define CSL_EMIF_PHYCFG_BISTGSR                                                (0x00000430U)
#define CSL_EMIF_PHYCFG_BISTWER0                                               (0x00000434U)
#define CSL_EMIF_PHYCFG_BISTWER1                                               (0x00000438U)
#define CSL_EMIF_PHYCFG_BISTBER0                                               (0x0000043CU)
#define CSL_EMIF_PHYCFG_BISTBER1                                               (0x00000440U)
#define CSL_EMIF_PHYCFG_BISTBER2                                               (0x00000444U)
#define CSL_EMIF_PHYCFG_BISTBER3                                               (0x00000448U)
#define CSL_EMIF_PHYCFG_BISTBER4                                               (0x0000044CU)
#define CSL_EMIF_PHYCFG_BISTWCSR                                               (0x00000450U)
#define CSL_EMIF_PHYCFG_BISTFWR0                                               (0x00000454U)
#define CSL_EMIF_PHYCFG_BISTFWR1                                               (0x00000458U)
#define CSL_EMIF_PHYCFG_BISTFWR2                                               (0x0000045CU)
#define CSL_EMIF_PHYCFG_BISTBER5                                               (0x00000460U)
#define CSL_EMIF_PHYCFG_RANKIDR                                                (0x000004DCU)
#define CSL_EMIF_PHYCFG_RIOCR0                                                 (0x000004E0U)
#define CSL_EMIF_PHYCFG_RIOCR1                                                 (0x000004E4U)
#define CSL_EMIF_PHYCFG_RIOCR2                                                 (0x000004E8U)
#define CSL_EMIF_PHYCFG_RIOCR3                                                 (0x000004ECU)
#define CSL_EMIF_PHYCFG_RIOCR4                                                 (0x000004F0U)
#define CSL_EMIF_PHYCFG_RIOCR5                                                 (0x000004F4U)
#define CSL_EMIF_PHYCFG_ACIOCR0                                                (0x00000500U)
#define CSL_EMIF_PHYCFG_ACIOCR1                                                (0x00000504U)
#define CSL_EMIF_PHYCFG_ACIOCR2                                                (0x00000508U)
#define CSL_EMIF_PHYCFG_ACIOCR3                                                (0x0000050CU)
#define CSL_EMIF_PHYCFG_ACIOCR4                                                (0x00000510U)
#define CSL_EMIF_PHYCFG_ACIOCR5                                                (0x00000514U)
#define CSL_EMIF_PHYCFG_IOVCR0                                                 (0x00000520U)
#define CSL_EMIF_PHYCFG_IOVCR1                                                 (0x00000524U)
#define CSL_EMIF_PHYCFG_VTCR0                                                  (0x00000528U)
#define CSL_EMIF_PHYCFG_VTCR1                                                  (0x0000052CU)
#define CSL_EMIF_PHYCFG_ACBDLR0                                                (0x00000540U)
#define CSL_EMIF_PHYCFG_ACBDLR1                                                (0x00000544U)
#define CSL_EMIF_PHYCFG_ACBDLR2                                                (0x00000548U)
#define CSL_EMIF_PHYCFG_ACBDLR3                                                (0x0000054CU)
#define CSL_EMIF_PHYCFG_ACBDLR4                                                (0x00000550U)
#define CSL_EMIF_PHYCFG_ACBDLR5                                                (0x00000554U)
#define CSL_EMIF_PHYCFG_ACBDLR6                                                (0x00000558U)
#define CSL_EMIF_PHYCFG_ACBDLR7                                                (0x0000055CU)
#define CSL_EMIF_PHYCFG_ACBDLR8                                                (0x00000560U)
#define CSL_EMIF_PHYCFG_ACBDLR9                                                (0x00000564U)
#define CSL_EMIF_PHYCFG_ACBDLR10                                               (0x00000568U)
#define CSL_EMIF_PHYCFG_ACBDLR11                                               (0x0000056CU)
#define CSL_EMIF_PHYCFG_ACBDLR12                                               (0x00000570U)
#define CSL_EMIF_PHYCFG_ACBDLR13                                               (0x00000574U)
#define CSL_EMIF_PHYCFG_ACBDLR14                                               (0x00000578U)
#define CSL_EMIF_PHYCFG_ACBDLR15                                               (0x0000057CU)
#define CSL_EMIF_PHYCFG_ACBDLR16                                               (0x00000580U)
#define CSL_EMIF_PHYCFG_ACLCDLR                                                (0x00000584U)
#define CSL_EMIF_PHYCFG_ACMDLR0                                                (0x000005A0U)
#define CSL_EMIF_PHYCFG_ACMDLR1                                                (0x000005A4U)
#define CSL_EMIF_PHYCFG_ZQCR                                                   (0x00000680U)
#define CSL_EMIF_PHYCFG_ZQ0PR0                                                 (0x00000684U)
#define CSL_EMIF_PHYCFG_ZQ0PR1                                                 (0x00000688U)
#define CSL_EMIF_PHYCFG_ZQ0DR0                                                 (0x0000068CU)
#define CSL_EMIF_PHYCFG_ZQ0DR1                                                 (0x00000690U)
#define CSL_EMIF_PHYCFG_ZQ0OR0                                                 (0x00000694U)
#define CSL_EMIF_PHYCFG_ZQ0OR1                                                 (0x00000698U)
#define CSL_EMIF_PHYCFG_ZQ0SR                                                  (0x0000069CU)
#define CSL_EMIF_PHYCFG_ZQ1PR0                                                 (0x000006A4U)
#define CSL_EMIF_PHYCFG_ZQ1PR1                                                 (0x000006A8U)
#define CSL_EMIF_PHYCFG_ZQ1DR0                                                 (0x000006ACU)
#define CSL_EMIF_PHYCFG_ZQ1DR1                                                 (0x000006B0U)
#define CSL_EMIF_PHYCFG_ZQ1OR0                                                 (0x000006B4U)
#define CSL_EMIF_PHYCFG_ZQ1OR1                                                 (0x000006B8U)
#define CSL_EMIF_PHYCFG_ZQ1SR                                                  (0x000006BCU)
#define CSL_EMIF_PHYCFG_ZQ2PR0                                                 (0x000006C4U)
#define CSL_EMIF_PHYCFG_ZQ2PR1                                                 (0x000006C8U)
#define CSL_EMIF_PHYCFG_ZQ2DR0                                                 (0x000006CCU)
#define CSL_EMIF_PHYCFG_ZQ2DR1                                                 (0x000006D0U)
#define CSL_EMIF_PHYCFG_ZQ2OR0                                                 (0x000006D4U)
#define CSL_EMIF_PHYCFG_ZQ2OR1                                                 (0x000006D8U)
#define CSL_EMIF_PHYCFG_ZQ2SR                                                  (0x000006DCU)
#define CSL_EMIF_PHYCFG_ZQ3PR0                                                 (0x000006E4U)
#define CSL_EMIF_PHYCFG_ZQ3PR1                                                 (0x000006E8U)
#define CSL_EMIF_PHYCFG_ZQ3DR0                                                 (0x000006ECU)
#define CSL_EMIF_PHYCFG_ZQ3DR1                                                 (0x000006F0U)
#define CSL_EMIF_PHYCFG_ZQ3OR0                                                 (0x000006F4U)
#define CSL_EMIF_PHYCFG_ZQ3OR1                                                 (0x000006F8U)
#define CSL_EMIF_PHYCFG_ZQ3SR                                                  (0x000006FCU)
#define CSL_EMIF_PHYCFG_DX0GCR0                                                (0x00000700U)
#define CSL_EMIF_PHYCFG_DX0GCR1                                                (0x00000704U)
#define CSL_EMIF_PHYCFG_DX0GCR2                                                (0x00000708U)
#define CSL_EMIF_PHYCFG_DX0GCR3                                                (0x0000070CU)
#define CSL_EMIF_PHYCFG_DX0GCR4                                                (0x00000710U)
#define CSL_EMIF_PHYCFG_DX0GCR5                                                (0x00000714U)
#define CSL_EMIF_PHYCFG_DX0GCR6                                                (0x00000718U)
#define CSL_EMIF_PHYCFG_DX0GCR7                                                (0x0000071CU)
#define CSL_EMIF_PHYCFG_DX0GCR8                                                (0x00000720U)
#define CSL_EMIF_PHYCFG_DX0GCR9                                                (0x00000724U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0                                              (0x00000728U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1                                              (0x0000072CU)
#define CSL_EMIF_PHYCFG_DX0BDLR0                                               (0x00000740U)
#define CSL_EMIF_PHYCFG_DX0BDLR1                                               (0x00000744U)
#define CSL_EMIF_PHYCFG_DX0BDLR2                                               (0x00000748U)
#define CSL_EMIF_PHYCFG_DX0BDLR3                                               (0x00000750U)
#define CSL_EMIF_PHYCFG_DX0BDLR4                                               (0x00000754U)
#define CSL_EMIF_PHYCFG_DX0BDLR5                                               (0x00000758U)
#define CSL_EMIF_PHYCFG_DX0BDLR6                                               (0x00000760U)
#define CSL_EMIF_PHYCFG_DX0BDLR7                                               (0x00000764U)
#define CSL_EMIF_PHYCFG_DX0BDLR8                                               (0x00000768U)
#define CSL_EMIF_PHYCFG_DX0BDLR9                                               (0x0000076CU)
#define CSL_EMIF_PHYCFG_DX0LCDLR0                                              (0x00000780U)
#define CSL_EMIF_PHYCFG_DX0LCDLR1                                              (0x00000784U)
#define CSL_EMIF_PHYCFG_DX0LCDLR2                                              (0x00000788U)
#define CSL_EMIF_PHYCFG_DX0LCDLR3                                              (0x0000078CU)
#define CSL_EMIF_PHYCFG_DX0LCDLR4                                              (0x00000790U)
#define CSL_EMIF_PHYCFG_DX0LCDLR5                                              (0x00000794U)
#define CSL_EMIF_PHYCFG_DX0MDLR0                                               (0x000007A0U)
#define CSL_EMIF_PHYCFG_DX0MDLR1                                               (0x000007A4U)
#define CSL_EMIF_PHYCFG_DX0GTR0                                                (0x000007C0U)
#define CSL_EMIF_PHYCFG_DX0RSR0                                                (0x000007D0U)
#define CSL_EMIF_PHYCFG_DX0RSR1                                                (0x000007D4U)
#define CSL_EMIF_PHYCFG_DX0RSR2                                                (0x000007D8U)
#define CSL_EMIF_PHYCFG_DX0RSR3                                                (0x000007DCU)
#define CSL_EMIF_PHYCFG_DX0GSR0                                                (0x000007E0U)
#define CSL_EMIF_PHYCFG_DX0GSR1                                                (0x000007E4U)
#define CSL_EMIF_PHYCFG_DX0GSR2                                                (0x000007E8U)
#define CSL_EMIF_PHYCFG_DX0GSR3                                                (0x000007ECU)
#define CSL_EMIF_PHYCFG_DX0GSR4                                                (0x000007F0U)
#define CSL_EMIF_PHYCFG_DX0GSR5                                                (0x000007F4U)
#define CSL_EMIF_PHYCFG_DX0GSR6                                                (0x000007F8U)
#define CSL_EMIF_PHYCFG_DX1GCR0                                                (0x00000800U)
#define CSL_EMIF_PHYCFG_DX1GCR1                                                (0x00000804U)
#define CSL_EMIF_PHYCFG_DX1GCR2                                                (0x00000808U)
#define CSL_EMIF_PHYCFG_DX1GCR3                                                (0x0000080CU)
#define CSL_EMIF_PHYCFG_DX1GCR4                                                (0x00000810U)
#define CSL_EMIF_PHYCFG_DX1GCR5                                                (0x00000814U)
#define CSL_EMIF_PHYCFG_DX1GCR6                                                (0x00000818U)
#define CSL_EMIF_PHYCFG_DX1GCR7                                                (0x0000081CU)
#define CSL_EMIF_PHYCFG_DX1GCR8                                                (0x00000820U)
#define CSL_EMIF_PHYCFG_DX1GCR9                                                (0x00000824U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0                                              (0x00000828U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1                                              (0x0000082CU)
#define CSL_EMIF_PHYCFG_DX1BDLR0                                               (0x00000840U)
#define CSL_EMIF_PHYCFG_DX1BDLR1                                               (0x00000844U)
#define CSL_EMIF_PHYCFG_DX1BDLR2                                               (0x00000848U)
#define CSL_EMIF_PHYCFG_DX1BDLR3                                               (0x00000850U)
#define CSL_EMIF_PHYCFG_DX1BDLR4                                               (0x00000854U)
#define CSL_EMIF_PHYCFG_DX1BDLR5                                               (0x00000858U)
#define CSL_EMIF_PHYCFG_DX1BDLR6                                               (0x00000860U)
#define CSL_EMIF_PHYCFG_DX1BDLR7                                               (0x00000864U)
#define CSL_EMIF_PHYCFG_DX1BDLR8                                               (0x00000868U)
#define CSL_EMIF_PHYCFG_DX1BDLR9                                               (0x0000086CU)
#define CSL_EMIF_PHYCFG_DX1LCDLR0                                              (0x00000880U)
#define CSL_EMIF_PHYCFG_DX1LCDLR1                                              (0x00000884U)
#define CSL_EMIF_PHYCFG_DX1LCDLR2                                              (0x00000888U)
#define CSL_EMIF_PHYCFG_DX1LCDLR3                                              (0x0000088CU)
#define CSL_EMIF_PHYCFG_DX1LCDLR4                                              (0x00000890U)
#define CSL_EMIF_PHYCFG_DX1LCDLR5                                              (0x00000894U)
#define CSL_EMIF_PHYCFG_DX1MDLR0                                               (0x000008A0U)
#define CSL_EMIF_PHYCFG_DX1MDLR1                                               (0x000008A4U)
#define CSL_EMIF_PHYCFG_DX1GTR0                                                (0x000008C0U)
#define CSL_EMIF_PHYCFG_DX1RSR0                                                (0x000008D0U)
#define CSL_EMIF_PHYCFG_DX1RSR1                                                (0x000008D4U)
#define CSL_EMIF_PHYCFG_DX1RSR2                                                (0x000008D8U)
#define CSL_EMIF_PHYCFG_DX1RSR3                                                (0x000008DCU)
#define CSL_EMIF_PHYCFG_DX1GSR0                                                (0x000008E0U)
#define CSL_EMIF_PHYCFG_DX1GSR1                                                (0x000008E4U)
#define CSL_EMIF_PHYCFG_DX1GSR2                                                (0x000008E8U)
#define CSL_EMIF_PHYCFG_DX1GSR3                                                (0x000008ECU)
#define CSL_EMIF_PHYCFG_DX1GSR4                                                (0x000008F0U)
#define CSL_EMIF_PHYCFG_DX1GSR5                                                (0x000008F4U)
#define CSL_EMIF_PHYCFG_DX1GSR6                                                (0x000008F8U)
#define CSL_EMIF_PHYCFG_DX2GCR0                                                (0x00000900U)
#define CSL_EMIF_PHYCFG_DX2GCR1                                                (0x00000904U)
#define CSL_EMIF_PHYCFG_DX2GCR2                                                (0x00000908U)
#define CSL_EMIF_PHYCFG_DX2GCR3                                                (0x0000090CU)
#define CSL_EMIF_PHYCFG_DX2GCR4                                                (0x00000910U)
#define CSL_EMIF_PHYCFG_DX2GCR5                                                (0x00000914U)
#define CSL_EMIF_PHYCFG_DX2GCR6                                                (0x00000918U)
#define CSL_EMIF_PHYCFG_DX2GCR7                                                (0x0000091CU)
#define CSL_EMIF_PHYCFG_DX2GCR8                                                (0x00000920U)
#define CSL_EMIF_PHYCFG_DX2GCR9                                                (0x00000924U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0                                              (0x00000928U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1                                              (0x0000092CU)
#define CSL_EMIF_PHYCFG_DX2BDLR0                                               (0x00000940U)
#define CSL_EMIF_PHYCFG_DX2BDLR1                                               (0x00000944U)
#define CSL_EMIF_PHYCFG_DX2BDLR2                                               (0x00000948U)
#define CSL_EMIF_PHYCFG_DX2BDLR3                                               (0x00000950U)
#define CSL_EMIF_PHYCFG_DX2BDLR4                                               (0x00000954U)
#define CSL_EMIF_PHYCFG_DX2BDLR5                                               (0x00000958U)
#define CSL_EMIF_PHYCFG_DX2BDLR6                                               (0x00000960U)
#define CSL_EMIF_PHYCFG_DX2BDLR7                                               (0x00000964U)
#define CSL_EMIF_PHYCFG_DX2BDLR8                                               (0x00000968U)
#define CSL_EMIF_PHYCFG_DX2BDLR9                                               (0x0000096CU)
#define CSL_EMIF_PHYCFG_DX2LCDLR0                                              (0x00000980U)
#define CSL_EMIF_PHYCFG_DX2LCDLR1                                              (0x00000984U)
#define CSL_EMIF_PHYCFG_DX2LCDLR2                                              (0x00000988U)
#define CSL_EMIF_PHYCFG_DX2LCDLR3                                              (0x0000098CU)
#define CSL_EMIF_PHYCFG_DX2LCDLR4                                              (0x00000990U)
#define CSL_EMIF_PHYCFG_DX2LCDLR5                                              (0x00000994U)
#define CSL_EMIF_PHYCFG_DX2MDLR0                                               (0x000009A0U)
#define CSL_EMIF_PHYCFG_DX2MDLR1                                               (0x000009A4U)
#define CSL_EMIF_PHYCFG_DX2GTR0                                                (0x000009C0U)
#define CSL_EMIF_PHYCFG_DX2RSR0                                                (0x000009D0U)
#define CSL_EMIF_PHYCFG_DX2RSR1                                                (0x000009D4U)
#define CSL_EMIF_PHYCFG_DX2RSR2                                                (0x000009D8U)
#define CSL_EMIF_PHYCFG_DX2RSR3                                                (0x000009DCU)
#define CSL_EMIF_PHYCFG_DX2GSR0                                                (0x000009E0U)
#define CSL_EMIF_PHYCFG_DX2GSR1                                                (0x000009E4U)
#define CSL_EMIF_PHYCFG_DX2GSR2                                                (0x000009E8U)
#define CSL_EMIF_PHYCFG_DX2GSR3                                                (0x000009ECU)
#define CSL_EMIF_PHYCFG_DX2GSR4                                                (0x000009F0U)
#define CSL_EMIF_PHYCFG_DX2GSR5                                                (0x000009F4U)
#define CSL_EMIF_PHYCFG_DX2GSR6                                                (0x000009F8U)
#define CSL_EMIF_PHYCFG_DX3GCR0                                                (0x00000A00U)
#define CSL_EMIF_PHYCFG_DX3GCR1                                                (0x00000A04U)
#define CSL_EMIF_PHYCFG_DX3GCR2                                                (0x00000A08U)
#define CSL_EMIF_PHYCFG_DX3GCR3                                                (0x00000A0CU)
#define CSL_EMIF_PHYCFG_DX3GCR4                                                (0x00000A10U)
#define CSL_EMIF_PHYCFG_DX3GCR5                                                (0x00000A14U)
#define CSL_EMIF_PHYCFG_DX3GCR6                                                (0x00000A18U)
#define CSL_EMIF_PHYCFG_DX3GCR7                                                (0x00000A1CU)
#define CSL_EMIF_PHYCFG_DX3GCR8                                                (0x00000A20U)
#define CSL_EMIF_PHYCFG_DX3GCR9                                                (0x00000A24U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0                                              (0x00000A28U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1                                              (0x00000A2CU)
#define CSL_EMIF_PHYCFG_DX3BDLR0                                               (0x00000A40U)
#define CSL_EMIF_PHYCFG_DX3BDLR1                                               (0x00000A44U)
#define CSL_EMIF_PHYCFG_DX3BDLR2                                               (0x00000A48U)
#define CSL_EMIF_PHYCFG_DX3BDLR3                                               (0x00000A50U)
#define CSL_EMIF_PHYCFG_DX3BDLR4                                               (0x00000A54U)
#define CSL_EMIF_PHYCFG_DX3BDLR5                                               (0x00000A58U)
#define CSL_EMIF_PHYCFG_DX3BDLR6                                               (0x00000A60U)
#define CSL_EMIF_PHYCFG_DX3BDLR7                                               (0x00000A64U)
#define CSL_EMIF_PHYCFG_DX3BDLR8                                               (0x00000A68U)
#define CSL_EMIF_PHYCFG_DX3BDLR9                                               (0x00000A6CU)
#define CSL_EMIF_PHYCFG_DX3LCDLR0                                              (0x00000A80U)
#define CSL_EMIF_PHYCFG_DX3LCDLR1                                              (0x00000A84U)
#define CSL_EMIF_PHYCFG_DX3LCDLR2                                              (0x00000A88U)
#define CSL_EMIF_PHYCFG_DX3LCDLR3                                              (0x00000A8CU)
#define CSL_EMIF_PHYCFG_DX3LCDLR4                                              (0x00000A90U)
#define CSL_EMIF_PHYCFG_DX3LCDLR5                                              (0x00000A94U)
#define CSL_EMIF_PHYCFG_DX3MDLR0                                               (0x00000AA0U)
#define CSL_EMIF_PHYCFG_DX3MDLR1                                               (0x00000AA4U)
#define CSL_EMIF_PHYCFG_DX3GTR0                                                (0x00000AC0U)
#define CSL_EMIF_PHYCFG_DX3RSR0                                                (0x00000AD0U)
#define CSL_EMIF_PHYCFG_DX3RSR1                                                (0x00000AD4U)
#define CSL_EMIF_PHYCFG_DX3RSR2                                                (0x00000AD8U)
#define CSL_EMIF_PHYCFG_DX3RSR3                                                (0x00000ADCU)
#define CSL_EMIF_PHYCFG_DX3GSR0                                                (0x00000AE0U)
#define CSL_EMIF_PHYCFG_DX3GSR1                                                (0x00000AE4U)
#define CSL_EMIF_PHYCFG_DX3GSR2                                                (0x00000AE8U)
#define CSL_EMIF_PHYCFG_DX3GSR3                                                (0x00000AECU)
#define CSL_EMIF_PHYCFG_DX3GSR4                                                (0x00000AF0U)
#define CSL_EMIF_PHYCFG_DX3GSR5                                                (0x00000AF4U)
#define CSL_EMIF_PHYCFG_DX3GSR6                                                (0x00000AF8U)
#define CSL_EMIF_PHYCFG_DX4GCR0                                                (0x00000B00U)
#define CSL_EMIF_PHYCFG_DX4GCR1                                                (0x00000B04U)
#define CSL_EMIF_PHYCFG_DX4GCR2                                                (0x00000B08U)
#define CSL_EMIF_PHYCFG_DX4GCR3                                                (0x00000B0CU)
#define CSL_EMIF_PHYCFG_DX4GCR4                                                (0x00000B10U)
#define CSL_EMIF_PHYCFG_DX4GCR5                                                (0x00000B14U)
#define CSL_EMIF_PHYCFG_DX4GCR6                                                (0x00000B18U)
#define CSL_EMIF_PHYCFG_DX4GCR7                                                (0x00000B1CU)
#define CSL_EMIF_PHYCFG_DX4GCR8                                                (0x00000B20U)
#define CSL_EMIF_PHYCFG_DX4GCR9                                                (0x00000B24U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0                                              (0x00000B28U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1                                              (0x00000B2CU)
#define CSL_EMIF_PHYCFG_DX4BDLR0                                               (0x00000B40U)
#define CSL_EMIF_PHYCFG_DX4BDLR1                                               (0x00000B44U)
#define CSL_EMIF_PHYCFG_DX4BDLR2                                               (0x00000B48U)
#define CSL_EMIF_PHYCFG_DX4BDLR3                                               (0x00000B50U)
#define CSL_EMIF_PHYCFG_DX4BDLR4                                               (0x00000B54U)
#define CSL_EMIF_PHYCFG_DX4BDLR5                                               (0x00000B58U)
#define CSL_EMIF_PHYCFG_DX4BDLR6                                               (0x00000B60U)
#define CSL_EMIF_PHYCFG_DX4BDLR7                                               (0x00000B64U)
#define CSL_EMIF_PHYCFG_DX4BDLR8                                               (0x00000B68U)
#define CSL_EMIF_PHYCFG_DX4BDLR9                                               (0x00000B6CU)
#define CSL_EMIF_PHYCFG_DX4LCDLR0                                              (0x00000B80U)
#define CSL_EMIF_PHYCFG_DX4LCDLR1                                              (0x00000B84U)
#define CSL_EMIF_PHYCFG_DX4LCDLR2                                              (0x00000B88U)
#define CSL_EMIF_PHYCFG_DX4LCDLR3                                              (0x00000B8CU)
#define CSL_EMIF_PHYCFG_DX4LCDLR4                                              (0x00000B90U)
#define CSL_EMIF_PHYCFG_DX4LCDLR5                                              (0x00000B94U)
#define CSL_EMIF_PHYCFG_DX4MDLR0                                               (0x00000BA0U)
#define CSL_EMIF_PHYCFG_DX4MDLR1                                               (0x00000BA4U)
#define CSL_EMIF_PHYCFG_DX4GTR0                                                (0x00000BC0U)
#define CSL_EMIF_PHYCFG_DX4RSR0                                                (0x00000BD0U)
#define CSL_EMIF_PHYCFG_DX4RSR1                                                (0x00000BD4U)
#define CSL_EMIF_PHYCFG_DX4RSR2                                                (0x00000BD8U)
#define CSL_EMIF_PHYCFG_DX4RSR3                                                (0x00000BDCU)
#define CSL_EMIF_PHYCFG_DX4GSR0                                                (0x00000BE0U)
#define CSL_EMIF_PHYCFG_DX4GSR1                                                (0x00000BE4U)
#define CSL_EMIF_PHYCFG_DX4GSR2                                                (0x00000BE8U)
#define CSL_EMIF_PHYCFG_DX4GSR3                                                (0x00000BECU)
#define CSL_EMIF_PHYCFG_DX4GSR4                                                (0x00000BF0U)
#define CSL_EMIF_PHYCFG_DX4GSR5                                                (0x00000BF4U)
#define CSL_EMIF_PHYCFG_DX4GSR6                                                (0x00000BF8U)
#define CSL_EMIF_PHYCFG_DX5GCR0                                                (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX5GCR1                                                (0x00000C04U)
#define CSL_EMIF_PHYCFG_DX5GCR2                                                (0x00000C08U)
#define CSL_EMIF_PHYCFG_DX5GCR3                                                (0x00000C0CU)
#define CSL_EMIF_PHYCFG_DX5GCR4                                                (0x00000C10U)
#define CSL_EMIF_PHYCFG_DX5GCR5                                                (0x00000C14U)
#define CSL_EMIF_PHYCFG_DX5GCR6                                                (0x00000C18U)
#define CSL_EMIF_PHYCFG_DX5GCR7                                                (0x00000C1CU)
#define CSL_EMIF_PHYCFG_DX5GCR8                                                (0x00000C20U)
#define CSL_EMIF_PHYCFG_DX5GCR9                                                (0x00000C24U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0                                              (0x00000C28U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1                                              (0x00000C2CU)
#define CSL_EMIF_PHYCFG_DX5BDLR0                                               (0x00000C40U)
#define CSL_EMIF_PHYCFG_DX5BDLR1                                               (0x00000C44U)
#define CSL_EMIF_PHYCFG_DX5BDLR2                                               (0x00000C48U)
#define CSL_EMIF_PHYCFG_DX5BDLR3                                               (0x00000C50U)
#define CSL_EMIF_PHYCFG_DX5BDLR4                                               (0x00000C54U)
#define CSL_EMIF_PHYCFG_DX5BDLR5                                               (0x00000C58U)
#define CSL_EMIF_PHYCFG_DX5BDLR6                                               (0x00000C60U)
#define CSL_EMIF_PHYCFG_DX5BDLR7                                               (0x00000C64U)
#define CSL_EMIF_PHYCFG_DX5BDLR8                                               (0x00000C68U)
#define CSL_EMIF_PHYCFG_DX5BDLR9                                               (0x00000C6CU)
#define CSL_EMIF_PHYCFG_DX5LCDLR0                                              (0x00000C80U)
#define CSL_EMIF_PHYCFG_DX5LCDLR1                                              (0x00000C84U)
#define CSL_EMIF_PHYCFG_DX5LCDLR2                                              (0x00000C88U)
#define CSL_EMIF_PHYCFG_DX5LCDLR3                                              (0x00000C8CU)
#define CSL_EMIF_PHYCFG_DX5LCDLR4                                              (0x00000C90U)
#define CSL_EMIF_PHYCFG_DX5LCDLR5                                              (0x00000C94U)
#define CSL_EMIF_PHYCFG_DX5MDLR0                                               (0x00000CA0U)
#define CSL_EMIF_PHYCFG_DX5MDLR1                                               (0x00000CA4U)
#define CSL_EMIF_PHYCFG_DX5GTR0                                                (0x00000CC0U)
#define CSL_EMIF_PHYCFG_DX5RSR0                                                (0x00000CD0U)
#define CSL_EMIF_PHYCFG_DX5RSR1                                                (0x00000CD4U)
#define CSL_EMIF_PHYCFG_DX5RSR2                                                (0x00000CD8U)
#define CSL_EMIF_PHYCFG_DX5RSR3                                                (0x00000CDCU)
#define CSL_EMIF_PHYCFG_DX5GSR0                                                (0x00000CE0U)
#define CSL_EMIF_PHYCFG_DX5GSR1                                                (0x00000CE4U)
#define CSL_EMIF_PHYCFG_DX5GSR2                                                (0x00000CE8U)
#define CSL_EMIF_PHYCFG_DX5GSR3                                                (0x00000CECU)
#define CSL_EMIF_PHYCFG_DX5GSR4                                                (0x00000CF0U)
#define CSL_EMIF_PHYCFG_DX5GSR5                                                (0x00000CF4U)
#define CSL_EMIF_PHYCFG_DX5GSR6                                                (0x00000CF8U)
#define CSL_EMIF_PHYCFG_DX6GCR0                                                (0x00000D00U)
#define CSL_EMIF_PHYCFG_DX6GCR1                                                (0x00000D04U)
#define CSL_EMIF_PHYCFG_DX6GCR2                                                (0x00000D08U)
#define CSL_EMIF_PHYCFG_DX6GCR3                                                (0x00000D0CU)
#define CSL_EMIF_PHYCFG_DX6GCR4                                                (0x00000D10U)
#define CSL_EMIF_PHYCFG_DX6GCR5                                                (0x00000D14U)
#define CSL_EMIF_PHYCFG_DX6GCR6                                                (0x00000D18U)
#define CSL_EMIF_PHYCFG_DX6GCR7                                                (0x00000D1CU)
#define CSL_EMIF_PHYCFG_DX6GCR8                                                (0x00000D20U)
#define CSL_EMIF_PHYCFG_DX6GCR9                                                (0x00000D24U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0                                              (0x00000D28U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1                                              (0x00000D2CU)
#define CSL_EMIF_PHYCFG_DX6BDLR0                                               (0x00000D40U)
#define CSL_EMIF_PHYCFG_DX6BDLR1                                               (0x00000D44U)
#define CSL_EMIF_PHYCFG_DX6BDLR2                                               (0x00000D48U)
#define CSL_EMIF_PHYCFG_DX6BDLR3                                               (0x00000D50U)
#define CSL_EMIF_PHYCFG_DX6BDLR4                                               (0x00000D54U)
#define CSL_EMIF_PHYCFG_DX6BDLR5                                               (0x00000D58U)
#define CSL_EMIF_PHYCFG_DX6BDLR6                                               (0x00000D60U)
#define CSL_EMIF_PHYCFG_DX6BDLR7                                               (0x00000D64U)
#define CSL_EMIF_PHYCFG_DX6BDLR8                                               (0x00000D68U)
#define CSL_EMIF_PHYCFG_DX6BDLR9                                               (0x00000D6CU)
#define CSL_EMIF_PHYCFG_DX6LCDLR0                                              (0x00000D80U)
#define CSL_EMIF_PHYCFG_DX6LCDLR1                                              (0x00000D84U)
#define CSL_EMIF_PHYCFG_DX6LCDLR2                                              (0x00000D88U)
#define CSL_EMIF_PHYCFG_DX6LCDLR3                                              (0x00000D8CU)
#define CSL_EMIF_PHYCFG_DX6LCDLR4                                              (0x00000D90U)
#define CSL_EMIF_PHYCFG_DX6LCDLR5                                              (0x00000D94U)
#define CSL_EMIF_PHYCFG_DX6MDLR0                                               (0x00000DA0U)
#define CSL_EMIF_PHYCFG_DX6MDLR1                                               (0x00000DA4U)
#define CSL_EMIF_PHYCFG_DX6GTR0                                                (0x00000DC0U)
#define CSL_EMIF_PHYCFG_DX6RSR0                                                (0x00000DD0U)
#define CSL_EMIF_PHYCFG_DX6RSR1                                                (0x00000DD4U)
#define CSL_EMIF_PHYCFG_DX6RSR2                                                (0x00000DD8U)
#define CSL_EMIF_PHYCFG_DX6RSR3                                                (0x00000DDCU)
#define CSL_EMIF_PHYCFG_DX6GSR0                                                (0x00000DE0U)
#define CSL_EMIF_PHYCFG_DX6GSR1                                                (0x00000DE4U)
#define CSL_EMIF_PHYCFG_DX6GSR2                                                (0x00000DE8U)
#define CSL_EMIF_PHYCFG_DX6GSR3                                                (0x00000DECU)
#define CSL_EMIF_PHYCFG_DX6GSR4                                                (0x00000DF0U)
#define CSL_EMIF_PHYCFG_DX6GSR5                                                (0x00000DF4U)
#define CSL_EMIF_PHYCFG_DX6GSR6                                                (0x00000DF8U)
#define CSL_EMIF_PHYCFG_DX7GCR0                                                (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX7GCR1                                                (0x00000E04U)
#define CSL_EMIF_PHYCFG_DX7GCR2                                                (0x00000E08U)
#define CSL_EMIF_PHYCFG_DX7GCR3                                                (0x00000E0CU)
#define CSL_EMIF_PHYCFG_DX7GCR4                                                (0x00000E10U)
#define CSL_EMIF_PHYCFG_DX7GCR5                                                (0x00000E14U)
#define CSL_EMIF_PHYCFG_DX7GCR6                                                (0x00000E18U)
#define CSL_EMIF_PHYCFG_DX7GCR7                                                (0x00000E1CU)
#define CSL_EMIF_PHYCFG_DX7GCR8                                                (0x00000E20U)
#define CSL_EMIF_PHYCFG_DX7GCR9                                                (0x00000E24U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0                                              (0x00000E28U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1                                              (0x00000E2CU)
#define CSL_EMIF_PHYCFG_DX7BDLR0                                               (0x00000E40U)
#define CSL_EMIF_PHYCFG_DX7BDLR1                                               (0x00000E44U)
#define CSL_EMIF_PHYCFG_DX7BDLR2                                               (0x00000E48U)
#define CSL_EMIF_PHYCFG_DX7BDLR3                                               (0x00000E50U)
#define CSL_EMIF_PHYCFG_DX7BDLR4                                               (0x00000E54U)
#define CSL_EMIF_PHYCFG_DX7BDLR5                                               (0x00000E58U)
#define CSL_EMIF_PHYCFG_DX7BDLR6                                               (0x00000E60U)
#define CSL_EMIF_PHYCFG_DX7BDLR7                                               (0x00000E64U)
#define CSL_EMIF_PHYCFG_DX7BDLR8                                               (0x00000E68U)
#define CSL_EMIF_PHYCFG_DX7BDLR9                                               (0x00000E6CU)
#define CSL_EMIF_PHYCFG_DX7LCDLR0                                              (0x00000E80U)
#define CSL_EMIF_PHYCFG_DX7LCDLR1                                              (0x00000E84U)
#define CSL_EMIF_PHYCFG_DX7LCDLR2                                              (0x00000E88U)
#define CSL_EMIF_PHYCFG_DX7LCDLR3                                              (0x00000E8CU)
#define CSL_EMIF_PHYCFG_DX7LCDLR4                                              (0x00000E90U)
#define CSL_EMIF_PHYCFG_DX7LCDLR5                                              (0x00000E94U)
#define CSL_EMIF_PHYCFG_DX7MDLR0                                               (0x00000EA0U)
#define CSL_EMIF_PHYCFG_DX7MDLR1                                               (0x00000EA4U)
#define CSL_EMIF_PHYCFG_DX7GTR0                                                (0x00000EC0U)
#define CSL_EMIF_PHYCFG_DX7RSR0                                                (0x00000ED0U)
#define CSL_EMIF_PHYCFG_DX7RSR1                                                (0x00000ED4U)
#define CSL_EMIF_PHYCFG_DX7RSR2                                                (0x00000ED8U)
#define CSL_EMIF_PHYCFG_DX7RSR3                                                (0x00000EDCU)
#define CSL_EMIF_PHYCFG_DX7GSR0                                                (0x00000EE0U)
#define CSL_EMIF_PHYCFG_DX7GSR1                                                (0x00000EE4U)
#define CSL_EMIF_PHYCFG_DX7GSR2                                                (0x00000EE8U)
#define CSL_EMIF_PHYCFG_DX7GSR3                                                (0x00000EECU)
#define CSL_EMIF_PHYCFG_DX7GSR4                                                (0x00000EF0U)
#define CSL_EMIF_PHYCFG_DX7GSR5                                                (0x00000EF4U)
#define CSL_EMIF_PHYCFG_DX7GSR6                                                (0x00000EF8U)
#define CSL_EMIF_PHYCFG_DX8GCR0                                                (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX8GCR1                                                (0x00000F04U)
#define CSL_EMIF_PHYCFG_DX8GCR2                                                (0x00000F08U)
#define CSL_EMIF_PHYCFG_DX8GCR3                                                (0x00000F0CU)
#define CSL_EMIF_PHYCFG_DX8GCR4                                                (0x00000F10U)
#define CSL_EMIF_PHYCFG_DX8GCR5                                                (0x00000F14U)
#define CSL_EMIF_PHYCFG_DX8GCR6                                                (0x00000F18U)
#define CSL_EMIF_PHYCFG_DX8GCR7                                                (0x00000F1CU)
#define CSL_EMIF_PHYCFG_DX8GCR8                                                (0x00000F20U)
#define CSL_EMIF_PHYCFG_DX8GCR9                                                (0x00000F24U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0                                              (0x00000F28U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1                                              (0x00000F2CU)
#define CSL_EMIF_PHYCFG_DX8BDLR0                                               (0x00000F40U)
#define CSL_EMIF_PHYCFG_DX8BDLR1                                               (0x00000F44U)
#define CSL_EMIF_PHYCFG_DX8BDLR2                                               (0x00000F48U)
#define CSL_EMIF_PHYCFG_DX8BDLR3                                               (0x00000F50U)
#define CSL_EMIF_PHYCFG_DX8BDLR4                                               (0x00000F54U)
#define CSL_EMIF_PHYCFG_DX8BDLR5                                               (0x00000F58U)
#define CSL_EMIF_PHYCFG_DX8BDLR6                                               (0x00000F60U)
#define CSL_EMIF_PHYCFG_DX8BDLR7                                               (0x00000F64U)
#define CSL_EMIF_PHYCFG_DX8BDLR8                                               (0x00000F68U)
#define CSL_EMIF_PHYCFG_DX8BDLR9                                               (0x00000F6CU)
#define CSL_EMIF_PHYCFG_DX8LCDLR0                                              (0x00000F80U)
#define CSL_EMIF_PHYCFG_DX8LCDLR1                                              (0x00000F84U)
#define CSL_EMIF_PHYCFG_DX8LCDLR2                                              (0x00000F88U)
#define CSL_EMIF_PHYCFG_DX8LCDLR3                                              (0x00000F8CU)
#define CSL_EMIF_PHYCFG_DX8LCDLR4                                              (0x00000F90U)
#define CSL_EMIF_PHYCFG_DX8LCDLR5                                              (0x00000F94U)
#define CSL_EMIF_PHYCFG_DX8MDLR0                                               (0x00000FA0U)
#define CSL_EMIF_PHYCFG_DX8MDLR1                                               (0x00000FA4U)
#define CSL_EMIF_PHYCFG_DX8GTR0                                                (0x00000FC0U)
#define CSL_EMIF_PHYCFG_DX8RSR0                                                (0x00000FD0U)
#define CSL_EMIF_PHYCFG_DX8RSR1                                                (0x00000FD4U)
#define CSL_EMIF_PHYCFG_DX8RSR2                                                (0x00000FD8U)
#define CSL_EMIF_PHYCFG_DX8RSR3                                                (0x00000FDCU)
#define CSL_EMIF_PHYCFG_DX8GSR0                                                (0x00000FE0U)
#define CSL_EMIF_PHYCFG_DX8GSR1                                                (0x00000FE4U)
#define CSL_EMIF_PHYCFG_DX8GSR2                                                (0x00000FE8U)
#define CSL_EMIF_PHYCFG_DX8GSR3                                                (0x00000FECU)
#define CSL_EMIF_PHYCFG_DX8GSR4                                                (0x00000FF0U)
#define CSL_EMIF_PHYCFG_DX8GSR5                                                (0x00000FF4U)
#define CSL_EMIF_PHYCFG_DX8GSR6                                                (0x00000FF8U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC                                              (0x00001400U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0                                           (0x00001404U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1                                           (0x00001408U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR2                                           (0x0000140CU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR3                                           (0x00001410U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR4                                           (0x00001414U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR5                                           (0x00001418U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL                                           (0x0000141CU)
#define CSL_EMIF_PHYCFG_DX8SL0TRNCTL                                           (0x00001420U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL                                           (0x00001424U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1                                           (0x00001428U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2                                           (0x0000142CU)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR                                             (0x00001430U)
#define CSL_EMIF_PHYCFG_DX4SL0IOCR                                             (0x00001434U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC                                              (0x00001440U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0                                           (0x00001444U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1                                           (0x00001448U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR2                                           (0x0000144CU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR3                                           (0x00001450U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR4                                           (0x00001454U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR5                                           (0x00001458U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL                                           (0x0000145CU)
#define CSL_EMIF_PHYCFG_DX8SL1TRNCTL                                           (0x00001460U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL                                           (0x00001464U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1                                           (0x00001468U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2                                           (0x0000146CU)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR                                             (0x00001470U)
#define CSL_EMIF_PHYCFG_DX4SL1IOCR                                             (0x00001474U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC                                              (0x00001480U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0                                           (0x00001484U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1                                           (0x00001488U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR2                                           (0x0000148CU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR3                                           (0x00001490U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR4                                           (0x00001494U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR5                                           (0x00001498U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL                                           (0x0000149CU)
#define CSL_EMIF_PHYCFG_DX8SL2TRNCTL                                           (0x000014A0U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL                                           (0x000014A4U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1                                           (0x000014A8U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2                                           (0x000014ACU)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR                                             (0x000014B0U)
#define CSL_EMIF_PHYCFG_DX4SL2IOCR                                             (0x000014B4U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC                                              (0x000014C0U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0                                           (0x000014C4U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1                                           (0x000014C8U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR2                                           (0x000014CCU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR3                                           (0x000014D0U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR4                                           (0x000014D4U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR5                                           (0x000014D8U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL                                           (0x000014DCU)
#define CSL_EMIF_PHYCFG_DX8SL3TRNCTL                                           (0x000014E0U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL                                           (0x000014E4U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1                                           (0x000014E8U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2                                           (0x000014ECU)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR                                             (0x000014F0U)
#define CSL_EMIF_PHYCFG_DX4SL3IOCR                                             (0x000014F4U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC                                              (0x00001500U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0                                           (0x00001504U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1                                           (0x00001508U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR2                                           (0x0000150CU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR3                                           (0x00001510U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR4                                           (0x00001514U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR5                                           (0x00001518U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL                                           (0x0000151CU)
#define CSL_EMIF_PHYCFG_DX8SL4TRNCTL                                           (0x00001520U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL                                           (0x00001524U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1                                           (0x00001528U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2                                           (0x0000152CU)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR                                             (0x00001530U)
#define CSL_EMIF_PHYCFG_DX4SL4IOCR                                             (0x00001534U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC                                              (0x00001540U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0                                           (0x00001544U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1                                           (0x00001548U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR2                                           (0x0000154CU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR3                                           (0x00001550U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR4                                           (0x00001554U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR5                                           (0x00001558U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL                                           (0x0000155CU)
#define CSL_EMIF_PHYCFG_DX8SL5TRNCTL                                           (0x00001560U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL                                           (0x00001564U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1                                           (0x00001568U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2                                           (0x0000156CU)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR                                             (0x00001570U)
#define CSL_EMIF_PHYCFG_DX4SL5IOCR                                             (0x00001574U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC                                              (0x00001580U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0                                           (0x00001584U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1                                           (0x00001588U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR2                                           (0x0000158CU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR3                                           (0x00001590U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR4                                           (0x00001594U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR5                                           (0x00001598U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL                                           (0x0000159CU)
#define CSL_EMIF_PHYCFG_DX8SL6TRNCTL                                           (0x000015A0U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL                                           (0x000015A4U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1                                           (0x000015A8U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2                                           (0x000015ACU)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR                                             (0x000015B0U)
#define CSL_EMIF_PHYCFG_DX4SL6IOCR                                             (0x000015B4U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC                                              (0x000015C0U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0                                           (0x000015C4U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1                                           (0x000015C8U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR2                                           (0x000015CCU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR3                                           (0x000015D0U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR4                                           (0x000015D4U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR5                                           (0x000015D8U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL                                           (0x000015DCU)
#define CSL_EMIF_PHYCFG_DX8SL7TRNCTL                                           (0x000015E0U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL                                           (0x000015E4U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1                                           (0x000015E8U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2                                           (0x000015ECU)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR                                             (0x000015F0U)
#define CSL_EMIF_PHYCFG_DX4SL7IOCR                                             (0x000015F4U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC                                              (0x00001600U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0                                           (0x00001604U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1                                           (0x00001608U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR2                                           (0x0000160CU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR3                                           (0x00001610U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR4                                           (0x00001614U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR5                                           (0x00001618U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL                                           (0x0000161CU)
#define CSL_EMIF_PHYCFG_DX8SL8TRNCTL                                           (0x00001620U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL                                           (0x00001624U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1                                           (0x00001628U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2                                           (0x0000162CU)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR                                             (0x00001630U)
#define CSL_EMIF_PHYCFG_DX4SL8IOCR                                             (0x00001634U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC                                              (0x000017C0U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0                                           (0x000017C4U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1                                           (0x000017C8U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR2                                           (0x000017CCU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR3                                           (0x000017D0U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR4                                           (0x000017D4U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR5                                           (0x000017D8U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL                                           (0x000017DCU)
#define CSL_EMIF_PHYCFG_DX8SLBTRNCTL                                           (0x000017E0U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL                                           (0x000017E4U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1                                           (0x000017E8U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2                                           (0x000017ECU)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR                                             (0x000017F0U)
#define CSL_EMIF_PHYCFG_DX4SLBIOCR                                             (0x000017F4U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RIDR */

#define CSL_EMIF_PHYCFG_RIDR_PUBMNR_MASK                                       (0x0000000FU)
#define CSL_EMIF_PHYCFG_RIDR_PUBMNR_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_RIDR_PUBMNR_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIDR_PUBMDR_MASK                                       (0x000000F0U)
#define CSL_EMIF_PHYCFG_RIDR_PUBMDR_SHIFT                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_RIDR_PUBMDR_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIDR_PUBMJR_MASK                                       (0x00000F00U)
#define CSL_EMIF_PHYCFG_RIDR_PUBMJR_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_RIDR_PUBMJR_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIDR_PHYMNR_MASK                                       (0x0000F000U)
#define CSL_EMIF_PHYCFG_RIDR_PHYMNR_SHIFT                                      (0x0000000CU)
#define CSL_EMIF_PHYCFG_RIDR_PHYMNR_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIDR_PHYMDR_MASK                                       (0x000F0000U)
#define CSL_EMIF_PHYCFG_RIDR_PHYMDR_SHIFT                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_RIDR_PHYMDR_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIDR_PHYMJR_MASK                                       (0x00F00000U)
#define CSL_EMIF_PHYCFG_RIDR_PHYMJR_SHIFT                                      (0x00000014U)
#define CSL_EMIF_PHYCFG_RIDR_PHYMJR_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIDR_UDRID_MASK                                        (0xFF000000U)
#define CSL_EMIF_PHYCFG_RIDR_UDRID_SHIFT                                       (0x00000018U)
#define CSL_EMIF_PHYCFG_RIDR_UDRID_MAX                                         (0x000000FFU)

/* PIR */

#define CSL_EMIF_PHYCFG_PIR_INIT_MASK                                          (0x00000001U)
#define CSL_EMIF_PHYCFG_PIR_INIT_SHIFT                                         (0x00000000U)
#define CSL_EMIF_PHYCFG_PIR_INIT_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_ZCAL_MASK                                          (0x00000002U)
#define CSL_EMIF_PHYCFG_PIR_ZCAL_SHIFT                                         (0x00000001U)
#define CSL_EMIF_PHYCFG_PIR_ZCAL_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_CA_MASK                                            (0x00000004U)
#define CSL_EMIF_PHYCFG_PIR_CA_SHIFT                                           (0x00000002U)
#define CSL_EMIF_PHYCFG_PIR_CA_MAX                                             (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_RESERVED_3_MASK                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_PIR_RESERVED_3_SHIFT                                   (0x00000003U)
#define CSL_EMIF_PHYCFG_PIR_RESERVED_3_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_PLLINIT_MASK                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_PIR_PLLINIT_SHIFT                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_PIR_PLLINIT_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_DCAL_MASK                                          (0x00000020U)
#define CSL_EMIF_PHYCFG_PIR_DCAL_SHIFT                                         (0x00000005U)
#define CSL_EMIF_PHYCFG_PIR_DCAL_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_PHYRST_MASK                                        (0x00000040U)
#define CSL_EMIF_PHYCFG_PIR_PHYRST_SHIFT                                       (0x00000006U)
#define CSL_EMIF_PHYCFG_PIR_PHYRST_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_DRAMRST_MASK                                       (0x00000080U)
#define CSL_EMIF_PHYCFG_PIR_DRAMRST_SHIFT                                      (0x00000007U)
#define CSL_EMIF_PHYCFG_PIR_DRAMRST_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_DRAMINIT_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_PIR_DRAMINIT_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_PIR_DRAMINIT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_WL_MASK                                            (0x00000200U)
#define CSL_EMIF_PHYCFG_PIR_WL_SHIFT                                           (0x00000009U)
#define CSL_EMIF_PHYCFG_PIR_WL_MAX                                             (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_QSGATE_MASK                                        (0x00000400U)
#define CSL_EMIF_PHYCFG_PIR_QSGATE_SHIFT                                       (0x0000000AU)
#define CSL_EMIF_PHYCFG_PIR_QSGATE_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_WLADJ_MASK                                         (0x00000800U)
#define CSL_EMIF_PHYCFG_PIR_WLADJ_SHIFT                                        (0x0000000BU)
#define CSL_EMIF_PHYCFG_PIR_WLADJ_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_RDDSKW_MASK                                        (0x00001000U)
#define CSL_EMIF_PHYCFG_PIR_RDDSKW_SHIFT                                       (0x0000000CU)
#define CSL_EMIF_PHYCFG_PIR_RDDSKW_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_WRDSKW_MASK                                        (0x00002000U)
#define CSL_EMIF_PHYCFG_PIR_WRDSKW_SHIFT                                       (0x0000000DU)
#define CSL_EMIF_PHYCFG_PIR_WRDSKW_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_RDEYE_MASK                                         (0x00004000U)
#define CSL_EMIF_PHYCFG_PIR_RDEYE_SHIFT                                        (0x0000000EU)
#define CSL_EMIF_PHYCFG_PIR_RDEYE_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_WREYE_MASK                                         (0x00008000U)
#define CSL_EMIF_PHYCFG_PIR_WREYE_SHIFT                                        (0x0000000FU)
#define CSL_EMIF_PHYCFG_PIR_WREYE_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_SRD_MASK                                           (0x00010000U)
#define CSL_EMIF_PHYCFG_PIR_SRD_SHIFT                                          (0x00000010U)
#define CSL_EMIF_PHYCFG_PIR_SRD_MAX                                            (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_VREF_MASK                                          (0x00020000U)
#define CSL_EMIF_PHYCFG_PIR_VREF_SHIFT                                         (0x00000011U)
#define CSL_EMIF_PHYCFG_PIR_VREF_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_CTLDINIT_MASK                                      (0x00040000U)
#define CSL_EMIF_PHYCFG_PIR_CTLDINIT_SHIFT                                     (0x00000012U)
#define CSL_EMIF_PHYCFG_PIR_CTLDINIT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_RDIMMINIT_MASK                                     (0x00080000U)
#define CSL_EMIF_PHYCFG_PIR_RDIMMINIT_SHIFT                                    (0x00000013U)
#define CSL_EMIF_PHYCFG_PIR_RDIMMINIT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_DQS2DQ_MASK                                        (0x00100000U)
#define CSL_EMIF_PHYCFG_PIR_DQS2DQ_SHIFT                                       (0x00000014U)
#define CSL_EMIF_PHYCFG_PIR_DQS2DQ_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_RESERVED_28_21_MASK                                (0x1FE00000U)
#define CSL_EMIF_PHYCFG_PIR_RESERVED_28_21_SHIFT                               (0x00000015U)
#define CSL_EMIF_PHYCFG_PIR_RESERVED_28_21_MAX                                 (0x000000FFU)

#define CSL_EMIF_PHYCFG_PIR_DCALPSE_MASK                                       (0x20000000U)
#define CSL_EMIF_PHYCFG_PIR_DCALPSE_SHIFT                                      (0x0000001DU)
#define CSL_EMIF_PHYCFG_PIR_DCALPSE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_ZCALBYP_MASK                                       (0x40000000U)
#define CSL_EMIF_PHYCFG_PIR_ZCALBYP_SHIFT                                      (0x0000001EU)
#define CSL_EMIF_PHYCFG_PIR_ZCALBYP_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PIR_RESERVED_31_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_PIR_RESERVED_31_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_PIR_RESERVED_31_MAX                                    (0x00000001U)

/* PGCR0 */

#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_7_0_MASK                                (0x000000FFU)
#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_7_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_7_0_MAX                                 (0x000000FFU)

#define CSL_EMIF_PHYCFG_PGCR0_OSCEN_MASK                                       (0x00000100U)
#define CSL_EMIF_PHYCFG_PGCR0_OSCEN_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR0_OSCEN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR0_OSCDIV_MASK                                      (0x00001E00U)
#define CSL_EMIF_PHYCFG_PGCR0_OSCDIV_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_PGCR0_OSCDIV_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_13_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_13_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_13_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR0_DTOSEL_MASK                                      (0x0007C000U)
#define CSL_EMIF_PHYCFG_PGCR0_DTOSEL_SHIFT                                     (0x0000000EU)
#define CSL_EMIF_PHYCFG_PGCR0_DTOSEL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_23_19_MASK                              (0x00F80000U)
#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_23_19_SHIFT                             (0x00000013U)
#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_23_19_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_PGCR0_OSCACDL_MASK                                     (0x03000000U)
#define CSL_EMIF_PHYCFG_PGCR0_OSCACDL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_PGCR0_OSCACDL_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR0_PHYFRST_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_PGCR0_PHYFRST_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_PGCR0_PHYFRST_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_30_27_MASK                              (0x78000000U)
#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_30_27_SHIFT                             (0x0000001BU)
#define CSL_EMIF_PHYCFG_PGCR0_RESERVED_30_27_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_PGCR0_ADCP_MASK                                        (0x80000000U)
#define CSL_EMIF_PHYCFG_PGCR0_ADCP_SHIFT                                       (0x0000001FU)
#define CSL_EMIF_PHYCFG_PGCR0_ADCP_MAX                                         (0x00000001U)

/* PGCR1 */

#define CSL_EMIF_PHYCFG_PGCR1_DTOMODE_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR1_DTOMODE_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR1_DTOMODE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_WLMODE_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR1_WLMODE_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR1_WLMODE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_WLSTEP_MASK                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR1_WLSTEP_SHIFT                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR1_WLSTEP_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_AC_CKOUT_DIFF_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR1_AC_CKOUT_DIFF_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_PGCR1_AC_CKOUT_DIFF_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_DX_DQSOUT_DIFF_MASK                              (0x00000010U)
#define CSL_EMIF_PHYCFG_PGCR1_DX_DQSOUT_DIFF_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR1_DX_DQSOUT_DIFF_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_CAST_MASK                                        (0x00000020U)
#define CSL_EMIF_PHYCFG_PGCR1_CAST_SHIFT                                       (0x00000005U)
#define CSL_EMIF_PHYCFG_PGCR1_CAST_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_PUBMODE_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_PGCR1_PUBMODE_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_PGCR1_PUBMODE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_ALERTMODE_MASK                                   (0x00000180U)
#define CSL_EMIF_PHYCFG_PGCR1_ALERTMODE_SHIFT                                  (0x00000007U)
#define CSL_EMIF_PHYCFG_PGCR1_ALERTMODE_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR1_MDLEN_MASK                                       (0x00000200U)
#define CSL_EMIF_PHYCFG_PGCR1_MDLEN_SHIFT                                      (0x00000009U)
#define CSL_EMIF_PHYCFG_PGCR1_MDLEN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_LPFEN_MASK                                       (0x00000400U)
#define CSL_EMIF_PHYCFG_PGCR1_LPFEN_SHIFT                                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_PGCR1_LPFEN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_LPFDEPTH_MASK                                    (0x00001800U)
#define CSL_EMIF_PHYCFG_PGCR1_LPFDEPTH_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_PGCR1_LPFDEPTH_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR1_FDEPTH_MASK                                      (0x00006000U)
#define CSL_EMIF_PHYCFG_PGCR1_FDEPTH_SHIFT                                     (0x0000000DU)
#define CSL_EMIF_PHYCFG_PGCR1_FDEPTH_MAX                                       (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR1_DUALCHN_MASK                                     (0x00008000U)
#define CSL_EMIF_PHYCFG_PGCR1_DUALCHN_SHIFT                                    (0x0000000FU)
#define CSL_EMIF_PHYCFG_PGCR1_DUALCHN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_ACPDDC_MASK                                      (0x00010000U)
#define CSL_EMIF_PHYCFG_PGCR1_ACPDDC_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_PGCR1_ACPDDC_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_DISDIC_MASK                                      (0x00020000U)
#define CSL_EMIF_PHYCFG_PGCR1_DISDIC_SHIFT                                     (0x00000011U)
#define CSL_EMIF_PHYCFG_PGCR1_DISDIC_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_UPDMSTRC0_MASK                                   (0x00040000U)
#define CSL_EMIF_PHYCFG_PGCR1_UPDMSTRC0_SHIFT                                  (0x00000012U)
#define CSL_EMIF_PHYCFG_PGCR1_UPDMSTRC0_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_WDQSEXT_MASK                                     (0x00080000U)
#define CSL_EMIF_PHYCFG_PGCR1_WDQSEXT_SHIFT                                    (0x00000013U)
#define CSL_EMIF_PHYCFG_PGCR1_WDQSEXT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_LRDIMMST_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_PGCR1_LRDIMMST_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_PGCR1_LRDIMMST_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_ACVLDDLY_MASK                                    (0x00E00000U)
#define CSL_EMIF_PHYCFG_PGCR1_ACVLDDLY_SHIFT                                   (0x00000015U)
#define CSL_EMIF_PHYCFG_PGCR1_ACVLDDLY_MAX                                     (0x00000007U)

#define CSL_EMIF_PHYCFG_PGCR1_ACVLDTRN_MASK                                    (0x01000000U)
#define CSL_EMIF_PHYCFG_PGCR1_ACVLDTRN_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_PGCR1_ACVLDTRN_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_PHYHRST_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_PGCR1_PHYHRST_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_PGCR1_PHYHRST_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_DLTMODE_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_PGCR1_DLTMODE_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_PGCR1_DLTMODE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_DLTST_MASK                                       (0x08000000U)
#define CSL_EMIF_PHYCFG_PGCR1_DLTST_SHIFT                                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_PGCR1_DLTST_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_LBGSDQS_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_PGCR1_LBGSDQS_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_PGCR1_LBGSDQS_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR1_RESERVED_30_29_MASK                              (0x60000000U)
#define CSL_EMIF_PHYCFG_PGCR1_RESERVED_30_29_SHIFT                             (0x0000001DU)
#define CSL_EMIF_PHYCFG_PGCR1_RESERVED_30_29_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR1_LBMODE_MASK                                      (0x80000000U)
#define CSL_EMIF_PHYCFG_PGCR1_LBMODE_SHIFT                                     (0x0000001FU)
#define CSL_EMIF_PHYCFG_PGCR1_LBMODE_MAX                                       (0x00000001U)

/* PGCR2 */

#define CSL_EMIF_PHYCFG_PGCR2_TREFPRD_MASK                                     (0x0003FFFFU)
#define CSL_EMIF_PHYCFG_PGCR2_TREFPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR2_TREFPRD_MAX                                      (0x0003FFFFU)

#define CSL_EMIF_PHYCFG_PGCR2_PLLFSMBYP_MASK                                   (0x00040000U)
#define CSL_EMIF_PHYCFG_PGCR2_PLLFSMBYP_SHIFT                                  (0x00000012U)
#define CSL_EMIF_PHYCFG_PGCR2_PLLFSMBYP_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR2_INITFSMBYP_MASK                                  (0x00080000U)
#define CSL_EMIF_PHYCFG_PGCR2_INITFSMBYP_SHIFT                                 (0x00000013U)
#define CSL_EMIF_PHYCFG_PGCR2_INITFSMBYP_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR2_DTPMXTMR_MASK                                    (0x0FF00000U)
#define CSL_EMIF_PHYCFG_PGCR2_DTPMXTMR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_PGCR2_DTPMXTMR_MAX                                     (0x000000FFU)

#define CSL_EMIF_PHYCFG_PGCR2_ICPC_MASK                                        (0x10000000U)
#define CSL_EMIF_PHYCFG_PGCR2_ICPC_SHIFT                                       (0x0000001CU)
#define CSL_EMIF_PHYCFG_PGCR2_ICPC_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR2_CLRPERR_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_PGCR2_CLRPERR_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_PGCR2_CLRPERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR2_CLRZCAL_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_PGCR2_CLRZCAL_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_PGCR2_CLRZCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR2_CLRTSTAT_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_PGCR2_CLRTSTAT_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_PGCR2_CLRTSTAT_MAX                                     (0x00000001U)

/* PGCR3 */

#define CSL_EMIF_PHYCFG_PGCR3_CLKLEVEL_MASK                                    (0x00000003U)
#define CSL_EMIF_PHYCFG_PGCR3_CLKLEVEL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR3_CLKLEVEL_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR3_DISRST_MASK                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR3_DISRST_SHIFT                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR3_DISRST_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR3_RDMODE_MASK                                      (0x00000018U)
#define CSL_EMIF_PHYCFG_PGCR3_RDMODE_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_PGCR3_RDMODE_MAX                                       (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR3_IOLB_MASK                                        (0x00000020U)
#define CSL_EMIF_PHYCFG_PGCR3_IOLB_SHIFT                                       (0x00000005U)
#define CSL_EMIF_PHYCFG_PGCR3_IOLB_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR3_DDLBYPMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_PGCR3_DDLBYPMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_PGCR3_DDLBYPMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR3_RESERVED_8_MASK                                  (0x00000100U)
#define CSL_EMIF_PHYCFG_PGCR3_RESERVED_8_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR3_RESERVED_8_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR3_GATEACCTLCLK_MASK                                (0x00000600U)
#define CSL_EMIF_PHYCFG_PGCR3_GATEACCTLCLK_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_PGCR3_GATEACCTLCLK_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR3_GATEACDDRCLK_MASK                                (0x00001800U)
#define CSL_EMIF_PHYCFG_PGCR3_GATEACDDRCLK_SHIFT                               (0x0000000BU)
#define CSL_EMIF_PHYCFG_PGCR3_GATEACDDRCLK_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR3_GATEACRDCLK_MASK                                 (0x00006000U)
#define CSL_EMIF_PHYCFG_PGCR3_GATEACRDCLK_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_PGCR3_GATEACRDCLK_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR3_RESERVED_15_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_PGCR3_RESERVED_15_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_PGCR3_RESERVED_15_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR3_CKEN_MASK                                        (0x00FF0000U)
#define CSL_EMIF_PHYCFG_PGCR3_CKEN_SHIFT                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_PGCR3_CKEN_MAX                                         (0x000000FFU)

#define CSL_EMIF_PHYCFG_PGCR3_CKNEN_MASK                                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_PGCR3_CKNEN_SHIFT                                      (0x00000018U)
#define CSL_EMIF_PHYCFG_PGCR3_CKNEN_MAX                                        (0x000000FFU)

/* PGCR4 */

#define CSL_EMIF_PHYCFG_PGCR4_LPIOPD_MASK                                      (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR4_LPIOPD_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR4_LPIOPD_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_LPPLLPD_MASK                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR4_LPPLLPD_SHIFT                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR4_LPPLLPD_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_RESERVED_3_2_MASK                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_PGCR4_RESERVED_3_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR4_RESERVED_3_2_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR4_LPWAKEUP_THRSH_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_PGCR4_LPWAKEUP_THRSH_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR4_LPWAKEUP_THRSH_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_PGCR4_DCALSVAL_MASK                                    (0x0001FF00U)
#define CSL_EMIF_PHYCFG_PGCR4_DCALSVAL_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR4_DCALSVAL_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_PGCR4_DCALTYPE_MASK                                    (0x00020000U)
#define CSL_EMIF_PHYCFG_PGCR4_DCALTYPE_SHIFT                                   (0x00000011U)
#define CSL_EMIF_PHYCFG_PGCR4_DCALTYPE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_PDAMODE_MASK                                     (0x00040000U)
#define CSL_EMIF_PHYCFG_PGCR4_PDAMODE_SHIFT                                    (0x00000012U)
#define CSL_EMIF_PHYCFG_PGCR4_PDAMODE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_WRRMODE_MASK                                     (0x00080000U)
#define CSL_EMIF_PHYCFG_PGCR4_WRRMODE_SHIFT                                    (0x00000013U)
#define CSL_EMIF_PHYCFG_PGCR4_WRRMODE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_RRRMODE_MASK                                     (0x00100000U)
#define CSL_EMIF_PHYCFG_PGCR4_RRRMODE_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_PGCR4_RRRMODE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_PDRDDLBYP_MASK                                   (0x00200000U)
#define CSL_EMIF_PHYCFG_PGCR4_PDRDDLBYP_SHIFT                                  (0x00000015U)
#define CSL_EMIF_PHYCFG_PGCR4_PDRDDLBYP_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_TEDDLBYP_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_PGCR4_TEDDLBYP_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_PGCR4_TEDDLBYP_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_OEDDLBYP_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_PGCR4_OEDDLBYP_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_PGCR4_OEDDLBYP_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_ACDDLBYP_MASK                                    (0x1F000000U)
#define CSL_EMIF_PHYCFG_PGCR4_ACDDLBYP_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_PGCR4_ACDDLBYP_MAX                                     (0x0000001FU)

#define CSL_EMIF_PHYCFG_PGCR4_ACDDLLD_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_PGCR4_ACDDLLD_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_PGCR4_ACDDLLD_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR4_RESERVED_31_30_MASK                              (0xC0000000U)
#define CSL_EMIF_PHYCFG_PGCR4_RESERVED_31_30_SHIFT                             (0x0000001EU)
#define CSL_EMIF_PHYCFG_PGCR4_RESERVED_31_30_MAX                               (0x00000003U)

/* PGCR5 */

#define CSL_EMIF_PHYCFG_PGCR5_DDLPGRW_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR5_DDLPGRW_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR5_DDLPGRW_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR5_DDLPGACT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR5_DDLPGACT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR5_DDLPGACT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR5_DXREFISELRANGE_MASK                              (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR5_DXREFISELRANGE_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR5_DXREFISELRANGE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR5_RESERVED_3_MASK                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR5_RESERVED_3_SHIFT                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_PGCR5_RESERVED_3_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR5_VREF_RBCTRL_MASK                                 (0x000000F0U)
#define CSL_EMIF_PHYCFG_PGCR5_VREF_RBCTRL_SHIFT                                (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR5_VREF_RBCTRL_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_PGCR5_DISCNPERIOD_MASK                                 (0x0000FF00U)
#define CSL_EMIF_PHYCFG_PGCR5_DISCNPERIOD_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR5_DISCNPERIOD_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_PGCR5_FRQAT_MASK                                       (0x00FF0000U)
#define CSL_EMIF_PHYCFG_PGCR5_FRQAT_SHIFT                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_PGCR5_FRQAT_MAX                                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_PGCR5_FRQBT_MASK                                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_PGCR5_FRQBT_SHIFT                                      (0x00000018U)
#define CSL_EMIF_PHYCFG_PGCR5_FRQBT_MAX                                        (0x000000FFU)

/* PGCR6 */

#define CSL_EMIF_PHYCFG_PGCR6_INHVT_MASK                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR6_INHVT_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR6_INHVT_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR6_FVT_MASK                                         (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR6_FVT_SHIFT                                        (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR6_FVT_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_7_2_MASK                                (0x000000FCU)
#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_7_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_7_2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_PGCR6_CKBVT_MASK                                       (0x00000100U)
#define CSL_EMIF_PHYCFG_PGCR6_CKBVT_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR6_CKBVT_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR6_CSNBVT_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_PGCR6_CSNBVT_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_PGCR6_CSNBVT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR6_CKEBVT_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_PGCR6_CKEBVT_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_PGCR6_CKEBVT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR6_ODTBVT_MASK                                      (0x00000800U)
#define CSL_EMIF_PHYCFG_PGCR6_ODTBVT_SHIFT                                     (0x0000000BU)
#define CSL_EMIF_PHYCFG_PGCR6_ODTBVT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR6_ACBVT_MASK                                       (0x00001000U)
#define CSL_EMIF_PHYCFG_PGCR6_ACBVT_SHIFT                                      (0x0000000CU)
#define CSL_EMIF_PHYCFG_PGCR6_ACBVT_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR6_ACDLVT_MASK                                      (0x00002000U)
#define CSL_EMIF_PHYCFG_PGCR6_ACDLVT_SHIFT                                     (0x0000000DU)
#define CSL_EMIF_PHYCFG_PGCR6_ACDLVT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_15_14_MASK                              (0x0000C000U)
#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_15_14_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_15_14_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR6_DLDLMT_MASK                                      (0x00FF0000U)
#define CSL_EMIF_PHYCFG_PGCR6_DLDLMT_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_PGCR6_DLDLMT_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_31_24_MASK                              (0xFF000000U)
#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_31_24_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_PGCR6_RESERVED_31_24_MAX                               (0x000000FFU)

/* PGCR7 */

#define CSL_EMIF_PHYCFG_PGCR7_ACTMODE_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR7_ACTMODE_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR7_ACTMODE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR7_ACDTOSEL_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR7_ACDTOSEL_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_PGCR7_ACDTOSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR7_ACRSVD_2_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR7_ACRSVD_2_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_PGCR7_ACRSVD_2_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR7_ACDLDT_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR7_ACDLDT_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_PGCR7_ACDLDT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR7_ACRCLKMD_MASK                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_PGCR7_ACRCLKMD_SHIFT                                   (0x00000004U)
#define CSL_EMIF_PHYCFG_PGCR7_ACRCLKMD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR7_ACCALCLK_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_PGCR7_ACCALCLK_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_PGCR7_ACCALCLK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR7_ACRSVD_7_6_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_PGCR7_ACRSVD_7_6_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_PGCR7_ACRSVD_7_6_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR7_RESERVED_31_8_MASK                               (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_PGCR7_RESERVED_31_8_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_PGCR7_RESERVED_31_8_MAX                                (0x00FFFFFFU)

/* PGSR0 */

#define CSL_EMIF_PHYCFG_PGSR0_IDONE_MASK                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_PGSR0_IDONE_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_PGSR0_IDONE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_PLDONE_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_PGSR0_PLDONE_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_PGSR0_PLDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_DCDONE_MASK                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_PGSR0_DCDONE_SHIFT                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_PGSR0_DCDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_ZCDONE_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_PGSR0_ZCDONE_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_PGSR0_ZCDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_DIDONE_MASK                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_PGSR0_DIDONE_SHIFT                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_PGSR0_DIDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_WLDONE_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_PGSR0_WLDONE_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_PGSR0_WLDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_QSGDONE_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_PGSR0_QSGDONE_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_PGSR0_QSGDONE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_WLADONE_MASK                                     (0x00000080U)
#define CSL_EMIF_PHYCFG_PGSR0_WLADONE_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_PGSR0_WLADONE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_RDDONE_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_PGSR0_RDDONE_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_PGSR0_RDDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_WDDONE_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_PGSR0_WDDONE_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_PGSR0_WDDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_REDONE_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_PGSR0_REDONE_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_PGSR0_REDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_WEDONE_MASK                                      (0x00000800U)
#define CSL_EMIF_PHYCFG_PGSR0_WEDONE_SHIFT                                     (0x0000000BU)
#define CSL_EMIF_PHYCFG_PGSR0_WEDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_CADONE_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_PGSR0_CADONE_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_PGSR0_CADONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_SRDDONE_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_PGSR0_SRDDONE_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_PGSR0_SRDDONE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_VDONE_MASK                                       (0x00004000U)
#define CSL_EMIF_PHYCFG_PGSR0_VDONE_SHIFT                                      (0x0000000EU)
#define CSL_EMIF_PHYCFG_PGSR0_VDONE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_DQS2DQDONE_MASK                                  (0x00008000U)
#define CSL_EMIF_PHYCFG_PGSR0_DQS2DQDONE_SHIFT                                 (0x0000000FU)
#define CSL_EMIF_PHYCFG_PGSR0_DQS2DQDONE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_RESERVED_17_16_MASK                              (0x00030000U)
#define CSL_EMIF_PHYCFG_PGSR0_RESERVED_17_16_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_PGSR0_RESERVED_17_16_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_PGSR0_DQS2DQERR_MASK                                   (0x00040000U)
#define CSL_EMIF_PHYCFG_PGSR0_DQS2DQERR_SHIFT                                  (0x00000012U)
#define CSL_EMIF_PHYCFG_PGSR0_DQS2DQERR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_VERR_MASK                                        (0x00080000U)
#define CSL_EMIF_PHYCFG_PGSR0_VERR_SHIFT                                       (0x00000013U)
#define CSL_EMIF_PHYCFG_PGSR0_VERR_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_ZCERR_MASK                                       (0x00100000U)
#define CSL_EMIF_PHYCFG_PGSR0_ZCERR_SHIFT                                      (0x00000014U)
#define CSL_EMIF_PHYCFG_PGSR0_ZCERR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_WLERR_MASK                                       (0x00200000U)
#define CSL_EMIF_PHYCFG_PGSR0_WLERR_SHIFT                                      (0x00000015U)
#define CSL_EMIF_PHYCFG_PGSR0_WLERR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_QSGERR_MASK                                      (0x00400000U)
#define CSL_EMIF_PHYCFG_PGSR0_QSGERR_SHIFT                                     (0x00000016U)
#define CSL_EMIF_PHYCFG_PGSR0_QSGERR_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_WLAERR_MASK                                      (0x00800000U)
#define CSL_EMIF_PHYCFG_PGSR0_WLAERR_SHIFT                                     (0x00000017U)
#define CSL_EMIF_PHYCFG_PGSR0_WLAERR_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_RDERR_MASK                                       (0x01000000U)
#define CSL_EMIF_PHYCFG_PGSR0_RDERR_SHIFT                                      (0x00000018U)
#define CSL_EMIF_PHYCFG_PGSR0_RDERR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_WDERR_MASK                                       (0x02000000U)
#define CSL_EMIF_PHYCFG_PGSR0_WDERR_SHIFT                                      (0x00000019U)
#define CSL_EMIF_PHYCFG_PGSR0_WDERR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_REERR_MASK                                       (0x04000000U)
#define CSL_EMIF_PHYCFG_PGSR0_REERR_SHIFT                                      (0x0000001AU)
#define CSL_EMIF_PHYCFG_PGSR0_REERR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_WEERR_MASK                                       (0x08000000U)
#define CSL_EMIF_PHYCFG_PGSR0_WEERR_SHIFT                                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_PGSR0_WEERR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_CAERR_MASK                                       (0x10000000U)
#define CSL_EMIF_PHYCFG_PGSR0_CAERR_SHIFT                                      (0x0000001CU)
#define CSL_EMIF_PHYCFG_PGSR0_CAERR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_CAWRN_MASK                                       (0x20000000U)
#define CSL_EMIF_PHYCFG_PGSR0_CAWRN_SHIFT                                      (0x0000001DU)
#define CSL_EMIF_PHYCFG_PGSR0_CAWRN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_SRDERR_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_PGSR0_SRDERR_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_PGSR0_SRDERR_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR0_APLOCK_MASK                                      (0x80000000U)
#define CSL_EMIF_PHYCFG_PGSR0_APLOCK_SHIFT                                     (0x0000001FU)
#define CSL_EMIF_PHYCFG_PGSR0_APLOCK_MAX                                       (0x00000001U)

/* PGSR1 */

#define CSL_EMIF_PHYCFG_PGSR1_DLTDONE_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_PGSR1_DLTDONE_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_PGSR1_DLTDONE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR1_DLTCODE_MASK                                     (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_PGSR1_DLTCODE_SHIFT                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_PGSR1_DLTCODE_MAX                                      (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_PGSR1_RESERVED_29_25_MASK                              (0x3E000000U)
#define CSL_EMIF_PHYCFG_PGSR1_RESERVED_29_25_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_PGSR1_RESERVED_29_25_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_PGSR1_VTSTOP_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_PGSR1_VTSTOP_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_PGSR1_VTSTOP_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR1_PARERR_MASK                                      (0x80000000U)
#define CSL_EMIF_PHYCFG_PGSR1_PARERR_SHIFT                                     (0x0000001FU)
#define CSL_EMIF_PHYCFG_PGSR1_PARERR_MAX                                       (0x00000001U)

/* PGSR2 */

#define CSL_EMIF_PHYCFG_PGSR2_DLTDONE_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_PGSR2_DLTDONE_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_PGSR2_DLTDONE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PGSR2_DLTCODE_MASK                                     (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_PGSR2_DLTCODE_SHIFT                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_PGSR2_DLTCODE_MAX                                      (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_PGSR2_RESERVED_31_25_MASK                              (0xFE000000U)
#define CSL_EMIF_PHYCFG_PGSR2_RESERVED_31_25_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_PGSR2_RESERVED_31_25_MAX                               (0x0000007FU)

/* PTR0 */

#define CSL_EMIF_PHYCFG_PTR0_TPHYRST_MASK                                      (0x0000003FU)
#define CSL_EMIF_PHYCFG_PTR0_TPHYRST_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_PTR0_TPHYRST_MAX                                       (0x0000003FU)

#define CSL_EMIF_PHYCFG_PTR0_TPLLGS_MASK                                       (0x001FFFC0U)
#define CSL_EMIF_PHYCFG_PTR0_TPLLGS_SHIFT                                      (0x00000006U)
#define CSL_EMIF_PHYCFG_PTR0_TPLLGS_MAX                                        (0x00007FFFU)

#define CSL_EMIF_PHYCFG_PTR0_TPLLPD_MASK                                       (0xFFE00000U)
#define CSL_EMIF_PHYCFG_PTR0_TPLLPD_SHIFT                                      (0x00000015U)
#define CSL_EMIF_PHYCFG_PTR0_TPLLPD_MAX                                        (0x000007FFU)

/* PTR1 */

#define CSL_EMIF_PHYCFG_PTR1_TPLLRST_MASK                                      (0x00001FFFU)
#define CSL_EMIF_PHYCFG_PTR1_TPLLRST_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_PTR1_TPLLRST_MAX                                       (0x00001FFFU)

#define CSL_EMIF_PHYCFG_PTR1_RESERVED_15_13_MASK                               (0x0000E000U)
#define CSL_EMIF_PHYCFG_PTR1_RESERVED_15_13_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_PTR1_RESERVED_15_13_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_PTR1_TPLLLOCK_MASK                                     (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_PTR1_TPLLLOCK_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_PTR1_TPLLLOCK_MAX                                      (0x0000FFFFU)

/* PTR2 */

#define CSL_EMIF_PHYCFG_PTR2_TCALON_MASK                                       (0x0000001FU)
#define CSL_EMIF_PHYCFG_PTR2_TCALON_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_PTR2_TCALON_MAX                                        (0x0000001FU)

#define CSL_EMIF_PHYCFG_PTR2_TCALS_MASK                                        (0x000003E0U)
#define CSL_EMIF_PHYCFG_PTR2_TCALS_SHIFT                                       (0x00000005U)
#define CSL_EMIF_PHYCFG_PTR2_TCALS_MAX                                         (0x0000001FU)

#define CSL_EMIF_PHYCFG_PTR2_TCALH_MASK                                        (0x00007C00U)
#define CSL_EMIF_PHYCFG_PTR2_TCALH_SHIFT                                       (0x0000000AU)
#define CSL_EMIF_PHYCFG_PTR2_TCALH_MAX                                         (0x0000001FU)

#define CSL_EMIF_PHYCFG_PTR2_TWLDLYS_MASK                                      (0x000F8000U)
#define CSL_EMIF_PHYCFG_PTR2_TWLDLYS_SHIFT                                     (0x0000000FU)
#define CSL_EMIF_PHYCFG_PTR2_TWLDLYS_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_PTR2_RESERVED_31_20_MASK                               (0xFFF00000U)
#define CSL_EMIF_PHYCFG_PTR2_RESERVED_31_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_PTR2_RESERVED_31_20_MAX                                (0x00000FFFU)

/* PTR3 */

#define CSL_EMIF_PHYCFG_PTR3_TDINIT0_MASK                                      (0x007FFFFFU)
#define CSL_EMIF_PHYCFG_PTR3_TDINIT0_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_PTR3_TDINIT0_MAX                                       (0x007FFFFFU)

#define CSL_EMIF_PHYCFG_PTR3_RESERVED_31_23_MASK                               (0xFF800000U)
#define CSL_EMIF_PHYCFG_PTR3_RESERVED_31_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_PTR3_RESERVED_31_23_MAX                                (0x000001FFU)

/* PTR4 */

#define CSL_EMIF_PHYCFG_PTR4_TDINIT1_MASK                                      (0x00001FFFU)
#define CSL_EMIF_PHYCFG_PTR4_TDINIT1_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_PTR4_TDINIT1_MAX                                       (0x00001FFFU)

#define CSL_EMIF_PHYCFG_PTR4_RESERVED_31_13_MASK                               (0xFFFFE000U)
#define CSL_EMIF_PHYCFG_PTR4_RESERVED_31_13_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_PTR4_RESERVED_31_13_MAX                                (0x0007FFFFU)

/* PTR5 */

#define CSL_EMIF_PHYCFG_PTR5_TDINIT2_MASK                                      (0x0007FFFFU)
#define CSL_EMIF_PHYCFG_PTR5_TDINIT2_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_PTR5_TDINIT2_MAX                                       (0x0007FFFFU)

#define CSL_EMIF_PHYCFG_PTR5_RESERVED_31_19_MASK                               (0xFFF80000U)
#define CSL_EMIF_PHYCFG_PTR5_RESERVED_31_19_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_PTR5_RESERVED_31_19_MAX                                (0x00001FFFU)

/* PTR6 */

#define CSL_EMIF_PHYCFG_PTR6_TDINIT3_MASK                                      (0x00000FFFU)
#define CSL_EMIF_PHYCFG_PTR6_TDINIT3_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_PTR6_TDINIT3_MAX                                       (0x00000FFFU)

#define CSL_EMIF_PHYCFG_PTR6_RESERVED_19_12_MASK                               (0x000FF000U)
#define CSL_EMIF_PHYCFG_PTR6_RESERVED_19_12_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_PTR6_RESERVED_19_12_MAX                                (0x000000FFU)

#define CSL_EMIF_PHYCFG_PTR6_TDINIT4_MASK                                      (0x07F00000U)
#define CSL_EMIF_PHYCFG_PTR6_TDINIT4_SHIFT                                     (0x00000014U)
#define CSL_EMIF_PHYCFG_PTR6_TDINIT4_MAX                                       (0x0000007FU)

#define CSL_EMIF_PHYCFG_PTR6_RESERVED_31_27_MASK                               (0xF8000000U)
#define CSL_EMIF_PHYCFG_PTR6_RESERVED_31_27_SHIFT                              (0x0000001BU)
#define CSL_EMIF_PHYCFG_PTR6_RESERVED_31_27_MAX                                (0x0000001FU)

/* PLLCR0 */

#define CSL_EMIF_PHYCFG_PLLCR0_DTC_MASK                                        (0x0000000FU)
#define CSL_EMIF_PHYCFG_PLLCR0_DTC_SHIFT                                       (0x00000000U)
#define CSL_EMIF_PHYCFG_PLLCR0_DTC_MAX                                         (0x0000000FU)

#define CSL_EMIF_PHYCFG_PLLCR0_ATC_MASK                                        (0x000000F0U)
#define CSL_EMIF_PHYCFG_PLLCR0_ATC_SHIFT                                       (0x00000004U)
#define CSL_EMIF_PHYCFG_PLLCR0_ATC_MAX                                         (0x0000000FU)

#define CSL_EMIF_PHYCFG_PLLCR0_ATOEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_PLLCR0_ATOEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_PLLCR0_ATOEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR0_RESERVED_11_9_MASK                              (0x00000E00U)
#define CSL_EMIF_PHYCFG_PLLCR0_RESERVED_11_9_SHIFT                             (0x00000009U)
#define CSL_EMIF_PHYCFG_PLLCR0_RESERVED_11_9_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_PLLCR0_GSHIFT_MASK                                     (0x00001000U)
#define CSL_EMIF_PHYCFG_PLLCR0_GSHIFT_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_PLLCR0_GSHIFT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR0_CPIC_MASK                                       (0x0001E000U)
#define CSL_EMIF_PHYCFG_PLLCR0_CPIC_SHIFT                                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_PLLCR0_CPIC_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_PLLCR0_CPPC_MASK                                       (0x007E0000U)
#define CSL_EMIF_PHYCFG_PLLCR0_CPPC_SHIFT                                      (0x00000011U)
#define CSL_EMIF_PHYCFG_PLLCR0_CPPC_MAX                                        (0x0000003FU)

#define CSL_EMIF_PHYCFG_PLLCR0_RLOCKM_MASK                                     (0x00800000U)
#define CSL_EMIF_PHYCFG_PLLCR0_RLOCKM_SHIFT                                    (0x00000017U)
#define CSL_EMIF_PHYCFG_PLLCR0_RLOCKM_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR0_FRQSEL_MASK                                     (0x0F000000U)
#define CSL_EMIF_PHYCFG_PLLCR0_FRQSEL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_PLLCR0_FRQSEL_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_PLLCR0_RSTOPM_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_PLLCR0_RSTOPM_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_PLLCR0_RSTOPM_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR0_PLLPD_MASK                                      (0x20000000U)
#define CSL_EMIF_PHYCFG_PLLCR0_PLLPD_SHIFT                                     (0x0000001DU)
#define CSL_EMIF_PHYCFG_PLLCR0_PLLPD_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR0_PLLRST_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_PLLCR0_PLLRST_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_PLLCR0_PLLRST_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR0_PLLBYP_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_PLLCR0_PLLBYP_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_PLLCR0_PLLBYP_MAX                                      (0x00000001U)

/* PLLCR1 */

#define CSL_EMIF_PHYCFG_PLLCR1_LOCKDS_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_PLLCR1_LOCKDS_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_PLLCR1_LOCKDS_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR1_LOCKCS_MASK                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_PLLCR1_LOCKCS_SHIFT                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_PLLCR1_LOCKCS_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR1_LOCKPS_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_PLLCR1_LOCKPS_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_PLLCR1_LOCKPS_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR1_BYPVDD_MASK                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_PLLCR1_BYPVDD_SHIFT                                    (0x00000003U)
#define CSL_EMIF_PHYCFG_PLLCR1_BYPVDD_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR1_BYPVREGDIG_MASK                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_PLLCR1_BYPVREGDIG_SHIFT                                (0x00000004U)
#define CSL_EMIF_PHYCFG_PLLCR1_BYPVREGDIG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR1_BYPVREGCP_MASK                                  (0x00000020U)
#define CSL_EMIF_PHYCFG_PLLCR1_BYPVREGCP_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_PLLCR1_BYPVREGCP_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_PLLCR1_RESERVED_15_6_MASK                              (0x0000FFC0U)
#define CSL_EMIF_PHYCFG_PLLCR1_RESERVED_15_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_PLLCR1_RESERVED_15_6_MAX                               (0x000003FFU)

#define CSL_EMIF_PHYCFG_PLLCR1_PLLPROG_MASK                                    (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_PLLCR1_PLLPROG_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_PLLCR1_PLLPROG_MAX                                     (0x0000FFFFU)

/* PLLCR2 */

#define CSL_EMIF_PHYCFG_PLLCR2_PLLCTRL_31_0_MASK                               (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_PLLCR2_PLLCTRL_31_0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_PLLCR2_PLLCTRL_31_0_MAX                                (0xFFFFFFFFU)

/* PLLCR3 */

#define CSL_EMIF_PHYCFG_PLLCR3_PLLCTRL_63_32_MASK                              (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_PLLCR3_PLLCTRL_63_32_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_PLLCR3_PLLCTRL_63_32_MAX                               (0xFFFFFFFFU)

/* PLLCR4 */

#define CSL_EMIF_PHYCFG_PLLCR4_PLLCTRL_95_64_MASK                              (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_PLLCR4_PLLCTRL_95_64_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_PLLCR4_PLLCTRL_95_64_MAX                               (0xFFFFFFFFU)

/* PLLCR5 */

#define CSL_EMIF_PHYCFG_PLLCR5_PLLCTRL_103_96_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_PLLCR5_PLLCTRL_103_96_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_PLLCR5_PLLCTRL_103_96_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_PLLCR5_RESERVED_31_8_MASK                              (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_PLLCR5_RESERVED_31_8_SHIFT                             (0x00000008U)
#define CSL_EMIF_PHYCFG_PLLCR5_RESERVED_31_8_MAX                               (0x00FFFFFFU)

/* DXCCR */

#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_2_0_MASK                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_2_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_2_0_MAX                                 (0x00000007U)

#define CSL_EMIF_PHYCFG_DXCCR_DQS2DQMPER_MASK                                  (0x00000078U)
#define CSL_EMIF_PHYCFG_DXCCR_DQS2DQMPER_SHIFT                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DXCCR_DQS2DQMPER_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_28_7_MASK                               (0x1FFFFF80U)
#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_28_7_SHIFT                              (0x00000007U)
#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_28_7_MAX                                (0x003FFFFFU)

#define CSL_EMIF_PHYCFG_DXCCR_RKLOOP_MASK                                      (0x20000000U)
#define CSL_EMIF_PHYCFG_DXCCR_RKLOOP_SHIFT                                     (0x0000001DU)
#define CSL_EMIF_PHYCFG_DXCCR_RKLOOP_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_31_30_MASK                              (0xC0000000U)
#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_31_30_SHIFT                             (0x0000001EU)
#define CSL_EMIF_PHYCFG_DXCCR_RESERVED_31_30_MAX                               (0x00000003U)

/* DSGCR */

#define CSL_EMIF_PHYCFG_DSGCR_PUREN_MASK                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_DSGCR_PUREN_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DSGCR_PUREN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_MREN_MASK                                        (0x00000002U)
#define CSL_EMIF_PHYCFG_DSGCR_MREN_SHIFT                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_DSGCR_MREN_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_CTLZUEN_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DSGCR_CTLZUEN_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DSGCR_CTLZUEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_MSTRVER_MASK                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DSGCR_MSTRVER_SHIFT                                    (0x00000003U)
#define CSL_EMIF_PHYCFG_DSGCR_MSTRVER_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_4_MASK                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_4_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_4_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_CUAEN_MASK                                       (0x00000020U)
#define CSL_EMIF_PHYCFG_DSGCR_CUAEN_SHIFT                                      (0x00000005U)
#define CSL_EMIF_PHYCFG_DSGCR_CUAEN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_PUAD_MASK                                        (0x00000FC0U)
#define CSL_EMIF_PHYCFG_DSGCR_PUAD_SHIFT                                       (0x00000006U)
#define CSL_EMIF_PHYCFG_DSGCR_PUAD_MAX                                         (0x0000003FU)

#define CSL_EMIF_PHYCFG_DSGCR_DTOODT_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DSGCR_DTOODT_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DSGCR_DTOODT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_13_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_13_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_13_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_DTOPDR_MASK                                      (0x00004000U)
#define CSL_EMIF_PHYCFG_DSGCR_DTOPDR_SHIFT                                     (0x0000000EU)
#define CSL_EMIF_PHYCFG_DSGCR_DTOPDR_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_DTOIOM_MASK                                      (0x00008000U)
#define CSL_EMIF_PHYCFG_DSGCR_DTOIOM_SHIFT                                     (0x0000000FU)
#define CSL_EMIF_PHYCFG_DSGCR_DTOIOM_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_DTOOE_MASK                                       (0x00010000U)
#define CSL_EMIF_PHYCFG_DSGCR_DTOOE_SHIFT                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_DSGCR_DTOOE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_ATOAE_MASK                                       (0x00020000U)
#define CSL_EMIF_PHYCFG_DSGCR_ATOAE_SHIFT                                      (0x00000011U)
#define CSL_EMIF_PHYCFG_DSGCR_ATOAE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_18_MASK                                 (0x00040000U)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_18_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_18_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_SDRMODE_MASK                                     (0x00180000U)
#define CSL_EMIF_PHYCFG_DSGCR_SDRMODE_SHIFT                                    (0x00000013U)
#define CSL_EMIF_PHYCFG_DSGCR_SDRMODE_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DSGCR_RSTOE_MASK                                       (0x00200000U)
#define CSL_EMIF_PHYCFG_DSGCR_RSTOE_SHIFT                                      (0x00000015U)
#define CSL_EMIF_PHYCFG_DSGCR_RSTOE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_22_MASK                                 (0x00400000U)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_22_SHIFT                                (0x00000016U)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_22_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_PHYZUEN_MASK                                     (0x00800000U)
#define CSL_EMIF_PHYCFG_DSGCR_PHYZUEN_SHIFT                                    (0x00000017U)
#define CSL_EMIF_PHYCFG_DSGCR_PHYZUEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_RDBICL_MASK                                      (0x07000000U)
#define CSL_EMIF_PHYCFG_DSGCR_RDBICL_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DSGCR_RDBICL_MAX                                       (0x00000007U)

#define CSL_EMIF_PHYCFG_DSGCR_RDBICLSEL_MASK                                   (0x08000000U)
#define CSL_EMIF_PHYCFG_DSGCR_RDBICLSEL_SHIFT                                  (0x0000001BU)
#define CSL_EMIF_PHYCFG_DSGCR_RDBICLSEL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_31_28_MASK                              (0xF0000000U)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_31_28_SHIFT                             (0x0000001CU)
#define CSL_EMIF_PHYCFG_DSGCR_RESERVED_31_28_MAX                               (0x0000000FU)

/* ODTCR */

#define CSL_EMIF_PHYCFG_ODTCR_RDODT_MASK                                       (0x00000003U)
#define CSL_EMIF_PHYCFG_ODTCR_RDODT_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_ODTCR_RDODT_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_ODTCR_RDODT_RSVD_MASK                                  (0x00000FFCU)
#define CSL_EMIF_PHYCFG_ODTCR_RDODT_RSVD_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_ODTCR_RDODT_RSVD_MAX                                   (0x000003FFU)

#define CSL_EMIF_PHYCFG_ODTCR_RESERVED_15_12_MASK                              (0x0000F000U)
#define CSL_EMIF_PHYCFG_ODTCR_RESERVED_15_12_SHIFT                             (0x0000000CU)
#define CSL_EMIF_PHYCFG_ODTCR_RESERVED_15_12_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_ODTCR_WRODT_MASK                                       (0x00030000U)
#define CSL_EMIF_PHYCFG_ODTCR_WRODT_SHIFT                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_ODTCR_WRODT_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_ODTCR_WRODT_RSVD_MASK                                  (0x0FFC0000U)
#define CSL_EMIF_PHYCFG_ODTCR_WRODT_RSVD_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_ODTCR_WRODT_RSVD_MAX                                   (0x000003FFU)

#define CSL_EMIF_PHYCFG_ODTCR_RESERVED_31_28_MASK                              (0xF0000000U)
#define CSL_EMIF_PHYCFG_ODTCR_RESERVED_31_28_SHIFT                             (0x0000001CU)
#define CSL_EMIF_PHYCFG_ODTCR_RESERVED_31_28_MAX                               (0x0000000FU)

/* AACR */

#define CSL_EMIF_PHYCFG_AACR_AATR_MASK                                         (0x3FFFFFFFU)
#define CSL_EMIF_PHYCFG_AACR_AATR_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_AACR_AATR_MAX                                          (0x3FFFFFFFU)

#define CSL_EMIF_PHYCFG_AACR_AAENC_MASK                                        (0x40000000U)
#define CSL_EMIF_PHYCFG_AACR_AAENC_SHIFT                                       (0x0000001EU)
#define CSL_EMIF_PHYCFG_AACR_AAENC_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_AACR_AAOENC_MASK                                       (0x80000000U)
#define CSL_EMIF_PHYCFG_AACR_AAOENC_SHIFT                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_AACR_AAOENC_MAX                                        (0x00000001U)

/* GPR0 */

#define CSL_EMIF_PHYCFG_GPR0_GPR0_MASK                                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_GPR0_GPR0_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_GPR0_GPR0_MAX                                          (0xFFFFFFFFU)

/* GPR1 */

#define CSL_EMIF_PHYCFG_GPR1_GPR1_MASK                                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_GPR1_GPR1_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_GPR1_GPR1_MAX                                          (0xFFFFFFFFU)

/* DCR */

#define CSL_EMIF_PHYCFG_DCR_DDRMD_MASK                                         (0x00000007U)
#define CSL_EMIF_PHYCFG_DCR_DDRMD_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DCR_DDRMD_MAX                                          (0x00000007U)

#define CSL_EMIF_PHYCFG_DCR_DDR8BNK_MASK                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DCR_DDR8BNK_SHIFT                                      (0x00000003U)
#define CSL_EMIF_PHYCFG_DCR_DDR8BNK_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DCR_PDQ_MASK                                           (0x00000070U)
#define CSL_EMIF_PHYCFG_DCR_PDQ_SHIFT                                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DCR_PDQ_MAX                                            (0x00000007U)

#define CSL_EMIF_PHYCFG_DCR_MPRDQ_MASK                                         (0x00000080U)
#define CSL_EMIF_PHYCFG_DCR_MPRDQ_SHIFT                                        (0x00000007U)
#define CSL_EMIF_PHYCFG_DCR_MPRDQ_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_DCR_DDRTYPE_MASK                                       (0x00000300U)
#define CSL_EMIF_PHYCFG_DCR_DDRTYPE_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DCR_DDRTYPE_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DCR_BYTEMASK_MASK                                      (0x0003FC00U)
#define CSL_EMIF_PHYCFG_DCR_BYTEMASK_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DCR_BYTEMASK_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DCR_RESERVED_26_18_MASK                                (0x07FC0000U)
#define CSL_EMIF_PHYCFG_DCR_RESERVED_26_18_SHIFT                               (0x00000012U)
#define CSL_EMIF_PHYCFG_DCR_RESERVED_26_18_MAX                                 (0x000001FFU)

#define CSL_EMIF_PHYCFG_DCR_NOSRA_MASK                                         (0x08000000U)
#define CSL_EMIF_PHYCFG_DCR_NOSRA_SHIFT                                        (0x0000001BU)
#define CSL_EMIF_PHYCFG_DCR_NOSRA_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_DCR_DDR2T_MASK                                         (0x10000000U)
#define CSL_EMIF_PHYCFG_DCR_DDR2T_SHIFT                                        (0x0000001CU)
#define CSL_EMIF_PHYCFG_DCR_DDR2T_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_DCR_UDIMM_MASK                                         (0x20000000U)
#define CSL_EMIF_PHYCFG_DCR_UDIMM_SHIFT                                        (0x0000001DU)
#define CSL_EMIF_PHYCFG_DCR_UDIMM_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_DCR_UBG_MASK                                           (0x40000000U)
#define CSL_EMIF_PHYCFG_DCR_UBG_SHIFT                                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DCR_UBG_MAX                                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DCR_GEARDN_MASK                                        (0x80000000U)
#define CSL_EMIF_PHYCFG_DCR_GEARDN_SHIFT                                       (0x0000001FU)
#define CSL_EMIF_PHYCFG_DCR_GEARDN_MAX                                         (0x00000001U)

/* DTPR0 */

#define CSL_EMIF_PHYCFG_DTPR0_TRTP_MASK                                        (0x0000001FU)
#define CSL_EMIF_PHYCFG_DTPR0_TRTP_SHIFT                                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DTPR0_TRTP_MAX                                         (0x0000001FU)

#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_7_5_MASK                                (0x000000E0U)
#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_7_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_7_5_MAX                                 (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR0_TRP_MASK                                         (0x00007F00U)
#define CSL_EMIF_PHYCFG_DTPR0_TRP_SHIFT                                        (0x00000008U)
#define CSL_EMIF_PHYCFG_DTPR0_TRP_MAX                                          (0x0000007FU)

#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_15_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_15_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_15_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DTPR0_TRAS_MASK                                        (0x007F0000U)
#define CSL_EMIF_PHYCFG_DTPR0_TRAS_SHIFT                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_DTPR0_TRAS_MAX                                         (0x0000007FU)

#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_23_MASK                                 (0x00800000U)
#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_23_SHIFT                                (0x00000017U)
#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_23_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DTPR0_TRRD_MASK                                        (0x1F000000U)
#define CSL_EMIF_PHYCFG_DTPR0_TRRD_SHIFT                                       (0x00000018U)
#define CSL_EMIF_PHYCFG_DTPR0_TRRD_MAX                                         (0x0000001FU)

#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_31_29_MASK                              (0xE0000000U)
#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_31_29_SHIFT                             (0x0000001DU)
#define CSL_EMIF_PHYCFG_DTPR0_RESERVED_31_29_MAX                               (0x00000007U)

/* DTPR1 */

#define CSL_EMIF_PHYCFG_DTPR1_TMRD_MASK                                        (0x0000001FU)
#define CSL_EMIF_PHYCFG_DTPR1_TMRD_SHIFT                                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DTPR1_TMRD_MAX                                         (0x0000001FU)

#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_7_5_MASK                                (0x000000E0U)
#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_7_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_7_5_MAX                                 (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR1_TMOD_MASK                                        (0x00000700U)
#define CSL_EMIF_PHYCFG_DTPR1_TMOD_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DTPR1_TMOD_MAX                                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_15_11_MASK                              (0x0000F800U)
#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_15_11_SHIFT                             (0x0000000BU)
#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_15_11_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DTPR1_TFAW_MASK                                        (0x007F0000U)
#define CSL_EMIF_PHYCFG_DTPR1_TFAW_SHIFT                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_DTPR1_TFAW_MAX                                         (0x0000007FU)

#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_23_MASK                                 (0x00800000U)
#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_23_SHIFT                                (0x00000017U)
#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_23_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DTPR1_TWLMRD_MASK                                      (0x7F000000U)
#define CSL_EMIF_PHYCFG_DTPR1_TWLMRD_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DTPR1_TWLMRD_MAX                                       (0x0000007FU)

#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_31_MASK                                 (0x80000000U)
#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_31_SHIFT                                (0x0000001FU)
#define CSL_EMIF_PHYCFG_DTPR1_RESERVED_31_MAX                                  (0x00000001U)

/* DTPR2 */

#define CSL_EMIF_PHYCFG_DTPR2_TXS_MASK                                         (0x000003FFU)
#define CSL_EMIF_PHYCFG_DTPR2_TXS_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DTPR2_TXS_MAX                                          (0x000003FFU)

#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_12_10_MASK                              (0x00001C00U)
#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_12_10_SHIFT                             (0x0000000AU)
#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_12_10_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR2_TVRCG_MASK                                       (0x0000E000U)
#define CSL_EMIF_PHYCFG_DTPR2_TVRCG_SHIFT                                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DTPR2_TVRCG_MAX                                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR2_TCKE_MASK                                        (0x000F0000U)
#define CSL_EMIF_PHYCFG_DTPR2_TCKE_SHIFT                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_DTPR2_TCKE_MAX                                         (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTPR2_TCMDCKE_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DTPR2_TCMDCKE_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DTPR2_TCMDCKE_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTPR2_TRTODT_MASK                                      (0x01000000U)
#define CSL_EMIF_PHYCFG_DTPR2_TRTODT_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DTPR2_TRTODT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_27_25_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_27_25_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_27_25_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR2_TRTW_MASK                                        (0x10000000U)
#define CSL_EMIF_PHYCFG_DTPR2_TRTW_SHIFT                                       (0x0000001CU)
#define CSL_EMIF_PHYCFG_DTPR2_TRTW_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_31_29_MASK                              (0xE0000000U)
#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_31_29_SHIFT                             (0x0000001DU)
#define CSL_EMIF_PHYCFG_DTPR2_RESERVED_31_29_MAX                               (0x00000007U)

/* DTPR3 */

#define CSL_EMIF_PHYCFG_DTPR3_TDQSCK_MASK                                      (0x00000007U)
#define CSL_EMIF_PHYCFG_DTPR3_TDQSCK_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DTPR3_TDQSCK_MAX                                       (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR3_RESERVED_7_3_MASK                                (0x000000F8U)
#define CSL_EMIF_PHYCFG_DTPR3_RESERVED_7_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DTPR3_RESERVED_7_3_MAX                                 (0x0000001FU)

#define CSL_EMIF_PHYCFG_DTPR3_TDQSCKMAX_MASK                                   (0x00000F00U)
#define CSL_EMIF_PHYCFG_DTPR3_TDQSCKMAX_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DTPR3_TDQSCKMAX_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTPR3_RESERVED_15_12_MASK                              (0x0000F000U)
#define CSL_EMIF_PHYCFG_DTPR3_RESERVED_15_12_SHIFT                             (0x0000000CU)
#define CSL_EMIF_PHYCFG_DTPR3_RESERVED_15_12_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTPR3_TDLLK_MASK                                       (0x03FF0000U)
#define CSL_EMIF_PHYCFG_DTPR3_TDLLK_SHIFT                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_DTPR3_TDLLK_MAX                                        (0x000003FFU)

#define CSL_EMIF_PHYCFG_DTPR3_TCCD_MASK                                        (0x1C000000U)
#define CSL_EMIF_PHYCFG_DTPR3_TCCD_SHIFT                                       (0x0000001AU)
#define CSL_EMIF_PHYCFG_DTPR3_TCCD_MAX                                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR3_TOFDX_MASK                                       (0xE0000000U)
#define CSL_EMIF_PHYCFG_DTPR3_TOFDX_SHIFT                                      (0x0000001DU)
#define CSL_EMIF_PHYCFG_DTPR3_TOFDX_MAX                                        (0x00000007U)

/* DTPR4 */

#define CSL_EMIF_PHYCFG_DTPR4_TXP_MASK                                         (0x0000001FU)
#define CSL_EMIF_PHYCFG_DTPR4_TXP_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DTPR4_TXP_MAX                                          (0x0000001FU)

#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_7_5_MASK                                (0x000000E0U)
#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_7_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_7_5_MAX                                 (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR4_TWLO_MASK                                        (0x00003F00U)
#define CSL_EMIF_PHYCFG_DTPR4_TWLO_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DTPR4_TWLO_MAX                                         (0x0000003FU)

#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_15_14_MASK                              (0x0000C000U)
#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_15_14_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_15_14_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DTPR4_TRFC_MASK                                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_DTPR4_TRFC_SHIFT                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_DTPR4_TRFC_MAX                                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_27_26_MASK                              (0x0C000000U)
#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_27_26_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_27_26_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DTPR4_TAOND_TAOFD_MASK                                 (0x30000000U)
#define CSL_EMIF_PHYCFG_DTPR4_TAOND_TAOFD_SHIFT                                (0x0000001CU)
#define CSL_EMIF_PHYCFG_DTPR4_TAOND_TAOFD_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_31_30_MASK                              (0xC0000000U)
#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_31_30_SHIFT                             (0x0000001EU)
#define CSL_EMIF_PHYCFG_DTPR4_RESERVED_31_30_MAX                               (0x00000003U)

/* DTPR5 */

#define CSL_EMIF_PHYCFG_DTPR5_TWTR_MASK                                        (0x0000001FU)
#define CSL_EMIF_PHYCFG_DTPR5_TWTR_SHIFT                                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DTPR5_TWTR_MAX                                         (0x0000001FU)

#define CSL_EMIF_PHYCFG_DTPR5_RESERVED_7_5_MASK                                (0x000000E0U)
#define CSL_EMIF_PHYCFG_DTPR5_RESERVED_7_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DTPR5_RESERVED_7_5_MAX                                 (0x00000007U)

#define CSL_EMIF_PHYCFG_DTPR5_TRCD_MASK                                        (0x00007F00U)
#define CSL_EMIF_PHYCFG_DTPR5_TRCD_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DTPR5_TRCD_MAX                                         (0x0000007FU)

#define CSL_EMIF_PHYCFG_DTPR5_RESERVED_15_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DTPR5_RESERVED_15_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DTPR5_RESERVED_15_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DTPR5_TRC_MASK                                         (0x00FF0000U)
#define CSL_EMIF_PHYCFG_DTPR5_TRC_SHIFT                                        (0x00000010U)
#define CSL_EMIF_PHYCFG_DTPR5_TRC_MAX                                          (0x000000FFU)

#define CSL_EMIF_PHYCFG_DTPR5_TODTUP_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DTPR5_TODTUP_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DTPR5_TODTUP_MAX                                       (0x000000FFU)

/* DTPR6 */

#define CSL_EMIF_PHYCFG_DTPR6_PUBRL_MASK                                       (0x0000003FU)
#define CSL_EMIF_PHYCFG_DTPR6_PUBRL_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DTPR6_PUBRL_MAX                                        (0x0000003FU)

#define CSL_EMIF_PHYCFG_DTPR6_RESERVED_7_6_MASK                                (0x000000C0U)
#define CSL_EMIF_PHYCFG_DTPR6_RESERVED_7_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DTPR6_RESERVED_7_6_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DTPR6_PUBWL_MASK                                       (0x00003F00U)
#define CSL_EMIF_PHYCFG_DTPR6_PUBWL_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DTPR6_PUBWL_MAX                                        (0x0000003FU)

#define CSL_EMIF_PHYCFG_DTPR6_RESERVED_29_14_MASK                              (0x3FFFC000U)
#define CSL_EMIF_PHYCFG_DTPR6_RESERVED_29_14_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DTPR6_RESERVED_29_14_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DTPR6_PUBRLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DTPR6_PUBRLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DTPR6_PUBRLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DTPR6_PUBWLEN_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DTPR6_PUBWLEN_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DTPR6_PUBWLEN_MAX                                      (0x00000001U)

/* RDIMMGCR0 */

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RDIMM_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RDIMM_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RDIMM_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERRNOREG_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERRNOREG_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERRNOREG_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_SOPERR_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_SOPERR_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_SOPERR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_3_MASK                              (0x00000008U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_3_SHIFT                             (0x00000003U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_3_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RNKMRREN_MASK                                (0x00000030U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RNKMRREN_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RNKMRREN_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RNKMRREN_RSVD_MASK                           (0x000000C0U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RNKMRREN_RSVD_SHIFT                          (0x00000006U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RNKMRREN_RSVD_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_16_8_MASK                           (0x0001FF00U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_16_8_SHIFT                          (0x00000008U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_16_8_MAX                            (0x000001FFU)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_PARINIOM_MASK                                (0x00020000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_PARINIOM_SHIFT                               (0x00000011U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_PARINIOM_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_LRDIMM_MASK                                  (0x00040000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_LRDIMM_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_LRDIMM_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTODT_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTODT_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTODT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_20_MASK                             (0x00100000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_20_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_20_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTPDR_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTPDR_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTPDR_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTIOM_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTIOM_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTOE_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTOE_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_ERROUTOE_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_26_24_MASK                          (0x07000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_26_24_SHIFT                         (0x00000018U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_26_24_MAX                           (0x00000007U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RDIMMIOM_MASK                                (0x08000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RDIMMIOM_SHIFT                               (0x0000001BU)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RDIMMIOM_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_29_28_MASK                          (0x30000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_29_28_SHIFT                         (0x0000001CU)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_29_28_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_QCSEN_MASK                                   (0x40000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_QCSEN_SHIFT                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_QCSEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_31_MASK                             (0x80000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_31_SHIFT                            (0x0000001FU)
#define CSL_EMIF_PHYCFG_RDIMMGCR0_RESERVED_31_MAX                              (0x00000001U)

/* RDIMMGCR1 */

#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCSTAB_MASK                                 (0x00003FFFU)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCSTAB_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCSTAB_MAX                                  (0x00003FFFU)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_15_14_MASK                          (0x0000C000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_15_14_SHIFT                         (0x0000000EU)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_15_14_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_MASK                                  (0x00070000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_19_MASK                             (0x00080000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_19_SHIFT                            (0x00000013U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_19_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_L_MASK                                (0x00700000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_L_SHIFT                               (0x00000014U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_L_MAX                                 (0x00000007U)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_23_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_23_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_23_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_L2_MASK                               (0x07000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_L2_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_TBCMRD_L2_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_27_MASK                             (0x08000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_27_SHIFT                            (0x0000001BU)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_27_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_A17BID_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_A17BID_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_A17BID_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_31_29_MASK                          (0xE0000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_31_29_SHIFT                         (0x0000001DU)
#define CSL_EMIF_PHYCFG_RDIMMGCR1_RESERVED_31_29_MAX                           (0x00000007U)

/* RDIMMGCR2 */

#define CSL_EMIF_PHYCFG_RDIMMGCR2_CRINIT_MASK                                  (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_RDIMMGCR2_CRINIT_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_RDIMMGCR2_CRINIT_MAX                                   (0xFFFFFFFFU)

/* RDIMMCR0 */

#define CSL_EMIF_PHYCFG_RDIMMCR0_RC0_MASK                                      (0x0000000FU)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC0_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC0_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR0_RC1_MASK                                      (0x000000F0U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC1_SHIFT                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC1_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR0_RC2_MASK                                      (0x00000F00U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC2_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC2_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR0_RC3_MASK                                      (0x0000F000U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC3_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC3_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR0_RC4_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC4_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC4_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR0_RC5_MASK                                      (0x00F00000U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC5_SHIFT                                     (0x00000014U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC5_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR0_RC6_MASK                                      (0x0F000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC6_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC6_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR0_RC7_MASK                                      (0xF0000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC7_SHIFT                                     (0x0000001CU)
#define CSL_EMIF_PHYCFG_RDIMMCR0_RC7_MAX                                       (0x0000000FU)

/* RDIMMCR1 */

#define CSL_EMIF_PHYCFG_RDIMMCR1_RC8_MASK                                      (0x0000000FU)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC8_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC8_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR1_RC9_MASK                                      (0x000000F0U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC9_SHIFT                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC9_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR1_RC10_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC10_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC10_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR1_RC11_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC11_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC11_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR1_RC12_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC12_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC12_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR1_RC13_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC13_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC13_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR1_RC14_MASK                                     (0x0F000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC14_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC14_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_RDIMMCR1_RC15_MASK                                     (0xF0000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC15_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_RDIMMCR1_RC15_MAX                                      (0x0000000FU)

/* RDIMMCR2 */

#define CSL_EMIF_PHYCFG_RDIMMCR2_RC1X_MASK                                     (0x000000FFU)
#define CSL_EMIF_PHYCFG_RDIMMCR2_RC1X_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR2_RC1X_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR2_RC2X_MASK                                     (0x0000FF00U)
#define CSL_EMIF_PHYCFG_RDIMMCR2_RC2X_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_RDIMMCR2_RC2X_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR2_RC3X_MASK                                     (0x00FF0000U)
#define CSL_EMIF_PHYCFG_RDIMMCR2_RC3X_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_RDIMMCR2_RC3X_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR2_RC4X_MASK                                     (0xFF000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR2_RC4X_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_RDIMMCR2_RC4X_MAX                                      (0x000000FFU)

/* RDIMMCR3 */

#define CSL_EMIF_PHYCFG_RDIMMCR3_RC5X_MASK                                     (0x000000FFU)
#define CSL_EMIF_PHYCFG_RDIMMCR3_RC5X_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR3_RC5X_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR3_RC6X_MASK                                     (0x0000FF00U)
#define CSL_EMIF_PHYCFG_RDIMMCR3_RC6X_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_RDIMMCR3_RC6X_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR3_RC7X_MASK                                     (0x00FF0000U)
#define CSL_EMIF_PHYCFG_RDIMMCR3_RC7X_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_RDIMMCR3_RC7X_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR3_RC8X_MASK                                     (0xFF000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR3_RC8X_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_RDIMMCR3_RC8X_MAX                                      (0x000000FFU)

/* RDIMMCR4 */

#define CSL_EMIF_PHYCFG_RDIMMCR4_RC9X_MASK                                     (0x000000FFU)
#define CSL_EMIF_PHYCFG_RDIMMCR4_RC9X_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR4_RC9X_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR4_RCAX_MASK                                     (0x0000FF00U)
#define CSL_EMIF_PHYCFG_RDIMMCR4_RCAX_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_RDIMMCR4_RCAX_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR4_RCBX_MASK                                     (0x00FF0000U)
#define CSL_EMIF_PHYCFG_RDIMMCR4_RCBX_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_RDIMMCR4_RCBX_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_RDIMMCR4_RCXX_MASK                                     (0xFF000000U)
#define CSL_EMIF_PHYCFG_RDIMMCR4_RCXX_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_RDIMMCR4_RCXX_MAX                                      (0x000000FFU)

/* SCHCR0 */

#define CSL_EMIF_PHYCFG_SCHCR0_SCHTRIG_MASK                                    (0x0000000FU)
#define CSL_EMIF_PHYCFG_SCHCR0_SCHTRIG_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_SCHCR0_SCHTRIG_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_SCHCR0_CMD_MASK                                        (0x000000F0U)
#define CSL_EMIF_PHYCFG_SCHCR0_CMD_SHIFT                                       (0x00000004U)
#define CSL_EMIF_PHYCFG_SCHCR0_CMD_MAX                                         (0x0000000FU)

#define CSL_EMIF_PHYCFG_SCHCR0_SP_CMD_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_SCHCR0_SP_CMD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_SCHCR0_SP_CMD_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_SCHCR0_RESERVED_15_12_MASK                             (0x0000F000U)
#define CSL_EMIF_PHYCFG_SCHCR0_RESERVED_15_12_SHIFT                            (0x0000000CU)
#define CSL_EMIF_PHYCFG_SCHCR0_RESERVED_15_12_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_SCHCR0_SCHDQV_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_SCHCR0_SCHDQV_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_SCHCR0_SCHDQV_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_SCHCR0_RESERVED_31_25_MASK                             (0xFE000000U)
#define CSL_EMIF_PHYCFG_SCHCR0_RESERVED_31_25_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_SCHCR0_RESERVED_31_25_MAX                              (0x0000007FU)

/* SCHCR1 */

#define CSL_EMIF_PHYCFG_SCHCR1_RESERVED_1_0_MASK                               (0x00000003U)
#define CSL_EMIF_PHYCFG_SCHCR1_RESERVED_1_0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_SCHCR1_RESERVED_1_0_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_SCHCR1_ALLRANK_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_SCHCR1_ALLRANK_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_SCHCR1_ALLRANK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_SCHCR1_RESERVED_3_MASK                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_SCHCR1_RESERVED_3_SHIFT                                (0x00000003U)
#define CSL_EMIF_PHYCFG_SCHCR1_RESERVED_3_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_SCHCR1_SCBK_MASK                                       (0x00000030U)
#define CSL_EMIF_PHYCFG_SCHCR1_SCBK_SHIFT                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_SCHCR1_SCBK_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_SCHCR1_SCBG_MASK                                       (0x000000C0U)
#define CSL_EMIF_PHYCFG_SCHCR1_SCBG_SHIFT                                      (0x00000006U)
#define CSL_EMIF_PHYCFG_SCHCR1_SCBG_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_SCHCR1_SCADDR_MASK                                     (0x0FFFFF00U)
#define CSL_EMIF_PHYCFG_SCHCR1_SCADDR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_SCHCR1_SCADDR_MAX                                      (0x000FFFFFU)

#define CSL_EMIF_PHYCFG_SCHCR1_SCRNK_MASK                                      (0xF0000000U)
#define CSL_EMIF_PHYCFG_SCHCR1_SCRNK_SHIFT                                     (0x0000001CU)
#define CSL_EMIF_PHYCFG_SCHCR1_SCRNK_MAX                                       (0x0000000FU)

/* MR0 */

#define CSL_EMIF_PHYCFG_MR0_RSVD_2_0_MASK                                      (0x00000007U)
#define CSL_EMIF_PHYCFG_MR0_RSVD_2_0_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_MR0_RSVD_2_0_MAX                                       (0x00000007U)

#define CSL_EMIF_PHYCFG_MR0_RZQI_MASK                                          (0x00000018U)
#define CSL_EMIF_PHYCFG_MR0_RZQI_SHIFT                                         (0x00000003U)
#define CSL_EMIF_PHYCFG_MR0_RZQI_MAX                                           (0x00000003U)

#define CSL_EMIF_PHYCFG_MR0_RSVD_6_5_MASK                                      (0x00000060U)
#define CSL_EMIF_PHYCFG_MR0_RSVD_6_5_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_MR0_RSVD_6_5_MAX                                       (0x00000003U)

#define CSL_EMIF_PHYCFG_MR0_CATR_MASK                                          (0x00000080U)
#define CSL_EMIF_PHYCFG_MR0_CATR_SHIFT                                         (0x00000007U)
#define CSL_EMIF_PHYCFG_MR0_CATR_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_RSVD_15_8_MASK                                     (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR0_RSVD_15_8_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_MR0_RSVD_15_8_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR0_RESERVED_31_16_MASK                                (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR0_RESERVED_31_16_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_MR0_RESERVED_31_16_MAX                                 (0x0000FFFFU)

/* MR0_DDR3 */

#define CSL_EMIF_PHYCFG_MR0_DDR3_BL_MASK                                       (0x00000003U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_BL_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_BL_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_CL_2_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_CL_2_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_CL_2_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_BT_MASK                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_BT_SHIFT                                      (0x00000003U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_BT_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_CL_6_4_MASK                                   (0x00000070U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_CL_6_4_SHIFT                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_CL_6_4_MAX                                    (0x00000007U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_TM_MASK                                       (0x00000080U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_TM_SHIFT                                      (0x00000007U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_TM_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_DR_MASK                                       (0x00000100U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_DR_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_DR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_WR_MASK                                       (0x00000E00U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_WR_SHIFT                                      (0x00000009U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_WR_MAX                                        (0x00000007U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_PD_MASK                                       (0x00001000U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_PD_SHIFT                                      (0x0000000CU)
#define CSL_EMIF_PHYCFG_MR0_DDR3_PD_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_RSVD_MASK                                     (0x0000E000U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_RSVD_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR0_DDR3_RSVD_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_MR0_DDR3_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR0_DDR3_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR0_DDR4 */

#define CSL_EMIF_PHYCFG_MR0_DDR4_BL_MASK                                       (0x00000003U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_BL_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_BL_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_2_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_2_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_2_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_BT_MASK                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_BT_SHIFT                                      (0x00000003U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_BT_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_6_4_MASK                                   (0x00000070U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_6_4_SHIFT                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_6_4_MAX                                    (0x00000007U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_TM_MASK                                       (0x00000080U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_TM_SHIFT                                      (0x00000007U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_TM_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_DR_MASK                                       (0x00000100U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_DR_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_DR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_WR_11_9_MASK                                  (0x00000E00U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_WR_11_9_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_WR_11_9_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_12_MASK                                    (0x00001000U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_12_SHIFT                                   (0x0000000CU)
#define CSL_EMIF_PHYCFG_MR0_DDR4_CL_12_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_WR_13_MASK                                    (0x00002000U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_WR_13_SHIFT                                   (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR0_DDR4_WR_13_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_RSVD_MASK                                     (0x0000C000U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_RSVD_SHIFT                                    (0x0000000EU)
#define CSL_EMIF_PHYCFG_MR0_DDR4_RSVD_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_MR0_DDR4_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR0_DDR4_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR0_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR0_LPDDR2_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR0_LPDDR2_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR0_LPDDR2_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR0_LPDDR2_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR0_LPDDR2_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR0_LPDDR2_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR0_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR0_LPDDR3_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR0_LPDDR3_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR0_LPDDR3_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR0_LPDDR3_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR0_LPDDR3_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR0_LPDDR3_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR1 */

#define CSL_EMIF_PHYCFG_MR1_BL_MASK                                            (0x00000003U)
#define CSL_EMIF_PHYCFG_MR1_BL_SHIFT                                           (0x00000000U)
#define CSL_EMIF_PHYCFG_MR1_BL_MAX                                             (0x00000003U)

#define CSL_EMIF_PHYCFG_MR1_WRPRE_MASK                                         (0x00000004U)
#define CSL_EMIF_PHYCFG_MR1_WRPRE_SHIFT                                        (0x00000002U)
#define CSL_EMIF_PHYCFG_MR1_WRPRE_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_RDPRE_MASK                                         (0x00000008U)
#define CSL_EMIF_PHYCFG_MR1_RDPRE_SHIFT                                        (0x00000003U)
#define CSL_EMIF_PHYCFG_MR1_RDPRE_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_NWR_MASK                                           (0x00000070U)
#define CSL_EMIF_PHYCFG_MR1_NWR_SHIFT                                          (0x00000004U)
#define CSL_EMIF_PHYCFG_MR1_NWR_MAX                                            (0x00000007U)

#define CSL_EMIF_PHYCFG_MR1_RDPST_MASK                                         (0x00000080U)
#define CSL_EMIF_PHYCFG_MR1_RDPST_SHIFT                                        (0x00000007U)
#define CSL_EMIF_PHYCFG_MR1_RDPST_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_RSVD_MASK                                          (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR1_RSVD_SHIFT                                         (0x00000008U)
#define CSL_EMIF_PHYCFG_MR1_RSVD_MAX                                           (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR1_RESERVED_31_16_MASK                                (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR1_RESERVED_31_16_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_MR1_RESERVED_31_16_MAX                                 (0x0000FFFFU)

/* MR1_DDR3 */

#define CSL_EMIF_PHYCFG_MR1_DDR3_DE_MASK                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_DE_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_DE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_DIC_1_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_DIC_1_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_DIC_1_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_2_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_2_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_2_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_AL_MASK                                       (0x00000018U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_AL_SHIFT                                      (0x00000003U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_AL_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_DIC_5_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_DIC_5_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_DIC_5_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_6_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_6_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_6_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_LEVEL_MASK                                    (0x00000080U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_LEVEL_SHIFT                                   (0x00000007U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_LEVEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_8_MASK                                   (0x00000100U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_8_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_8_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_9_MASK                                    (0x00000200U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_9_SHIFT                                   (0x00000009U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RTT_9_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_10_MASK                                  (0x00000400U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_10_SHIFT                                 (0x0000000AU)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_10_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_TDQS_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_TDQS_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_MR1_DDR3_TDQS_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_QOFF_MASK                                     (0x00001000U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_QOFF_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_MR1_DDR3_QOFF_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_15_13_MASK                               (0x0000E000U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_15_13_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RSVD_15_13_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_MR1_DDR3_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR1_DDR3_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR1_DDR4 */

#define CSL_EMIF_PHYCFG_MR1_DDR4_DE_MASK                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_DE_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_DE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_DIC_MASK                                      (0x00000006U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_DIC_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_DIC_MAX                                       (0x00000003U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_AL_MASK                                       (0x00000018U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_AL_SHIFT                                      (0x00000003U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_AL_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_RSVD_6_5_MASK                                 (0x00000060U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_RSVD_6_5_SHIFT                                (0x00000005U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_RSVD_6_5_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_LEVEL_MASK                                    (0x00000080U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_LEVEL_SHIFT                                   (0x00000007U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_LEVEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_RTT_MASK                                      (0x00000700U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_RTT_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_RTT_MAX                                       (0x00000007U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_TDQS_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_TDQS_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_MR1_DDR4_TDQS_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_QOFF_MASK                                     (0x00001000U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_QOFF_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_MR1_DDR4_QOFF_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_RSVD_15_13_MASK                               (0x0000E000U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_RSVD_15_13_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR1_DDR4_RSVD_15_13_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_MR1_DDR4_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR1_DDR4_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR1_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR1_LPDDR2_BL_MASK                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_BL_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_BL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_MR1_LPDDR2_BT_MASK                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_BT_SHIFT                                    (0x00000003U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_BT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_LPDDR2_WC_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_WC_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_WC_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_LPDDR2_NWR_MASK                                    (0x000000E0U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_NWR_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_NWR_MAX                                     (0x00000007U)

#define CSL_EMIF_PHYCFG_MR1_LPDDR2_RSVD_MASK                                   (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_RSVD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_RSVD_MAX                                    (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR1_LPDDR2_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR2_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR1_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR1_LPDDR3_BL_MASK                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_BL_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_BL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_MR1_LPDDR3_BT_MASK                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_BT_SHIFT                                    (0x00000003U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_BT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_LPDDR3_WC_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_WC_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_WC_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR1_LPDDR3_NWR_MASK                                    (0x000000E0U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_NWR_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_NWR_MAX                                     (0x00000007U)

#define CSL_EMIF_PHYCFG_MR1_LPDDR3_RSVD_MASK                                   (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_RSVD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_RSVD_MAX                                    (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR1_LPDDR3_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR1_LPDDR3_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR2 */

#define CSL_EMIF_PHYCFG_MR2_RL_MASK                                            (0x00000007U)
#define CSL_EMIF_PHYCFG_MR2_RL_SHIFT                                           (0x00000000U)
#define CSL_EMIF_PHYCFG_MR2_RL_MAX                                             (0x00000007U)

#define CSL_EMIF_PHYCFG_MR2_WL_MASK                                            (0x00000038U)
#define CSL_EMIF_PHYCFG_MR2_WL_SHIFT                                           (0x00000003U)
#define CSL_EMIF_PHYCFG_MR2_WL_MAX                                             (0x00000007U)

#define CSL_EMIF_PHYCFG_MR2_WLS_MASK                                           (0x00000040U)
#define CSL_EMIF_PHYCFG_MR2_WLS_SHIFT                                          (0x00000006U)
#define CSL_EMIF_PHYCFG_MR2_WLS_MAX                                            (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_WRL_MASK                                           (0x00000080U)
#define CSL_EMIF_PHYCFG_MR2_WRL_SHIFT                                          (0x00000007U)
#define CSL_EMIF_PHYCFG_MR2_WRL_MAX                                            (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_RSVD_MASK                                          (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR2_RSVD_SHIFT                                         (0x00000008U)
#define CSL_EMIF_PHYCFG_MR2_RSVD_MAX                                           (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR2_RESERVED_31_16_MASK                                (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR2_RESERVED_31_16_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_MR2_RESERVED_31_16_MAX                                 (0x0000FFFFU)

/* MR2_DDR3 */

#define CSL_EMIF_PHYCFG_MR2_DDR3_PASR_MASK                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_PASR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_PASR_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_MR2_DDR3_CWL_MASK                                      (0x00000038U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_CWL_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_CWL_MAX                                       (0x00000007U)

#define CSL_EMIF_PHYCFG_MR2_DDR3_ASR_MASK                                      (0x00000040U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_ASR_SHIFT                                     (0x00000006U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_ASR_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_DDR3_SRT_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_SRT_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_SRT_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_DDR3_RSVD_8_MASK                                   (0x00000100U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_RSVD_8_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_RSVD_8_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_DDR3_RTTWR_MASK                                    (0x00000600U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_RTTWR_SHIFT                                   (0x00000009U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_RTTWR_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_MR2_DDR3_RSVD_15_13_MASK                               (0x0000F800U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_RSVD_15_13_SHIFT                              (0x0000000BU)
#define CSL_EMIF_PHYCFG_MR2_DDR3_RSVD_15_13_MAX                                (0x0000001FU)

#define CSL_EMIF_PHYCFG_MR2_DDR3_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR2_DDR3_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR2_DDR4 */

#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BAN_MASK                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BAN_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BAN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BGN_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BGN_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BGN_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_CWL_MASK                                      (0x00000038U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_CWL_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_CWL_MAX                                       (0x00000007U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_LPASR_MASK                                    (0x000000C0U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_LPASR_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_LPASR_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BGN_8_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BGN_8_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_BGN_8_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_RTTWR_MASK                                    (0x00000E00U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_RTTWR_SHIFT                                   (0x00000009U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_RTTWR_MAX                                     (0x00000007U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_WRCRC_MASK                                    (0x00001000U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_WRCRC_SHIFT                                   (0x0000000CU)
#define CSL_EMIF_PHYCFG_MR2_DDR4_WRCRC_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_MASK                                      (0x00002000U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_SHIFT                                     (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR2_DDR4_TRR_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_RSVD_15_14_MASK                               (0x0000C000U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_RSVD_15_14_SHIFT                              (0x0000000EU)
#define CSL_EMIF_PHYCFG_MR2_DDR4_RSVD_15_14_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_MR2_DDR4_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR2_DDR4_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR2_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RL_WL_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RL_WL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RL_WL_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RSVD_MASK                                   (0x000000F0U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RSVD_SHIFT                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RSVD_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RSVD1_MASK                                  (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RSVD1_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RSVD1_MAX                                   (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR2_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR2_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RL_WL_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RL_WL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RL_WL_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WRE_MASK                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WRE_SHIFT                                   (0x00000004U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WRE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RSVD_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RSVD_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RSVD_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WLSEL_MASK                                  (0x00000040U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WLSEL_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WLSEL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WRL_MASK                                    (0x00000080U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WRL_SHIFT                                   (0x00000007U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_WRL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RSVD1_MASK                                  (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RSVD1_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RSVD1_MAX                                   (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR2_LPDDR3_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR3 */

#define CSL_EMIF_PHYCFG_MR3_PUCAL_MASK                                         (0x00000001U)
#define CSL_EMIF_PHYCFG_MR3_PUCAL_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_MR3_PUCAL_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_WRPST_MASK                                         (0x00000002U)
#define CSL_EMIF_PHYCFG_MR3_WRPST_SHIFT                                        (0x00000001U)
#define CSL_EMIF_PHYCFG_MR3_WRPST_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_RSVD_MASK                                          (0x00000004U)
#define CSL_EMIF_PHYCFG_MR3_RSVD_SHIFT                                         (0x00000002U)
#define CSL_EMIF_PHYCFG_MR3_RSVD_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_PDDS_MASK                                          (0x00000038U)
#define CSL_EMIF_PHYCFG_MR3_PDDS_SHIFT                                         (0x00000003U)
#define CSL_EMIF_PHYCFG_MR3_PDDS_MAX                                           (0x00000007U)

#define CSL_EMIF_PHYCFG_MR3_DBIRD_MASK                                         (0x00000040U)
#define CSL_EMIF_PHYCFG_MR3_DBIRD_SHIFT                                        (0x00000006U)
#define CSL_EMIF_PHYCFG_MR3_DBIRD_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_DBIWR_MASK                                         (0x00000080U)
#define CSL_EMIF_PHYCFG_MR3_DBIWR_SHIFT                                        (0x00000007U)
#define CSL_EMIF_PHYCFG_MR3_DBIWR_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_RESERVED_31_8_MASK                                 (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR3_RESERVED_31_8_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_MR3_RESERVED_31_8_MAX                                  (0x00FFFFFFU)

/* MR3_DDR3 */

#define CSL_EMIF_PHYCFG_MR3_DDR3_MPRLOC_MASK                                   (0x00000003U)
#define CSL_EMIF_PHYCFG_MR3_DDR3_MPRLOC_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR3_DDR3_MPRLOC_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_MR3_DDR3_MPR_MASK                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_MR3_DDR3_MPR_SHIFT                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_MR3_DDR3_MPR_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_DDR3_RSVD_MASK                                     (0x0000FFF8U)
#define CSL_EMIF_PHYCFG_MR3_DDR3_RSVD_SHIFT                                    (0x00000003U)
#define CSL_EMIF_PHYCFG_MR3_DDR3_RSVD_MAX                                      (0x00001FFFU)

#define CSL_EMIF_PHYCFG_MR3_DDR3_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR3_DDR3_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR3_DDR3_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR3_DDR4 */

#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRPSEL_MASK                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRPSEL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRPSEL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRO_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRO_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRO_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_GDM_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_GDM_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_GDM_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_PDA_MASK                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_PDA_SHIFT                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_PDA_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_TSR_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_TSR_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_TSR_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_FGRM_MASK                                     (0x000001C0U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_FGRM_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_FGRM_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_WCL_MASK                                      (0x00000600U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_WCL_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_WCL_MAX                                       (0x00000003U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRRF_MASK                                    (0x00001800U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRRF_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_MR3_DDR4_MPRRF_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_RSVD_MASK                                     (0x0000E000U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_RSVD_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR3_DDR4_RSVD_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_MR3_DDR4_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR3_DDR4_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR3_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR3_LPDDR2_DS_MASK                                     (0x0000000FU)
#define CSL_EMIF_PHYCFG_MR3_LPDDR2_DS_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR2_DS_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_MR3_LPDDR2_RSVD_MASK                                   (0x0000FFF0U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR2_RSVD_SHIFT                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR2_RSVD_MAX                                    (0x00000FFFU)

#define CSL_EMIF_PHYCFG_MR3_LPDDR2_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR2_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR2_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR3_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR3_LPDDR3_DS_MASK                                     (0x0000000FU)
#define CSL_EMIF_PHYCFG_MR3_LPDDR3_DS_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR3_DS_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_MR3_LPDDR3_RSVD_MASK                                   (0x0000FFF0U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR3_RSVD_SHIFT                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR3_RSVD_MAX                                    (0x00000FFFU)

#define CSL_EMIF_PHYCFG_MR3_LPDDR3_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR3_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR3_LPDDR3_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR4 */

#define CSL_EMIF_PHYCFG_MR4_RSVD_MASK                                          (0x000000FFU)
#define CSL_EMIF_PHYCFG_MR4_RSVD_SHIFT                                         (0x00000000U)
#define CSL_EMIF_PHYCFG_MR4_RSVD_MAX                                           (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR4_RESERVED_31_8_MASK                                 (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR4_RESERVED_31_8_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_MR4_RESERVED_31_8_MAX                                  (0x00FFFFFFU)

/* MR4_DDR3 */

#define CSL_EMIF_PHYCFG_MR4_DDR3_RSVD_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR4_DDR3_RSVD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR4_DDR3_RSVD_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR4_DDR3_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR4_DDR3_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR4_DDR3_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR4_DDR4 */

#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD_0_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD_0_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD_0_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_MPDM_MASK                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_MPDM_SHIFT                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_MPDM_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_TCRR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_TCRR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_TCRR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_TCRM_MASK                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_TCRM_SHIFT                                    (0x00000003U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_TCRM_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_IVM_MASK                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_IVM_SHIFT                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_IVM_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD1_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD1_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD1_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_CS2CMDL_MASK                                  (0x000001C0U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_CS2CMDL_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_CS2CMDL_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_SRA_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_SRA_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_SRA_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_RPTM_MASK                                     (0x00000400U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RPTM_SHIFT                                    (0x0000000AU)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RPTM_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_RDP_MASK                                      (0x00000800U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RDP_SHIFT                                     (0x0000000BU)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RDP_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_WRP_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_WRP_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_MR4_DDR4_WRP_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD_15_13_MASK                               (0x0000E000U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD_15_13_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RSVD_15_13_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_MR4_DDR4_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR4_DDR4_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR4_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR4_LPDDR2_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR4_LPDDR2_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR4_LPDDR2_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR4_LPDDR2_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR4_LPDDR2_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR4_LPDDR2_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR4_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR4_LPDDR3_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR4_LPDDR3_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR4_LPDDR3_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR4_LPDDR3_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR4_LPDDR3_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR4_LPDDR3_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR5 */

#define CSL_EMIF_PHYCFG_MR5_RSVD_MASK                                          (0x000000FFU)
#define CSL_EMIF_PHYCFG_MR5_RSVD_SHIFT                                         (0x00000000U)
#define CSL_EMIF_PHYCFG_MR5_RSVD_MAX                                           (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR5_RESERVED_31_8_MASK                                 (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR5_RESERVED_31_8_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_MR5_RESERVED_31_8_MAX                                  (0x00FFFFFFU)

/* MR5_DDR3 */

#define CSL_EMIF_PHYCFG_MR5_DDR3_RSVD_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR5_DDR3_RSVD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR5_DDR3_RSVD_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR5_DDR3_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR5_DDR3_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR5_DDR3_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR5_DDR4 */

#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPM_MASK                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPM_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPM_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_CRCEC_MASK                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_CRCEC_SHIFT                                   (0x00000003U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_CRCEC_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPES_MASK                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPES_SHIFT                                   (0x00000004U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPES_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_ODTIBPD_MASK                                  (0x00000020U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_ODTIBPD_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_ODTIBPD_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_RTTPARK_MASK                                  (0x000001C0U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_RTTPARK_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_RTTPARK_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPPE_MASK                                    (0x00000200U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPPE_SHIFT                                   (0x00000009U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_CAPPE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_DM_MASK                                       (0x00000400U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_DM_SHIFT                                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_MR5_DDR4_DM_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_WDBI_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_WDBI_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_MR5_DDR4_WDBI_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_RDBI_MASK                                     (0x00001000U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_RDBI_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_MR5_DDR4_RDBI_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_RSVD_MASK                                     (0x0000E000U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_RSVD_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR5_DDR4_RSVD_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_MR5_DDR4_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR5_DDR4_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR5_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR5_LPDDR2_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR5_LPDDR2_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR5_LPDDR2_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR5_LPDDR2_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR5_LPDDR2_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR5_LPDDR2_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR5_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR5_LPDDR3_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR5_LPDDR3_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR5_LPDDR3_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR5_LPDDR3_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR5_LPDDR3_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR5_LPDDR3_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR6 */

#define CSL_EMIF_PHYCFG_MR6_RSVD_MASK                                          (0x000000FFU)
#define CSL_EMIF_PHYCFG_MR6_RSVD_SHIFT                                         (0x00000000U)
#define CSL_EMIF_PHYCFG_MR6_RSVD_MAX                                           (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR6_RESERVED_31_8_MASK                                 (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR6_RESERVED_31_8_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_MR6_RESERVED_31_8_MAX                                  (0x00FFFFFFU)

/* MR6_DDR3 */

#define CSL_EMIF_PHYCFG_MR6_DDR3_RSVD_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR6_DDR3_RSVD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR6_DDR3_RSVD_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR6_DDR3_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR6_DDR3_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR6_DDR3_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR6_DDR4 */

#define CSL_EMIF_PHYCFG_MR6_DDR4_VDQTVAL_MASK                                  (0x0000003FU)
#define CSL_EMIF_PHYCFG_MR6_DDR4_VDQTVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_VDQTVAL_MAX                                   (0x0000003FU)

#define CSL_EMIF_PHYCFG_MR6_DDR4_VDQTRG_MASK                                   (0x00000040U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_VDQTRG_SHIFT                                  (0x00000006U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_VDQTRG_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR6_DDR4_VDDQTEN_MASK                                  (0x00000080U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_VDDQTEN_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_VDDQTEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_MR6_DDR4_RSVD_9_8_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_RSVD_9_8_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_RSVD_9_8_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_MR6_DDR4_TCCDL_MASK                                    (0x00001C00U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_TCCDL_SHIFT                                   (0x0000000AU)
#define CSL_EMIF_PHYCFG_MR6_DDR4_TCCDL_MAX                                     (0x00000007U)

#define CSL_EMIF_PHYCFG_MR6_DDR4_RSVD_15_13_MASK                               (0x0000E000U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_RSVD_15_13_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_MR6_DDR4_RSVD_15_13_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_MR6_DDR4_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR6_DDR4_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR6_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR6_LPDDR2_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR6_LPDDR2_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR6_LPDDR2_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR6_LPDDR2_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR6_LPDDR2_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR6_LPDDR2_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR6_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR6_LPDDR3_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR6_LPDDR3_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR6_LPDDR3_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR6_LPDDR3_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR6_LPDDR3_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR6_LPDDR3_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR7 */

#define CSL_EMIF_PHYCFG_MR7_RSVD_MASK                                          (0x000000FFU)
#define CSL_EMIF_PHYCFG_MR7_RSVD_SHIFT                                         (0x00000000U)
#define CSL_EMIF_PHYCFG_MR7_RSVD_MAX                                           (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR7_RESERVED_31_8_MASK                                 (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR7_RESERVED_31_8_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_MR7_RESERVED_31_8_MAX                                  (0x00FFFFFFU)

/* MR7_DDR3 */

#define CSL_EMIF_PHYCFG_MR7_DDR3_RSVD_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR7_DDR3_RSVD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_MR7_DDR3_RSVD_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR7_DDR3_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR7_DDR3_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR7_DDR3_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR7_DDR4 */

#define CSL_EMIF_PHYCFG_MR7_DDR4_RSVD_15_0_MASK                                (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR7_DDR4_RSVD_15_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_MR7_DDR4_RSVD_15_0_MAX                                 (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR7_DDR4_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR7_DDR4_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR7_DDR4_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* MR7_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR7_LPDDR2_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR7_LPDDR2_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR7_LPDDR2_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR7_LPDDR2_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR7_LPDDR2_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR7_LPDDR2_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR7_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR7_LPDDR3_RSVD_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR7_LPDDR3_RSVD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR7_LPDDR3_RSVD_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR7_LPDDR3_RESERVED_31_16_MASK                         (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR7_LPDDR3_RESERVED_31_16_SHIFT                        (0x00000010U)
#define CSL_EMIF_PHYCFG_MR7_LPDDR3_RESERVED_31_16_MAX                          (0x0000FFFFU)

/* MR11 */

#define CSL_EMIF_PHYCFG_MR11_DQODT_MASK                                        (0x00000007U)
#define CSL_EMIF_PHYCFG_MR11_DQODT_SHIFT                                       (0x00000000U)
#define CSL_EMIF_PHYCFG_MR11_DQODT_MAX                                         (0x00000007U)

#define CSL_EMIF_PHYCFG_MR11_RSVD_3_MASK                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_MR11_RSVD_3_SHIFT                                      (0x00000003U)
#define CSL_EMIF_PHYCFG_MR11_RSVD_3_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR11_CAODT_MASK                                        (0x00000070U)
#define CSL_EMIF_PHYCFG_MR11_CAODT_SHIFT                                       (0x00000004U)
#define CSL_EMIF_PHYCFG_MR11_CAODT_MAX                                         (0x00000007U)

#define CSL_EMIF_PHYCFG_MR11_RSVD_7_MASK                                       (0x00000080U)
#define CSL_EMIF_PHYCFG_MR11_RSVD_7_SHIFT                                      (0x00000007U)
#define CSL_EMIF_PHYCFG_MR11_RSVD_7_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_MR11_RSVD_15_8_MASK                                    (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR11_RSVD_15_8_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_MR11_RSVD_15_8_MAX                                     (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR11_RESERVED_31_16_MASK                               (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR11_RESERVED_31_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_MR11_RESERVED_31_16_MAX                                (0x0000FFFFU)

/* MR11_DDR3 */

#define CSL_EMIF_PHYCFG_MR11_DDR3_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR11_DDR3_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR11_DDR3_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR11_DDR3_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR11_DDR3_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR11_DDR3_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR11_DDR4 */

#define CSL_EMIF_PHYCFG_MR11_DDR4_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR11_DDR4_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR11_DDR4_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR11_DDR4_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR11_DDR4_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR11_DDR4_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR11_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR11_LPDDR2_RSVD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR11_LPDDR2_RSVD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR2_RSVD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR11_LPDDR2_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR2_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR2_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* MR11_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR11_LPDDR3_DQODT_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3_DQODT_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3_DQODT_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_MR11_LPDDR3_PDCTL_MASK                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3_PDCTL_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3_PDCTL_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_MR11_LPDDR3_RSVD_MASK                                  (0x000000F8U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3_RSVD_SHIFT                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3_RSVD_MAX                                   (0x0000001FU)

#define CSL_EMIF_PHYCFG_MR11_LPDDR3_RESERVED_31_8_MASK                         (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3_RESERVED_31_8_SHIFT                        (0x00000008U)
#define CSL_EMIF_PHYCFG_MR11_LPDDR3_RESERVED_31_8_MAX                          (0x00FFFFFFU)

/* MR12 */

#define CSL_EMIF_PHYCFG_MR12_VREF_CA_MASK                                      (0x0000003FU)
#define CSL_EMIF_PHYCFG_MR12_VREF_CA_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_MR12_VREF_CA_MAX                                       (0x0000003FU)

#define CSL_EMIF_PHYCFG_MR12_VR_CA_MASK                                        (0x00000040U)
#define CSL_EMIF_PHYCFG_MR12_VR_CA_SHIFT                                       (0x00000006U)
#define CSL_EMIF_PHYCFG_MR12_VR_CA_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_MR12_RSVD_MASK                                         (0x00000080U)
#define CSL_EMIF_PHYCFG_MR12_RSVD_SHIFT                                        (0x00000007U)
#define CSL_EMIF_PHYCFG_MR12_RSVD_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR12_RESERVED_31_8_MASK                                (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR12_RESERVED_31_8_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_MR12_RESERVED_31_8_MAX                                 (0x00FFFFFFU)

/* MR12_DDR3 */

#define CSL_EMIF_PHYCFG_MR12_DDR3_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR12_DDR3_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR12_DDR3_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR12_DDR3_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR12_DDR3_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR12_DDR3_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR12_DDR4 */

#define CSL_EMIF_PHYCFG_MR12_DDR4_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR12_DDR4_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR12_DDR4_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR12_DDR4_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR12_DDR4_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR12_DDR4_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR12_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR12_LPDDR2_RSVD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR12_LPDDR2_RSVD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR12_LPDDR2_RSVD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR12_LPDDR2_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR12_LPDDR2_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR12_LPDDR2_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* MR12_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR12_LPDDR3_RSVD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR12_LPDDR3_RSVD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR12_LPDDR3_RSVD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR12_LPDDR3_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR12_LPDDR3_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR12_LPDDR3_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* MR13 */

#define CSL_EMIF_PHYCFG_MR13_CBT_MASK                                          (0x00000001U)
#define CSL_EMIF_PHYCFG_MR13_CBT_SHIFT                                         (0x00000000U)
#define CSL_EMIF_PHYCFG_MR13_CBT_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_RPT_MASK                                          (0x00000002U)
#define CSL_EMIF_PHYCFG_MR13_RPT_SHIFT                                         (0x00000001U)
#define CSL_EMIF_PHYCFG_MR13_RPT_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_VRO_MASK                                          (0x00000004U)
#define CSL_EMIF_PHYCFG_MR13_VRO_SHIFT                                         (0x00000002U)
#define CSL_EMIF_PHYCFG_MR13_VRO_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_VRCG_MASK                                         (0x00000008U)
#define CSL_EMIF_PHYCFG_MR13_VRCG_SHIFT                                        (0x00000003U)
#define CSL_EMIF_PHYCFG_MR13_VRCG_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_RRO_MASK                                          (0x00000010U)
#define CSL_EMIF_PHYCFG_MR13_RRO_SHIFT                                         (0x00000004U)
#define CSL_EMIF_PHYCFG_MR13_RRO_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_DMD_MASK                                          (0x00000020U)
#define CSL_EMIF_PHYCFG_MR13_DMD_SHIFT                                         (0x00000005U)
#define CSL_EMIF_PHYCFG_MR13_DMD_MAX                                           (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_FSPWR_MASK                                        (0x00000040U)
#define CSL_EMIF_PHYCFG_MR13_FSPWR_SHIFT                                       (0x00000006U)
#define CSL_EMIF_PHYCFG_MR13_FSPWR_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_FSPOP_MASK                                        (0x00000080U)
#define CSL_EMIF_PHYCFG_MR13_FSPOP_SHIFT                                       (0x00000007U)
#define CSL_EMIF_PHYCFG_MR13_FSPOP_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_RESERVED_31_8_MASK                                (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR13_RESERVED_31_8_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_MR13_RESERVED_31_8_MAX                                 (0x00FFFFFFU)

/* MR13_DDR3 */

#define CSL_EMIF_PHYCFG_MR13_DDR3_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR13_DDR3_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR13_DDR3_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR13_DDR3_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR13_DDR3_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR13_DDR3_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR13_DDR4 */

#define CSL_EMIF_PHYCFG_MR13_DDR4_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR13_DDR4_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR13_DDR4_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR13_DDR4_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR13_DDR4_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR13_DDR4_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR13_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR13_LPDDR2_RSVD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR13_LPDDR2_RSVD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR2_RSVD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR13_LPDDR2_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR2_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR2_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* MR13_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_CBT_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_CBT_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_CBT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RPT_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RPT_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RPT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_VRO_MASK                                   (0x00000004U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_VRO_SHIFT                                  (0x00000002U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_VRO_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_VRCG_MASK                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_VRCG_SHIFT                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_VRCG_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RRO_MASK                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RRO_SHIFT                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RRO_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_DMD_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_DMD_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_DMD_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_FSPWR_MASK                                 (0x00000040U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_FSPWR_SHIFT                                (0x00000006U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_FSPWR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_FSPOP_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_FSPOP_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_FSPOP_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RESERVED_15_8_MASK                         (0x0000FF00U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RESERVED_15_8_SHIFT                        (0x00000008U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RESERVED_15_8_MAX                          (0x000000FFU)

#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR13_LPDDR3_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* MR14 */

#define CSL_EMIF_PHYCFG_MR14_VREF_DQ_MASK                                      (0x0000003FU)
#define CSL_EMIF_PHYCFG_MR14_VREF_DQ_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_MR14_VREF_DQ_MAX                                       (0x0000003FU)

#define CSL_EMIF_PHYCFG_MR14_VR_DQ_MASK                                        (0x00000040U)
#define CSL_EMIF_PHYCFG_MR14_VR_DQ_SHIFT                                       (0x00000006U)
#define CSL_EMIF_PHYCFG_MR14_VR_DQ_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_MR14_RSVD_MASK                                         (0x00000080U)
#define CSL_EMIF_PHYCFG_MR14_RSVD_SHIFT                                        (0x00000007U)
#define CSL_EMIF_PHYCFG_MR14_RSVD_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_MR14_RESERVED_31_8_MASK                                (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR14_RESERVED_31_8_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_MR14_RESERVED_31_8_MAX                                 (0x00FFFFFFU)

/* MR14_DDR3 */

#define CSL_EMIF_PHYCFG_MR14_DDR3_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR14_DDR3_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR14_DDR3_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR14_DDR3_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR14_DDR3_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR14_DDR3_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR14_DDR4 */

#define CSL_EMIF_PHYCFG_MR14_DDR4_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR14_DDR4_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR14_DDR4_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR14_DDR4_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR14_DDR4_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR14_DDR4_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR14_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR14_LPDDR2_RSVD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR14_LPDDR2_RSVD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR14_LPDDR2_RSVD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR14_LPDDR2_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR14_LPDDR2_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR14_LPDDR2_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* MR14_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR14_LPDDR3_RSVD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR14_LPDDR3_RSVD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR14_LPDDR3_RSVD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR14_LPDDR3_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR14_LPDDR3_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR14_LPDDR3_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* MR22 */

#define CSL_EMIF_PHYCFG_MR22_CODT_MASK                                         (0x00000007U)
#define CSL_EMIF_PHYCFG_MR22_CODT_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_MR22_CODT_MAX                                          (0x00000007U)

#define CSL_EMIF_PHYCFG_MR22_ODTE_CK_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_MR22_ODTE_CK_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_MR22_ODTE_CK_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR22_ODTE_CS_MASK                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_MR22_ODTE_CS_SHIFT                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_MR22_ODTE_CS_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR22_ODTD_CA_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_MR22_ODTD_CA_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_MR22_ODTD_CA_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_MR22_RSVD_MASK                                         (0x000000C0U)
#define CSL_EMIF_PHYCFG_MR22_RSVD_SHIFT                                        (0x00000006U)
#define CSL_EMIF_PHYCFG_MR22_RSVD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_MR22_RESERVED_31_8_MASK                                (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_MR22_RESERVED_31_8_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_MR22_RESERVED_31_8_MAX                                 (0x00FFFFFFU)

/* MR22_DDR3 */

#define CSL_EMIF_PHYCFG_MR22_DDR3_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR22_DDR3_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR22_DDR3_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR22_DDR3_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR22_DDR3_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR22_DDR3_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR22_DDR4 */

#define CSL_EMIF_PHYCFG_MR22_DDR4_RSVD_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR22_DDR4_RSVD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_MR22_DDR4_RSVD_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR22_DDR4_RESERVED_31_16_MASK                          (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR22_DDR4_RESERVED_31_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_MR22_DDR4_RESERVED_31_16_MAX                           (0x0000FFFFU)

/* MR22_LPDDR2 */

#define CSL_EMIF_PHYCFG_MR22_LPDDR2_RSVD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR22_LPDDR2_RSVD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR22_LPDDR2_RSVD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR22_LPDDR2_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR22_LPDDR2_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR22_LPDDR2_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* MR22_LPDDR3 */

#define CSL_EMIF_PHYCFG_MR22_LPDDR3_RSVD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_MR22_LPDDR3_RSVD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_MR22_LPDDR3_RSVD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_MR22_LPDDR3_RESERVED_31_16_MASK                        (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_MR22_LPDDR3_RESERVED_31_16_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_MR22_LPDDR3_RESERVED_31_16_MAX                         (0x0000FFFFU)

/* DTCR0 */

#define CSL_EMIF_PHYCFG_DTCR0_DTRPTN_MASK                                      (0x0000000FU)
#define CSL_EMIF_PHYCFG_DTCR0_DTRPTN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTRPTN_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTCR0_MPCWEYE_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DTCR0_MPCWEYE_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DTCR0_MPCWEYE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_RESERVED_5_MASK                                  (0x00000020U)
#define CSL_EMIF_PHYCFG_DTCR0_RESERVED_5_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DTCR0_RESERVED_5_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_DTMPR_MASK                                       (0x00000040U)
#define CSL_EMIF_PHYCFG_DTCR0_DTMPR_SHIFT                                      (0x00000006U)
#define CSL_EMIF_PHYCFG_DTCR0_DTMPR_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_DTCMPD_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DTCR0_DTCMPD_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DTCR0_DTCMPD_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_RFSHEN_MASK                                      (0x00000F00U)
#define CSL_EMIF_PHYCFG_DTCR0_RFSHEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DTCR0_RFSHEN_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTCR0_DTWBDDM_MASK                                     (0x00001000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTWBDDM_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DTCR0_DTWBDDM_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_DTBDC_MASK                                       (0x00002000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTBDC_SHIFT                                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DTCR0_DTBDC_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_DTRDBITR_MASK                                    (0x0000C000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTRDBITR_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DTCR0_DTRDBITR_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_DTCR0_DTDBS_MASK                                       (0x000F0000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTDBS_SHIFT                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_DTCR0_DTDBS_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTCR0_DTDEN_MASK                                       (0x00100000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTDEN_SHIFT                                      (0x00000014U)
#define CSL_EMIF_PHYCFG_DTCR0_DTDEN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_DTDSTP_MASK                                      (0x00200000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTDSTP_SHIFT                                     (0x00000015U)
#define CSL_EMIF_PHYCFG_DTCR0_DTDSTP_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_DTEXD_MASK                                       (0x00400000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTEXD_SHIFT                                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DTCR0_DTEXD_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_DTEXG_MASK                                       (0x00800000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTEXG_SHIFT                                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DTCR0_DTEXG_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR0_DTDRS_MASK                                       (0x03000000U)
#define CSL_EMIF_PHYCFG_DTCR0_DTDRS_SHIFT                                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DTCR0_DTDRS_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DTCR0_RESERVED_27_26_MASK                              (0x0C000000U)
#define CSL_EMIF_PHYCFG_DTCR0_RESERVED_27_26_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DTCR0_RESERVED_27_26_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DTCR0_RFSHDT_MASK                                      (0xF0000000U)
#define CSL_EMIF_PHYCFG_DTCR0_RFSHDT_SHIFT                                     (0x0000001CU)
#define CSL_EMIF_PHYCFG_DTCR0_RFSHDT_MAX                                       (0x0000000FU)

/* DTCR1 */

#define CSL_EMIF_PHYCFG_DTCR1_BSTEN_MASK                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_DTCR1_BSTEN_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DTCR1_BSTEN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR1_RDLVLEN_MASK                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_DTCR1_RDLVLEN_SHIFT                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DTCR1_RDLVLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR1_RDPRMVL_TRN_MASK                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DTCR1_RDPRMVL_TRN_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DTCR1_RDPRMVL_TRN_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_3_MASK                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_3_SHIFT                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_3_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR1_RDLVLGS_MASK                                     (0x00000070U)
#define CSL_EMIF_PHYCFG_DTCR1_RDLVLGS_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DTCR1_RDLVLGS_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_7_MASK                                  (0x00000080U)
#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_7_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_7_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR1_RDLVLGDIFF_MASK                                  (0x00000700U)
#define CSL_EMIF_PHYCFG_DTCR1_RDLVLGDIFF_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DTCR1_RDLVLGDIFF_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_11_MASK                                 (0x00000800U)
#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_11_SHIFT                                (0x0000000BU)
#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_11_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DTCR1_DTRANK_MASK                                      (0x00003000U)
#define CSL_EMIF_PHYCFG_DTCR1_DTRANK_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DTCR1_DTRANK_MAX                                       (0x00000003U)

#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_15_14_MASK                              (0x0000C000U)
#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_15_14_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DTCR1_RESERVED_15_14_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DTCR1_RANKEN_MASK                                      (0x00030000U)
#define CSL_EMIF_PHYCFG_DTCR1_RANKEN_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DTCR1_RANKEN_MAX                                       (0x00000003U)

#define CSL_EMIF_PHYCFG_DTCR1_RANKEN_RSVD_MASK                                 (0xFFFC0000U)
#define CSL_EMIF_PHYCFG_DTCR1_RANKEN_RSVD_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DTCR1_RANKEN_RSVD_MAX                                  (0x00003FFFU)

/* DTAR0 */

#define CSL_EMIF_PHYCFG_DTAR0_DTROW_MASK                                       (0x0003FFFFU)
#define CSL_EMIF_PHYCFG_DTAR0_DTROW_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DTAR0_DTROW_MAX                                        (0x0003FFFFU)

#define CSL_EMIF_PHYCFG_DTAR0_RESERVED_19_18_MASK                              (0x000C0000U)
#define CSL_EMIF_PHYCFG_DTAR0_RESERVED_19_18_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DTAR0_RESERVED_19_18_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DTAR0_DTBGBK0_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DTAR0_DTBGBK0_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DTAR0_DTBGBK0_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTAR0_DTBGBK1_MASK                                     (0x0F000000U)
#define CSL_EMIF_PHYCFG_DTAR0_DTBGBK1_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DTAR0_DTBGBK1_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DTAR0_MPRLOC_MASK                                      (0x30000000U)
#define CSL_EMIF_PHYCFG_DTAR0_MPRLOC_SHIFT                                     (0x0000001CU)
#define CSL_EMIF_PHYCFG_DTAR0_MPRLOC_MAX                                       (0x00000003U)

#define CSL_EMIF_PHYCFG_DTAR0_RESERVED_31_30_MASK                              (0xC0000000U)
#define CSL_EMIF_PHYCFG_DTAR0_RESERVED_31_30_SHIFT                             (0x0000001EU)
#define CSL_EMIF_PHYCFG_DTAR0_RESERVED_31_30_MAX                               (0x00000003U)

/* DTAR1 */

#define CSL_EMIF_PHYCFG_DTAR1_DTCOL0_MASK                                      (0x000001FFU)
#define CSL_EMIF_PHYCFG_DTAR1_DTCOL0_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DTAR1_DTCOL0_MAX                                       (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTAR1_RESERVED_15_9_MASK                               (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DTAR1_RESERVED_15_9_SHIFT                              (0x00000009U)
#define CSL_EMIF_PHYCFG_DTAR1_RESERVED_15_9_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DTAR1_DTCOL1_MASK                                      (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DTAR1_DTCOL1_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DTAR1_DTCOL1_MAX                                       (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTAR1_RESERVED_31_25_MASK                              (0xFE000000U)
#define CSL_EMIF_PHYCFG_DTAR1_RESERVED_31_25_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DTAR1_RESERVED_31_25_MAX                               (0x0000007FU)

/* DTAR2 */

#define CSL_EMIF_PHYCFG_DTAR2_DTCOL2_MASK                                      (0x000001FFU)
#define CSL_EMIF_PHYCFG_DTAR2_DTCOL2_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DTAR2_DTCOL2_MAX                                       (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTAR2_RESERVED_15_9_MASK                               (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DTAR2_RESERVED_15_9_SHIFT                              (0x00000009U)
#define CSL_EMIF_PHYCFG_DTAR2_RESERVED_15_9_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DTAR2_DTCOL3_MASK                                      (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DTAR2_DTCOL3_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DTAR2_DTCOL3_MAX                                       (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTAR2_RESERVED_31_25_MASK                              (0xFE000000U)
#define CSL_EMIF_PHYCFG_DTAR2_RESERVED_31_25_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DTAR2_RESERVED_31_25_MAX                               (0x0000007FU)

/* DTDR0 */

#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE0_MASK                                     (0x000000FFU)
#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE0_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE0_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE1_MASK                                     (0x0000FF00U)
#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE1_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE1_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE2_MASK                                     (0x00FF0000U)
#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE2_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE2_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE3_MASK                                     (0xFF000000U)
#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE3_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DTDR0_DTBYTE3_MAX                                      (0x000000FFU)

/* DTDR1 */

#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE4_MASK                                     (0x000000FFU)
#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE4_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE4_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE5_MASK                                     (0x0000FF00U)
#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE5_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE5_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE6_MASK                                     (0x00FF0000U)
#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE6_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE6_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE7_MASK                                     (0xFF000000U)
#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE7_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DTDR1_DTBYTE7_MAX                                      (0x000000FFU)

/* DTEDR0 */

#define CSL_EMIF_PHYCFG_DTEDR0_WDQLMN_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DTEDR0_WDQLMN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DTEDR0_WDQLMN_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTEDR0_WDQLMX_MASK                                     (0x0003FE00U)
#define CSL_EMIF_PHYCFG_DTEDR0_WDQLMX_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DTEDR0_WDQLMX_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTEDR0_WDQBMN_MASK                                     (0x00FC0000U)
#define CSL_EMIF_PHYCFG_DTEDR0_WDQBMN_SHIFT                                    (0x00000012U)
#define CSL_EMIF_PHYCFG_DTEDR0_WDQBMN_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_DTEDR0_WDQBMX_MASK                                     (0xFF000000U)
#define CSL_EMIF_PHYCFG_DTEDR0_WDQBMX_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DTEDR0_WDQBMX_MAX                                      (0x000000FFU)

/* DTEDR1 */

#define CSL_EMIF_PHYCFG_DTEDR1_RDQSLMN_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DTEDR1_RDQSLMN_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DTEDR1_RDQSLMN_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTEDR1_RDQSLMX_MASK                                    (0x0003FE00U)
#define CSL_EMIF_PHYCFG_DTEDR1_RDQSLMX_SHIFT                                   (0x00000009U)
#define CSL_EMIF_PHYCFG_DTEDR1_RDQSLMX_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTEDR1_RDQSBMN_MASK                                    (0x00FC0000U)
#define CSL_EMIF_PHYCFG_DTEDR1_RDQSBMN_SHIFT                                   (0x00000012U)
#define CSL_EMIF_PHYCFG_DTEDR1_RDQSBMN_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DTEDR1_RDQSBMX_MASK                                    (0xFF000000U)
#define CSL_EMIF_PHYCFG_DTEDR1_RDQSBMX_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DTEDR1_RDQSBMX_MAX                                     (0x000000FFU)

/* DTEDR2 */

#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNLMN_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNLMN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNLMN_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNLMX_MASK                                   (0x0003FE00U)
#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNLMX_SHIFT                                  (0x00000009U)
#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNLMX_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNBMN_MASK                                   (0x00FC0000U)
#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNBMN_SHIFT                                  (0x00000012U)
#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNBMN_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNBMX_MASK                                   (0xFF000000U)
#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNBMX_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DTEDR2_RDQSNBMX_MAX                                    (0x000000FFU)

/* VTDR */

#define CSL_EMIF_PHYCFG_VTDR_DVREFMN_MASK                                      (0x0000003FU)
#define CSL_EMIF_PHYCFG_VTDR_DVREFMN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_VTDR_DVREFMN_MAX                                       (0x0000003FU)

#define CSL_EMIF_PHYCFG_VTDR_RESERVED_7_6_MASK                                 (0x000000C0U)
#define CSL_EMIF_PHYCFG_VTDR_RESERVED_7_6_SHIFT                                (0x00000006U)
#define CSL_EMIF_PHYCFG_VTDR_RESERVED_7_6_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_VTDR_DVREFMX_MASK                                      (0x00003F00U)
#define CSL_EMIF_PHYCFG_VTDR_DVREFMX_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_VTDR_DVREFMX_MAX                                       (0x0000003FU)

#define CSL_EMIF_PHYCFG_VTDR_RESERVED_15_14_MASK                               (0x0000C000U)
#define CSL_EMIF_PHYCFG_VTDR_RESERVED_15_14_SHIFT                              (0x0000000EU)
#define CSL_EMIF_PHYCFG_VTDR_RESERVED_15_14_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_VTDR_HVREFMN_MASK                                      (0x007F0000U)
#define CSL_EMIF_PHYCFG_VTDR_HVREFMN_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_VTDR_HVREFMN_MAX                                       (0x0000007FU)

#define CSL_EMIF_PHYCFG_VTDR_RESERVED_23_MASK                                  (0x00800000U)
#define CSL_EMIF_PHYCFG_VTDR_RESERVED_23_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_VTDR_RESERVED_23_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_VTDR_HVREFMX_MASK                                      (0x7F000000U)
#define CSL_EMIF_PHYCFG_VTDR_HVREFMX_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_VTDR_HVREFMX_MAX                                       (0x0000007FU)

#define CSL_EMIF_PHYCFG_VTDR_RESERVED_31_MASK                                  (0x80000000U)
#define CSL_EMIF_PHYCFG_VTDR_RESERVED_31_SHIFT                                 (0x0000001FU)
#define CSL_EMIF_PHYCFG_VTDR_RESERVED_31_MAX                                   (0x00000001U)

/* CATR0 */

#define CSL_EMIF_PHYCFG_CATR0_CA1BYTE0_MASK                                    (0x0000000FU)
#define CSL_EMIF_PHYCFG_CATR0_CA1BYTE0_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_CATR0_CA1BYTE0_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR0_CA1BYTE1_MASK                                    (0x000000F0U)
#define CSL_EMIF_PHYCFG_CATR0_CA1BYTE1_SHIFT                                   (0x00000004U)
#define CSL_EMIF_PHYCFG_CATR0_CA1BYTE1_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR0_CAADR_MASK                                       (0x00001F00U)
#define CSL_EMIF_PHYCFG_CATR0_CAADR_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_CATR0_CAADR_MAX                                        (0x0000001FU)

#define CSL_EMIF_PHYCFG_CATR0_RESERVED_15_13_MASK                              (0x0000E000U)
#define CSL_EMIF_PHYCFG_CATR0_RESERVED_15_13_SHIFT                             (0x0000000DU)
#define CSL_EMIF_PHYCFG_CATR0_RESERVED_15_13_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_CATR0_CACD_MASK                                        (0x001F0000U)
#define CSL_EMIF_PHYCFG_CATR0_CACD_SHIFT                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_CATR0_CACD_MAX                                         (0x0000001FU)

#define CSL_EMIF_PHYCFG_CATR0_RESERVED_31_21_MASK                              (0xFFE00000U)
#define CSL_EMIF_PHYCFG_CATR0_RESERVED_31_21_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_CATR0_RESERVED_31_21_MAX                               (0x000007FFU)

/* CATR1 */

#define CSL_EMIF_PHYCFG_CATR1_CAENT_MASK                                       (0x0000000FU)
#define CSL_EMIF_PHYCFG_CATR1_CAENT_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_CATR1_CAENT_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR1_CAEXT_MASK                                       (0x000000F0U)
#define CSL_EMIF_PHYCFG_CATR1_CAEXT_SHIFT                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_CATR1_CAEXT_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR1_CACKEL_MASK                                      (0x00000F00U)
#define CSL_EMIF_PHYCFG_CATR1_CACKEL_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_CATR1_CACKEL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR1_CACKEH_MASK                                      (0x0000F000U)
#define CSL_EMIF_PHYCFG_CATR1_CACKEH_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_CATR1_CACKEH_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR1_CAMRZ_MASK                                       (0x000F0000U)
#define CSL_EMIF_PHYCFG_CATR1_CAMRZ_SHIFT                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_CATR1_CAMRZ_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR1_CA0BYTE0_MASK                                    (0x00F00000U)
#define CSL_EMIF_PHYCFG_CATR1_CA0BYTE0_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_CATR1_CA0BYTE0_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR1_CA0BYTE1_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_CATR1_CA0BYTE1_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_CATR1_CA0BYTE1_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_CATR1_RESERVED_31_28_MASK                              (0xF0000000U)
#define CSL_EMIF_PHYCFG_CATR1_RESERVED_31_28_SHIFT                             (0x0000001CU)
#define CSL_EMIF_PHYCFG_CATR1_RESERVED_31_28_MAX                               (0x0000000FU)

/* PGCR8 */

#define CSL_EMIF_PHYCFG_PGCR8_BSWAPMSB_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_PGCR8_BSWAPMSB_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_PGCR8_BSWAPMSB_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_PGCR8_RESERVED_13_9_MASK                               (0x00003E00U)
#define CSL_EMIF_PHYCFG_PGCR8_RESERVED_13_9_SHIFT                              (0x00000009U)
#define CSL_EMIF_PHYCFG_PGCR8_RESERVED_13_9_MAX                                (0x0000001FU)

#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_EN_MASK                               (0x00004000U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_EN_SHIFT                              (0x0000000EU)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_EN_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_MODE_MASK                             (0x00008000U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_MODE_SHIFT                            (0x0000000FU)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_MODE_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_RANKEN_MASK                           (0x00030000U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_RANKEN_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_RANKEN_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_RANKEN_RSVD_MASK                      (0x000C0000U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_RANKEN_RSVD_SHIFT                     (0x00000012U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_RANKEN_RSVD_MAX                       (0x00000003U)

#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_CM_MASK                               (0x0FF00000U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_CM_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_CM_MAX                                (0x000000FFU)

#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_CF_MASK                               (0xF0000000U)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_CF_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_PGCR8_INC_DQS2DQ_CF_MAX                                (0x0000000FU)

/* DQSDR0 */

#define CSL_EMIF_PHYCFG_DQSDR0_DFTDTEN_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTDTEN_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTDTEN_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTDTMODE_MASK                                  (0x00000002U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTDTMODE_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTDTMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTUPMODE_MASK                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTUPMODE_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTUPMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTGPULSE_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTGPULSE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTGPULSE_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DQSDR0_RESERVED_11_8_MASK                              (0x00000F00U)
#define CSL_EMIF_PHYCFG_DQSDR0_RESERVED_11_8_SHIFT                             (0x00000008U)
#define CSL_EMIF_PHYCFG_DQSDR0_RESERVED_11_8_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTIDLRD_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTIDLRD_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTIDLRD_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTB2BRD_MASK                                   (0x000F0000U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTB2BRD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTB2BRD_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTRDSPC_MASK                                   (0x00300000U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTRDSPC_SHIFT                                  (0x00000014U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTRDSPC_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_DQSDR0_RESERVED_25_22_MASK                             (0x03C00000U)
#define CSL_EMIF_PHYCFG_DQSDR0_RESERVED_25_22_SHIFT                            (0x00000016U)
#define CSL_EMIF_PHYCFG_DQSDR0_RESERVED_25_22_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTDDLUP_MASK                                   (0x04000000U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTDDLUP_SHIFT                                  (0x0000001AU)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTDDLUP_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTZQUP_MASK                                    (0x08000000U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTZQUP_SHIFT                                   (0x0000001BU)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTZQUP_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DQSDR0_DFTDLY_MASK                                     (0xF0000000U)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTDLY_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DQSDR0_DFTDLY_MAX                                      (0x0000000FU)

/* DQSDR1 */

#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDIDLC_MASK                                  (0x000000FFU)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDIDLC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDIDLC_MAX                                   (0x000000FFU)

#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDB2BC_MASK                                  (0x0000FF00U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDB2BC_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDB2BC_MAX                                   (0x000000FFU)

#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDIDLF_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDIDLF_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDIDLF_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDB2BF_MASK                                  (0x00F00000U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDB2BF_SHIFT                                 (0x00000014U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTRDB2BF_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DQSDR1_DFTUPDACKC_MASK                                 (0x1F000000U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTUPDACKC_SHIFT                                (0x00000018U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTUPDACKC_MAX                                  (0x0000001FU)

#define CSL_EMIF_PHYCFG_DQSDR1_DFTUPDACKF_MASK                                 (0xE0000000U)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTUPDACKF_SHIFT                                (0x0000001DU)
#define CSL_EMIF_PHYCFG_DQSDR1_DFTUPDACKF_MAX                                  (0x00000007U)

/* DQSDR2 */

#define CSL_EMIF_PHYCFG_DQSDR2_DFTMNTPRD_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DQSDR2_DFTMNTPRD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DQSDR2_DFTMNTPRD_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DQSDR2_DFTTHRSH_MASK                                   (0x00FF0000U)
#define CSL_EMIF_PHYCFG_DQSDR2_DFTTHRSH_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DQSDR2_DFTTHRSH_MAX                                    (0x000000FFU)

#define CSL_EMIF_PHYCFG_DQSDR2_RESERVED_31_24_MASK                             (0xFF000000U)
#define CSL_EMIF_PHYCFG_DQSDR2_RESERVED_31_24_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DQSDR2_RESERVED_31_24_MAX                              (0x000000FFU)

/* DCUAR */

#define CSL_EMIF_PHYCFG_DCUAR_CWADDR_W_MASK                                    (0x0000000FU)
#define CSL_EMIF_PHYCFG_DCUAR_CWADDR_W_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DCUAR_CWADDR_W_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCUAR_CSADDR_W_MASK                                    (0x000000F0U)
#define CSL_EMIF_PHYCFG_DCUAR_CSADDR_W_SHIFT                                   (0x00000004U)
#define CSL_EMIF_PHYCFG_DCUAR_CSADDR_W_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCUAR_CSEL_MASK                                        (0x00000300U)
#define CSL_EMIF_PHYCFG_DCUAR_CSEL_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DCUAR_CSEL_MAX                                         (0x00000003U)

#define CSL_EMIF_PHYCFG_DCUAR_INCA_MASK                                        (0x00000400U)
#define CSL_EMIF_PHYCFG_DCUAR_INCA_SHIFT                                       (0x0000000AU)
#define CSL_EMIF_PHYCFG_DCUAR_INCA_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_DCUAR_ATYPE_MASK                                       (0x00000800U)
#define CSL_EMIF_PHYCFG_DCUAR_ATYPE_SHIFT                                      (0x0000000BU)
#define CSL_EMIF_PHYCFG_DCUAR_ATYPE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_DCUAR_CWADDR_R_MASK                                    (0x0000F000U)
#define CSL_EMIF_PHYCFG_DCUAR_CWADDR_R_SHIFT                                   (0x0000000CU)
#define CSL_EMIF_PHYCFG_DCUAR_CWADDR_R_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCUAR_CSADDR_R_MASK                                    (0x000F0000U)
#define CSL_EMIF_PHYCFG_DCUAR_CSADDR_R_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DCUAR_CSADDR_R_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCUAR_RESERVED_31_20_MASK                              (0xFFF00000U)
#define CSL_EMIF_PHYCFG_DCUAR_RESERVED_31_20_SHIFT                             (0x00000014U)
#define CSL_EMIF_PHYCFG_DCUAR_RESERVED_31_20_MAX                               (0x00000FFFU)

/* DCUDR */

#define CSL_EMIF_PHYCFG_DCUDR_CDATA_MASK                                       (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DCUDR_CDATA_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DCUDR_CDATA_MAX                                        (0xFFFFFFFFU)

/* DCURR */

#define CSL_EMIF_PHYCFG_DCURR_DINST_MASK                                       (0x0000000FU)
#define CSL_EMIF_PHYCFG_DCURR_DINST_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DCURR_DINST_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCURR_SADDR_MASK                                       (0x000000F0U)
#define CSL_EMIF_PHYCFG_DCURR_SADDR_SHIFT                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_DCURR_SADDR_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCURR_EADDR_MASK                                       (0x00000F00U)
#define CSL_EMIF_PHYCFG_DCURR_EADDR_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DCURR_EADDR_MAX                                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCURR_NFAIL_MASK                                       (0x000FF000U)
#define CSL_EMIF_PHYCFG_DCURR_NFAIL_SHIFT                                      (0x0000000CU)
#define CSL_EMIF_PHYCFG_DCURR_NFAIL_MAX                                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DCURR_SONF_MASK                                        (0x00100000U)
#define CSL_EMIF_PHYCFG_DCURR_SONF_SHIFT                                       (0x00000014U)
#define CSL_EMIF_PHYCFG_DCURR_SONF_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_DCURR_SCOF_MASK                                        (0x00200000U)
#define CSL_EMIF_PHYCFG_DCURR_SCOF_SHIFT                                       (0x00000015U)
#define CSL_EMIF_PHYCFG_DCURR_SCOF_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_DCURR_RCEN_MASK                                        (0x00400000U)
#define CSL_EMIF_PHYCFG_DCURR_RCEN_SHIFT                                       (0x00000016U)
#define CSL_EMIF_PHYCFG_DCURR_RCEN_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_DCURR_XCEN_MASK                                        (0x00800000U)
#define CSL_EMIF_PHYCFG_DCURR_XCEN_SHIFT                                       (0x00000017U)
#define CSL_EMIF_PHYCFG_DCURR_XCEN_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_DCURR_RESERVED_31_24_MASK                              (0xFF000000U)
#define CSL_EMIF_PHYCFG_DCURR_RESERVED_31_24_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DCURR_RESERVED_31_24_MAX                               (0x000000FFU)

/* DCULR */

#define CSL_EMIF_PHYCFG_DCULR_LSADDR_MASK                                      (0x0000000FU)
#define CSL_EMIF_PHYCFG_DCULR_LSADDR_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DCULR_LSADDR_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCULR_LEADDR_MASK                                      (0x000000F0U)
#define CSL_EMIF_PHYCFG_DCULR_LEADDR_SHIFT                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DCULR_LEADDR_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DCULR_LCNT_MASK                                        (0x0000FF00U)
#define CSL_EMIF_PHYCFG_DCULR_LCNT_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DCULR_LCNT_MAX                                         (0x000000FFU)

#define CSL_EMIF_PHYCFG_DCULR_LINF_MASK                                        (0x00010000U)
#define CSL_EMIF_PHYCFG_DCULR_LINF_SHIFT                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_DCULR_LINF_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_DCULR_IDA_MASK                                         (0x00020000U)
#define CSL_EMIF_PHYCFG_DCULR_IDA_SHIFT                                        (0x00000011U)
#define CSL_EMIF_PHYCFG_DCULR_IDA_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_DCULR_RESERVED_27_18_MASK                              (0x0FFC0000U)
#define CSL_EMIF_PHYCFG_DCULR_RESERVED_27_18_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DCULR_RESERVED_27_18_MAX                               (0x000003FFU)

#define CSL_EMIF_PHYCFG_DCULR_XLEADDR_MASK                                     (0xF0000000U)
#define CSL_EMIF_PHYCFG_DCULR_XLEADDR_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DCULR_XLEADDR_MAX                                      (0x0000000FU)

/* DCUGCR */

#define CSL_EMIF_PHYCFG_DCUGCR_RCSW_MASK                                       (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DCUGCR_RCSW_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DCUGCR_RCSW_MAX                                        (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DCUGCR_RESERVED_31_16_MASK                             (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DCUGCR_RESERVED_31_16_SHIFT                            (0x00000010U)
#define CSL_EMIF_PHYCFG_DCUGCR_RESERVED_31_16_MAX                              (0x0000FFFFU)

/* DCUTPR */

#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT0_MASK                                     (0x000000FFU)
#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT0_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT0_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT1_MASK                                     (0x0000FF00U)
#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT1_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT1_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT2_MASK                                     (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT2_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DCUTPR_TDCUT2_MAX                                      (0x0000FFFFU)

/* DCUSR0 */

#define CSL_EMIF_PHYCFG_DCUSR0_RDONE_MASK                                      (0x00000001U)
#define CSL_EMIF_PHYCFG_DCUSR0_RDONE_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DCUSR0_RDONE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DCUSR0_CFAIL_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DCUSR0_CFAIL_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DCUSR0_CFAIL_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DCUSR0_CFULL_MASK                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_DCUSR0_CFULL_SHIFT                                     (0x00000002U)
#define CSL_EMIF_PHYCFG_DCUSR0_CFULL_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DCUSR0_RESERVED_31_3_MASK                              (0xFFFFFFF8U)
#define CSL_EMIF_PHYCFG_DCUSR0_RESERVED_31_3_SHIFT                             (0x00000003U)
#define CSL_EMIF_PHYCFG_DCUSR0_RESERVED_31_3_MAX                               (0x1FFFFFFFU)

/* DCUSR1 */

#define CSL_EMIF_PHYCFG_DCUSR1_RDCNT_MASK                                      (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DCUSR1_RDCNT_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DCUSR1_RDCNT_MAX                                       (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DCUSR1_FLCNT_MASK                                      (0x00FF0000U)
#define CSL_EMIF_PHYCFG_DCUSR1_FLCNT_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DCUSR1_FLCNT_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DCUSR1_LPCNT_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DCUSR1_LPCNT_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DCUSR1_LPCNT_MAX                                       (0x000000FFU)

/* BISTRR */

#define CSL_EMIF_PHYCFG_BISTRR_BINST_MASK                                      (0x00000007U)
#define CSL_EMIF_PHYCFG_BISTRR_BINST_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTRR_BINST_MAX                                       (0x00000007U)

#define CSL_EMIF_PHYCFG_BISTRR_BMODE_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_BISTRR_BMODE_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_BISTRR_BMODE_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_BINF_MASK                                       (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTRR_BINF_SHIFT                                      (0x00000004U)
#define CSL_EMIF_PHYCFG_BISTRR_BINF_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_NFAIL_MASK                                      (0x00001FE0U)
#define CSL_EMIF_PHYCFG_BISTRR_NFAIL_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_BISTRR_NFAIL_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_BISTRR_BSONF_MASK                                      (0x00002000U)
#define CSL_EMIF_PHYCFG_BISTRR_BSONF_SHIFT                                     (0x0000000DU)
#define CSL_EMIF_PHYCFG_BISTRR_BSONF_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_BDXEN_MASK                                      (0x00004000U)
#define CSL_EMIF_PHYCFG_BISTRR_BDXEN_SHIFT                                     (0x0000000EU)
#define CSL_EMIF_PHYCFG_BISTRR_BDXEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_BACEN_MASK                                      (0x00008000U)
#define CSL_EMIF_PHYCFG_BISTRR_BACEN_SHIFT                                     (0x0000000FU)
#define CSL_EMIF_PHYCFG_BISTRR_BACEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_BDMEN_MASK                                      (0x00010000U)
#define CSL_EMIF_PHYCFG_BISTRR_BDMEN_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTRR_BDMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_BDXDPAT_MASK                                    (0x00060000U)
#define CSL_EMIF_PHYCFG_BISTRR_BDXDPAT_SHIFT                                   (0x00000011U)
#define CSL_EMIF_PHYCFG_BISTRR_BDXDPAT_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTRR_BDXSEL_MASK                                     (0x00780000U)
#define CSL_EMIF_PHYCFG_BISTRR_BDXSEL_SHIFT                                    (0x00000013U)
#define CSL_EMIF_PHYCFG_BISTRR_BDXSEL_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTRR_BCKSEL_MASK                                     (0x01800000U)
#define CSL_EMIF_PHYCFG_BISTRR_BCKSEL_SHIFT                                    (0x00000017U)
#define CSL_EMIF_PHYCFG_BISTRR_BCKSEL_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTRR_BCCSEL_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_BISTRR_BCCSEL_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_BISTRR_BCCSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_BACDPAT_MASK                                    (0x0C000000U)
#define CSL_EMIF_PHYCFG_BISTRR_BACDPAT_SHIFT                                   (0x0000001AU)
#define CSL_EMIF_PHYCFG_BISTRR_BACDPAT_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTRR_BSOMA_MASK                                      (0x10000000U)
#define CSL_EMIF_PHYCFG_BISTRR_BSOMA_SHIFT                                     (0x0000001CU)
#define CSL_EMIF_PHYCFG_BISTRR_BSOMA_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_BPRBST_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_BISTRR_BPRBST_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_BISTRR_BPRBST_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTRR_RESERVED_31_30_MASK                             (0xC0000000U)
#define CSL_EMIF_PHYCFG_BISTRR_RESERVED_31_30_SHIFT                            (0x0000001EU)
#define CSL_EMIF_PHYCFG_BISTRR_RESERVED_31_30_MAX                              (0x00000003U)

/* BISTWCR */

#define CSL_EMIF_PHYCFG_BISTWCR_BDXWCNT_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_BISTWCR_BDXWCNT_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTWCR_BDXWCNT_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_BISTWCR_BACWCNT_MASK                                   (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_BISTWCR_BACWCNT_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTWCR_BACWCNT_MAX                                    (0x0000FFFFU)

/* BISTMSKR0 */

#define CSL_EMIF_PHYCFG_BISTMSKR0_AMSK_MASK                                    (0x0003FFFFU)
#define CSL_EMIF_PHYCFG_BISTMSKR0_AMSK_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_AMSK_MAX                                     (0x0003FFFFU)

#define CSL_EMIF_PHYCFG_BISTMSKR0_RESERVED_18_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_RESERVED_18_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_RESERVED_18_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTMSKR0_ACTMSK_MASK                                  (0x00080000U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_ACTMSK_SHIFT                                 (0x00000013U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_ACTMSK_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTMSKR0_CSMSK_MASK                                   (0x00300000U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_CSMSK_SHIFT                                  (0x00000014U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_CSMSK_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTMSKR0_CSMSK_RSVD_MASK                              (0xFFC00000U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_CSMSK_RSVD_SHIFT                             (0x00000016U)
#define CSL_EMIF_PHYCFG_BISTMSKR0_CSMSK_RSVD_MAX                               (0x000003FFU)

/* BISTMSKR1 */

#define CSL_EMIF_PHYCFG_BISTMSKR1_RESERVED_3_0_MASK                            (0x0000000FU)
#define CSL_EMIF_PHYCFG_BISTMSKR1_RESERVED_3_0_SHIFT                           (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_RESERVED_3_0_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTMSKR1_BAMSK_MASK                                   (0x000000F0U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_BAMSK_SHIFT                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_BAMSK_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTMSKR1_CKEMSK_MASK                                  (0x00000300U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_CKEMSK_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_CKEMSK_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTMSKR1_CKEMSK_RSVD_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_CKEMSK_RSVD_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_BISTMSKR1_CKEMSK_RSVD_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_BISTMSKR1_ODTMSK_MASK                                  (0x00030000U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_ODTMSK_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_ODTMSK_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTMSKR1_ODTMSK_RSVD_MASK                             (0x00FC0000U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_ODTMSK_RSVD_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_ODTMSK_RSVD_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_BISTMSKR1_CIDMSK_MASK                                  (0x01000000U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_CIDMSK_SHIFT                                 (0x00000018U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_CIDMSK_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTMSKR1_CIDMSK_RSVD_MASK                             (0x06000000U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_CIDMSK_RSVD_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_CIDMSK_RSVD_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTMSKR1_PARINMSK_MASK                                (0x08000000U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_PARINMSK_SHIFT                               (0x0000001BU)
#define CSL_EMIF_PHYCFG_BISTMSKR1_PARINMSK_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTMSKR1_DMMSK_MASK                                   (0xF0000000U)
#define CSL_EMIF_PHYCFG_BISTMSKR1_DMMSK_SHIFT                                  (0x0000001CU)
#define CSL_EMIF_PHYCFG_BISTMSKR1_DMMSK_MAX                                    (0x0000000FU)

/* BISTMSKR2 */

#define CSL_EMIF_PHYCFG_BISTMSKR2_DQMSK_MASK                                   (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_BISTMSKR2_DQMSK_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTMSKR2_DQMSK_MAX                                    (0xFFFFFFFFU)

/* BISTLSR */

#define CSL_EMIF_PHYCFG_BISTLSR_SEED_MASK                                      (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_BISTLSR_SEED_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTLSR_SEED_MAX                                       (0xFFFFFFFFU)

/* BISTAR0 */

#define CSL_EMIF_PHYCFG_BISTAR0_BCOL_MASK                                      (0x00000FFFU)
#define CSL_EMIF_PHYCFG_BISTAR0_BCOL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTAR0_BCOL_MAX                                       (0x00000FFFU)

#define CSL_EMIF_PHYCFG_BISTAR0_RESERVED_27_12_MASK                            (0x0FFFF000U)
#define CSL_EMIF_PHYCFG_BISTAR0_RESERVED_27_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_BISTAR0_RESERVED_27_12_MAX                             (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_BISTAR0_BBANK_MASK                                     (0xF0000000U)
#define CSL_EMIF_PHYCFG_BISTAR0_BBANK_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_BISTAR0_BBANK_MAX                                      (0x0000000FU)

/* BISTAR1 */

#define CSL_EMIF_PHYCFG_BISTAR1_BRANK_MASK                                     (0x0000000FU)
#define CSL_EMIF_PHYCFG_BISTAR1_BRANK_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTAR1_BRANK_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTAR1_BAINC_MASK                                     (0x0000FFF0U)
#define CSL_EMIF_PHYCFG_BISTAR1_BAINC_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_BISTAR1_BAINC_MAX                                      (0x00000FFFU)

#define CSL_EMIF_PHYCFG_BISTAR1_BMRANK_MASK                                    (0x000F0000U)
#define CSL_EMIF_PHYCFG_BISTAR1_BMRANK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTAR1_BMRANK_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTAR1_RESERVED_31_20_MASK                            (0xFFF00000U)
#define CSL_EMIF_PHYCFG_BISTAR1_RESERVED_31_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_BISTAR1_RESERVED_31_20_MAX                             (0x00000FFFU)

/* BISTAR2 */

#define CSL_EMIF_PHYCFG_BISTAR2_BMCOL_MASK                                     (0x00000FFFU)
#define CSL_EMIF_PHYCFG_BISTAR2_BMCOL_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTAR2_BMCOL_MAX                                      (0x00000FFFU)

#define CSL_EMIF_PHYCFG_BISTAR2_RESERVED_27_12_MASK                            (0x0FFFF000U)
#define CSL_EMIF_PHYCFG_BISTAR2_RESERVED_27_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_BISTAR2_RESERVED_27_12_MAX                             (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_BISTAR2_BMBANK_MASK                                    (0xF0000000U)
#define CSL_EMIF_PHYCFG_BISTAR2_BMBANK_SHIFT                                   (0x0000001CU)
#define CSL_EMIF_PHYCFG_BISTAR2_BMBANK_MAX                                     (0x0000000FU)

/* BISTAR3 */

#define CSL_EMIF_PHYCFG_BISTAR3_BROW_MASK                                      (0x0003FFFFU)
#define CSL_EMIF_PHYCFG_BISTAR3_BROW_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTAR3_BROW_MAX                                       (0x0003FFFFU)

#define CSL_EMIF_PHYCFG_BISTAR3_RESERVED_31_18_MASK                            (0xFFFC0000U)
#define CSL_EMIF_PHYCFG_BISTAR3_RESERVED_31_18_SHIFT                           (0x00000012U)
#define CSL_EMIF_PHYCFG_BISTAR3_RESERVED_31_18_MAX                             (0x00003FFFU)

/* BISTAR4 */

#define CSL_EMIF_PHYCFG_BISTAR4_BMROW_MASK                                     (0x0003FFFFU)
#define CSL_EMIF_PHYCFG_BISTAR4_BMROW_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTAR4_BMROW_MAX                                      (0x0003FFFFU)

#define CSL_EMIF_PHYCFG_BISTAR4_RESERVED_31_18_MASK                            (0xFFFC0000U)
#define CSL_EMIF_PHYCFG_BISTAR4_RESERVED_31_18_SHIFT                           (0x00000012U)
#define CSL_EMIF_PHYCFG_BISTAR4_RESERVED_31_18_MAX                             (0x00003FFFU)

/* BISTUDPR */

#define CSL_EMIF_PHYCFG_BISTUDPR_BUDP0_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_BISTUDPR_BUDP0_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTUDPR_BUDP0_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_BISTUDPR_BUDP1_MASK                                    (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_BISTUDPR_BUDP1_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTUDPR_BUDP1_MAX                                     (0x0000FFFFU)

/* BISTGSR */

#define CSL_EMIF_PHYCFG_BISTGSR_BDONE_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_BISTGSR_BDONE_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTGSR_BDONE_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTGSR_BACERR_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_BISTGSR_BACERR_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_BISTGSR_BACERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTGSR_BDXERR_MASK                                    (0x000007FCU)
#define CSL_EMIF_PHYCFG_BISTGSR_BDXERR_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_BISTGSR_BDXERR_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_11_MASK                               (0x00000800U)
#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_11_SHIFT                              (0x0000000BU)
#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_11_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_BISTGSR_DMBER_MASK                                     (0x0FF00000U)
#define CSL_EMIF_PHYCFG_BISTGSR_DMBER_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_BISTGSR_DMBER_MAX                                      (0x000000FFU)

#define CSL_EMIF_PHYCFG_BISTGSR_RASBER_MASK                                    (0x30000000U)
#define CSL_EMIF_PHYCFG_BISTGSR_RASBER_SHIFT                                   (0x0000001CU)
#define CSL_EMIF_PHYCFG_BISTGSR_RASBER_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_BISTGSR_RESERVED_31_30_MAX                             (0x00000003U)

/* BISTWER0 */

#define CSL_EMIF_PHYCFG_BISTWER0_ACWER_MASK                                    (0x0003FFFFU)
#define CSL_EMIF_PHYCFG_BISTWER0_ACWER_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTWER0_ACWER_MAX                                     (0x0003FFFFU)

#define CSL_EMIF_PHYCFG_BISTWER0_RESERVED_31_18_MASK                           (0xFFFC0000U)
#define CSL_EMIF_PHYCFG_BISTWER0_RESERVED_31_18_SHIFT                          (0x00000012U)
#define CSL_EMIF_PHYCFG_BISTWER0_RESERVED_31_18_MAX                            (0x00003FFFU)

/* BISTWER1 */

#define CSL_EMIF_PHYCFG_BISTWER1_DXWER_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_BISTWER1_DXWER_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTWER1_DXWER_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_BISTWER1_RESERVED_31_16_MASK                           (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_BISTWER1_RESERVED_31_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTWER1_RESERVED_31_16_MAX                            (0x0000FFFFU)

/* BISTBER0 */

#define CSL_EMIF_PHYCFG_BISTBER0_ABER_MASK                                     (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_BISTBER0_ABER_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTBER0_ABER_MAX                                      (0xFFFFFFFFU)

/* BISTBER1 */

#define CSL_EMIF_PHYCFG_BISTBER1_BABER_MASK                                    (0x000000FFU)
#define CSL_EMIF_PHYCFG_BISTBER1_BABER_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTBER1_BABER_MAX                                     (0x000000FFU)

#define CSL_EMIF_PHYCFG_BISTBER1_CSBER_MASK                                    (0x00000F00U)
#define CSL_EMIF_PHYCFG_BISTBER1_CSBER_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_BISTBER1_CSBER_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTBER1_CSBER_RSVD_MASK                               (0xFFFFF000U)
#define CSL_EMIF_PHYCFG_BISTBER1_CSBER_RSVD_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_BISTBER1_CSBER_RSVD_MAX                                (0x000FFFFFU)

/* BISTBER2 */

#define CSL_EMIF_PHYCFG_BISTBER2_DQBER0_MASK                                   (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_BISTBER2_DQBER0_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTBER2_DQBER0_MAX                                    (0xFFFFFFFFU)

/* BISTBER3 */

#define CSL_EMIF_PHYCFG_BISTBER3_DQBER1_MASK                                   (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_BISTBER3_DQBER1_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTBER3_DQBER1_MAX                                    (0xFFFFFFFFU)

/* BISTBER4 */

#define CSL_EMIF_PHYCFG_BISTBER4_ABER_MASK                                     (0x0000000FU)
#define CSL_EMIF_PHYCFG_BISTBER4_ABER_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTBER4_ABER_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTBER4_RESERVED_7_4_MASK                             (0x000000F0U)
#define CSL_EMIF_PHYCFG_BISTBER4_RESERVED_7_4_SHIFT                            (0x00000004U)
#define CSL_EMIF_PHYCFG_BISTBER4_RESERVED_7_4_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTBER4_CIDBER_MASK                                   (0x00000300U)
#define CSL_EMIF_PHYCFG_BISTBER4_CIDBER_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_BISTBER4_CIDBER_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTBER4_CIDBER_RSVD_MASK                              (0x00003C00U)
#define CSL_EMIF_PHYCFG_BISTBER4_CIDBER_RSVD_SHIFT                             (0x0000000AU)
#define CSL_EMIF_PHYCFG_BISTBER4_CIDBER_RSVD_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTBER4_RESERVED_31_14_MASK                           (0xFFFFC000U)
#define CSL_EMIF_PHYCFG_BISTBER4_RESERVED_31_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_BISTBER4_RESERVED_31_14_MAX                            (0x0003FFFFU)

/* BISTWCSR */

#define CSL_EMIF_PHYCFG_BISTWCSR_ACWCNT_MASK                                   (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_BISTWCSR_ACWCNT_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTWCSR_ACWCNT_MAX                                    (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_BISTWCSR_DXWCNT_MASK                                   (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_BISTWCSR_DXWCNT_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTWCSR_DXWCNT_MAX                                    (0x0000FFFFU)

/* BISTFWR0 */

#define CSL_EMIF_PHYCFG_BISTFWR0_AWEBS_MASK                                    (0x0003FFFFU)
#define CSL_EMIF_PHYCFG_BISTFWR0_AWEBS_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTFWR0_AWEBS_MAX                                     (0x0003FFFFU)

#define CSL_EMIF_PHYCFG_BISTFWR0_ACTWEBS_MASK                                  (0x00040000U)
#define CSL_EMIF_PHYCFG_BISTFWR0_ACTWEBS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_BISTFWR0_ACTWEBS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTFWR0_RESERVED_19_MASK                              (0x00080000U)
#define CSL_EMIF_PHYCFG_BISTFWR0_RESERVED_19_SHIFT                             (0x00000013U)
#define CSL_EMIF_PHYCFG_BISTFWR0_RESERVED_19_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTFWR0_CSWEBS_MASK                                   (0x00300000U)
#define CSL_EMIF_PHYCFG_BISTFWR0_CSWEBS_SHIFT                                  (0x00000014U)
#define CSL_EMIF_PHYCFG_BISTFWR0_CSWEBS_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTFWR0_CSWEBS_RSVD_MASK                              (0xFFC00000U)
#define CSL_EMIF_PHYCFG_BISTFWR0_CSWEBS_RSVD_SHIFT                             (0x00000016U)
#define CSL_EMIF_PHYCFG_BISTFWR0_CSWEBS_RSVD_MAX                               (0x000003FFU)

/* BISTFWR1 */

#define CSL_EMIF_PHYCFG_BISTFWR1_CKEWEBS_MASK                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_BISTFWR1_CKEWEBS_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTFWR1_CKEWEBS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTFWR1_CKEWEBS_RSVD_MASK                             (0x000000FCU)
#define CSL_EMIF_PHYCFG_BISTFWR1_CKEWEBS_RSVD_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_BISTFWR1_CKEWEBS_RSVD_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_BISTFWR1_ODTWEBS_MASK                                  (0x00000300U)
#define CSL_EMIF_PHYCFG_BISTFWR1_ODTWEBS_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_BISTFWR1_ODTWEBS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTFWR1_ODTWEBS_RSVD_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_BISTFWR1_ODTWEBS_RSVD_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_BISTFWR1_ODTWEBS_RSVD_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_BISTFWR1_BAWEBS_MASK                                   (0x000F0000U)
#define CSL_EMIF_PHYCFG_BISTFWR1_BAWEBS_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTFWR1_BAWEBS_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTFWR1_CIDWEBS_MASK                                  (0x00100000U)
#define CSL_EMIF_PHYCFG_BISTFWR1_CIDWEBS_SHIFT                                 (0x00000014U)
#define CSL_EMIF_PHYCFG_BISTFWR1_CIDWEBS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTFWR1_CIDWEBS_RSVD_MASK                             (0x00600000U)
#define CSL_EMIF_PHYCFG_BISTFWR1_CIDWEBS_RSVD_SHIFT                            (0x00000015U)
#define CSL_EMIF_PHYCFG_BISTFWR1_CIDWEBS_RSVD_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_BISTFWR1_RESERVED_23_22_MASK                           (0x00800000U)
#define CSL_EMIF_PHYCFG_BISTFWR1_RESERVED_23_22_SHIFT                          (0x00000017U)
#define CSL_EMIF_PHYCFG_BISTFWR1_RESERVED_23_22_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_BISTFWR1_RESERVED_27_24_MASK                           (0x0F000000U)
#define CSL_EMIF_PHYCFG_BISTFWR1_RESERVED_27_24_SHIFT                          (0x00000018U)
#define CSL_EMIF_PHYCFG_BISTFWR1_RESERVED_27_24_MAX                            (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTFWR1_DMWEBS_MASK                                   (0xF0000000U)
#define CSL_EMIF_PHYCFG_BISTFWR1_DMWEBS_SHIFT                                  (0x0000001CU)
#define CSL_EMIF_PHYCFG_BISTFWR1_DMWEBS_MAX                                    (0x0000000FU)

/* BISTFWR2 */

#define CSL_EMIF_PHYCFG_BISTFWR2_DQWEBS_MASK                                   (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_BISTFWR2_DQWEBS_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTFWR2_DQWEBS_MAX                                    (0xFFFFFFFFU)

/* BISTBER5 */

#define CSL_EMIF_PHYCFG_BISTBER5_CKEBER_MASK                                   (0x0000000FU)
#define CSL_EMIF_PHYCFG_BISTBER5_CKEBER_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_BISTBER5_CKEBER_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTBER5_CKEBER_RSVD_MASK                              (0x0000FFF0U)
#define CSL_EMIF_PHYCFG_BISTBER5_CKEBER_RSVD_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_BISTBER5_CKEBER_RSVD_MAX                               (0x00000FFFU)

#define CSL_EMIF_PHYCFG_BISTBER5_ODTBER_MASK                                   (0x000F0000U)
#define CSL_EMIF_PHYCFG_BISTBER5_ODTBER_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_BISTBER5_ODTBER_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_BISTBER5_ODTBER_RSVD_MASK                              (0xFFF00000U)
#define CSL_EMIF_PHYCFG_BISTBER5_ODTBER_RSVD_SHIFT                             (0x00000014U)
#define CSL_EMIF_PHYCFG_BISTBER5_ODTBER_RSVD_MAX                               (0x00000FFFU)

/* RANKIDR */

#define CSL_EMIF_PHYCFG_RANKIDR_RANKWID_MASK                                   (0x0000000FU)
#define CSL_EMIF_PHYCFG_RANKIDR_RANKWID_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_RANKIDR_RANKWID_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_RANKIDR_RESERVED_15_4_MASK                             (0x0000FFF0U)
#define CSL_EMIF_PHYCFG_RANKIDR_RESERVED_15_4_SHIFT                            (0x00000004U)
#define CSL_EMIF_PHYCFG_RANKIDR_RESERVED_15_4_MAX                              (0x00000FFFU)

#define CSL_EMIF_PHYCFG_RANKIDR_RANKRID_MASK                                   (0x000F0000U)
#define CSL_EMIF_PHYCFG_RANKIDR_RANKRID_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_RANKIDR_RANKRID_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_RANKIDR_RESERVED_31_20_MASK                            (0xFFF00000U)
#define CSL_EMIF_PHYCFG_RANKIDR_RESERVED_31_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_RANKIDR_RESERVED_31_20_MAX                             (0x00000FFFU)

/* RIOCR0 */

#define CSL_EMIF_PHYCFG_RIOCR0_RESERVED_31_0_MASK                              (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_RIOCR0_RESERVED_31_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_RIOCR0_RESERVED_31_0_MAX                               (0xFFFFFFFFU)

/* RIOCR1 */

#define CSL_EMIF_PHYCFG_RIOCR1_RESERVED_31_0_MASK                              (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_RIOCR1_RESERVED_31_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_RIOCR1_RESERVED_31_0_MAX                               (0xFFFFFFFFU)

/* RIOCR2 */

#define CSL_EMIF_PHYCFG_RIOCR2_CSOEMODE_MASK                                   (0x0000000FU)
#define CSL_EMIF_PHYCFG_RIOCR2_CSOEMODE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_RIOCR2_CSOEMODE_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIOCR2_CSOEMODE_RSVD_MASK                              (0x00FFFFF0U)
#define CSL_EMIF_PHYCFG_RIOCR2_CSOEMODE_RSVD_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_RIOCR2_CSOEMODE_RSVD_MAX                               (0x000FFFFFU)

#define CSL_EMIF_PHYCFG_RIOCR2_COEMODE_MASK                                    (0x03000000U)
#define CSL_EMIF_PHYCFG_RIOCR2_COEMODE_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_RIOCR2_COEMODE_MAX                                     (0x00000003U)

#define CSL_EMIF_PHYCFG_RIOCR2_COEMODE_RSVD_MASK                               (0x3C000000U)
#define CSL_EMIF_PHYCFG_RIOCR2_COEMODE_RSVD_SHIFT                              (0x0000001AU)
#define CSL_EMIF_PHYCFG_RIOCR2_COEMODE_RSVD_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIOCR2_RESERVED_31_30_MASK                             (0xC0000000U)
#define CSL_EMIF_PHYCFG_RIOCR2_RESERVED_31_30_SHIFT                            (0x0000001EU)
#define CSL_EMIF_PHYCFG_RIOCR2_RESERVED_31_30_MAX                              (0x00000003U)

/* RIOCR3 */

#define CSL_EMIF_PHYCFG_RIOCR3_RESERVED_31_0_MASK                              (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_RIOCR3_RESERVED_31_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_RIOCR3_RESERVED_31_0_MAX                               (0xFFFFFFFFU)

/* RIOCR4 */

#define CSL_EMIF_PHYCFG_RIOCR4_CKEOEMODE_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_RIOCR4_CKEOEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_RIOCR4_CKEOEMODE_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIOCR4_CKEOEMODE_RSVD_MASK                             (0x0000FFF0U)
#define CSL_EMIF_PHYCFG_RIOCR4_CKEOEMODE_RSVD_SHIFT                            (0x00000004U)
#define CSL_EMIF_PHYCFG_RIOCR4_CKEOEMODE_RSVD_MAX                              (0x00000FFFU)

#define CSL_EMIF_PHYCFG_RIOCR4_RESERVED_31_16_MASK                             (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_RIOCR4_RESERVED_31_16_SHIFT                            (0x00000010U)
#define CSL_EMIF_PHYCFG_RIOCR4_RESERVED_31_16_MAX                              (0x0000FFFFU)

/* RIOCR5 */

#define CSL_EMIF_PHYCFG_RIOCR5_ODTOEMODE_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_RIOCR5_ODTOEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_RIOCR5_ODTOEMODE_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_RIOCR5_ODTOEMODE_RSVD_MASK                             (0x0000FFF0U)
#define CSL_EMIF_PHYCFG_RIOCR5_ODTOEMODE_RSVD_SHIFT                            (0x00000004U)
#define CSL_EMIF_PHYCFG_RIOCR5_ODTOEMODE_RSVD_MAX                              (0x00000FFFU)

#define CSL_EMIF_PHYCFG_RIOCR5_RESERVED_31_16_MASK                             (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_RIOCR5_RESERVED_31_16_SHIFT                            (0x00000010U)
#define CSL_EMIF_PHYCFG_RIOCR5_RESERVED_31_16_MAX                              (0x0000FFFFU)

/* ACIOCR0 */

#define CSL_EMIF_PHYCFG_ACIOCR0_ACRANKCLKSEL_MASK                              (0x00000001U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACRANKCLKSEL_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACRANKCLKSEL_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR0_ACODTMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACODTMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACODTMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR0_ACPDRMODE_MASK                                 (0x00000030U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACPDRMODE_SHIFT                                (0x00000004U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR0_CKDCC_MASK                                     (0x000003C0U)
#define CSL_EMIF_PHYCFG_ACIOCR0_CKDCC_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_ACIOCR0_CKDCC_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_ACIOCR0_ACPNUMSEL_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACPNUMSEL_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACPNUMSEL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_ACIOCR0_ESR_MASK                                       (0x00FF0000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ESR_SHIFT                                      (0x00000010U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ESR_MAX                                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_25_24_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_25_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_25_24_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR0_RSTODT_MASK                                    (0x04000000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RSTODT_SHIFT                                   (0x0000001AU)
#define CSL_EMIF_PHYCFG_ACIOCR0_RSTODT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_27_MASK                               (0x08000000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_27_SHIFT                              (0x0000001BU)
#define CSL_EMIF_PHYCFG_ACIOCR0_RESERVED_27_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR0_RSTPDR_MASK                                    (0x10000000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RSTPDR_SHIFT                                   (0x0000001CU)
#define CSL_EMIF_PHYCFG_ACIOCR0_RSTPDR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR0_RSTIOM_MASK                                    (0x20000000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_RSTIOM_SHIFT                                   (0x0000001DU)
#define CSL_EMIF_PHYCFG_ACIOCR0_RSTIOM_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR0_ACSR_MASK                                      (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACSR_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACIOCR0_ACSR_MAX                                       (0x00000003U)

/* ACIOCR1 */

#define CSL_EMIF_PHYCFG_ACIOCR1_AOEMODE_MASK                                   (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_ACIOCR1_AOEMODE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_ACIOCR1_AOEMODE_MAX                                    (0xFFFFFFFFU)

/* ACIOCR2 */

#define CSL_EMIF_PHYCFG_ACIOCR2_ACCLKGATE0_MASK                                (0x00FFFFFFU)
#define CSL_EMIF_PHYCFG_ACIOCR2_ACCLKGATE0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_ACIOCR2_ACCLKGATE0_MAX                                 (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_ACIOCR2_CKCLKGATE0_MASK                                (0x03000000U)
#define CSL_EMIF_PHYCFG_ACIOCR2_CKCLKGATE0_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_ACIOCR2_CKCLKGATE0_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR2_CKNCLKGATE0_MASK                               (0x0C000000U)
#define CSL_EMIF_PHYCFG_ACIOCR2_CKNCLKGATE0_SHIFT                              (0x0000001AU)
#define CSL_EMIF_PHYCFG_ACIOCR2_CKNCLKGATE0_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR2_ACTECLKGATE0_MASK                              (0x10000000U)
#define CSL_EMIF_PHYCFG_ACIOCR2_ACTECLKGATE0_SHIFT                             (0x0000001CU)
#define CSL_EMIF_PHYCFG_ACIOCR2_ACTECLKGATE0_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR2_ACPDRCLKGATE0_MASK                             (0x20000000U)
#define CSL_EMIF_PHYCFG_ACIOCR2_ACPDRCLKGATE0_SHIFT                            (0x0000001DU)
#define CSL_EMIF_PHYCFG_ACIOCR2_ACPDRCLKGATE0_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR2_ACOECLKGATE0_MASK                              (0x40000000U)
#define CSL_EMIF_PHYCFG_ACIOCR2_ACOECLKGATE0_SHIFT                             (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACIOCR2_ACOECLKGATE0_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR2_CLKGENCLKGATE_MASK                             (0x80000000U)
#define CSL_EMIF_PHYCFG_ACIOCR2_CLKGENCLKGATE_SHIFT                            (0x0000001FU)
#define CSL_EMIF_PHYCFG_ACIOCR2_CLKGENCLKGATE_MAX                              (0x00000001U)

/* ACIOCR3 */

#define CSL_EMIF_PHYCFG_ACIOCR3_CKOEMODE_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_ACIOCR3_CKOEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_ACIOCR3_CKOEMODE_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_ACIOCR3_CKOEMODE_RSVD_MASK                             (0x000000F0U)
#define CSL_EMIF_PHYCFG_ACIOCR3_CKOEMODE_RSVD_SHIFT                            (0x00000004U)
#define CSL_EMIF_PHYCFG_ACIOCR3_CKOEMODE_RSVD_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ACIOCR3_RESERVED_15_8_MASK                             (0x0000FF00U)
#define CSL_EMIF_PHYCFG_ACIOCR3_RESERVED_15_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_ACIOCR3_RESERVED_15_8_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_ACIOCR3_ACTOEMODE_MASK                                 (0x00030000U)
#define CSL_EMIF_PHYCFG_ACIOCR3_ACTOEMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_ACIOCR3_ACTOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR3_A16OEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_ACIOCR3_A16OEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_ACIOCR3_A16OEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR3_A17OEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_ACIOCR3_A17OEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_ACIOCR3_A17OEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR3_BAOEMODE_MASK                                  (0x03C00000U)
#define CSL_EMIF_PHYCFG_ACIOCR3_BAOEMODE_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_ACIOCR3_BAOEMODE_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_ACIOCR3_BGOEMODE_MASK                                  (0x3C000000U)
#define CSL_EMIF_PHYCFG_ACIOCR3_BGOEMODE_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_ACIOCR3_BGOEMODE_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_ACIOCR3_PAROEMODE_MASK                                 (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACIOCR3_PAROEMODE_SHIFT                                (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACIOCR3_PAROEMODE_MAX                                  (0x00000003U)

/* ACIOCR4 */

#define CSL_EMIF_PHYCFG_ACIOCR4_ACCLKGATE1_MASK                                (0x00FFFFFFU)
#define CSL_EMIF_PHYCFG_ACIOCR4_ACCLKGATE1_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_ACIOCR4_ACCLKGATE1_MAX                                 (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_ACIOCR4_CKCLKGATE1_MASK                                (0x03000000U)
#define CSL_EMIF_PHYCFG_ACIOCR4_CKCLKGATE1_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_ACIOCR4_CKCLKGATE1_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR4_CKNCLKGATE1_MASK                               (0x0C000000U)
#define CSL_EMIF_PHYCFG_ACIOCR4_CKNCLKGATE1_SHIFT                              (0x0000001AU)
#define CSL_EMIF_PHYCFG_ACIOCR4_CKNCLKGATE1_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_ACIOCR4_ACTECLKGATE1_MASK                              (0x10000000U)
#define CSL_EMIF_PHYCFG_ACIOCR4_ACTECLKGATE1_SHIFT                             (0x0000001CU)
#define CSL_EMIF_PHYCFG_ACIOCR4_ACTECLKGATE1_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR4_ACPDRCLKGATE1_MASK                             (0x20000000U)
#define CSL_EMIF_PHYCFG_ACIOCR4_ACPDRCLKGATE1_SHIFT                            (0x0000001DU)
#define CSL_EMIF_PHYCFG_ACIOCR4_ACPDRCLKGATE1_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR4_ACOECLKGATE1_MASK                              (0x40000000U)
#define CSL_EMIF_PHYCFG_ACIOCR4_ACOECLKGATE1_SHIFT                             (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACIOCR4_ACOECLKGATE1_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_ACIOCR4_LBCLKGATE_MASK                                 (0x80000000U)
#define CSL_EMIF_PHYCFG_ACIOCR4_LBCLKGATE_SHIFT                                (0x0000001FU)
#define CSL_EMIF_PHYCFG_ACIOCR4_LBCLKGATE_MAX                                  (0x00000001U)

/* ACIOCR5 */

#define CSL_EMIF_PHYCFG_ACIOCR5_ACRXM_MASK                                     (0x000007FFU)
#define CSL_EMIF_PHYCFG_ACIOCR5_ACRXM_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACIOCR5_ACRXM_MAX                                      (0x000007FFU)

#define CSL_EMIF_PHYCFG_ACIOCR5_ACTXM_MASK                                     (0x003FF800U)
#define CSL_EMIF_PHYCFG_ACIOCR5_ACTXM_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_ACIOCR5_ACTXM_MAX                                      (0x000007FFU)

#define CSL_EMIF_PHYCFG_ACIOCR5_ACXIOM_MASK                                    (0x01C00000U)
#define CSL_EMIF_PHYCFG_ACIOCR5_ACXIOM_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_ACIOCR5_ACXIOM_MAX                                     (0x00000007U)

#define CSL_EMIF_PHYCFG_ACIOCR5_ACVREFIOM_MASK                                 (0x0E000000U)
#define CSL_EMIF_PHYCFG_ACIOCR5_ACVREFIOM_SHIFT                                (0x00000019U)
#define CSL_EMIF_PHYCFG_ACIOCR5_ACVREFIOM_MAX                                  (0x00000007U)

#define CSL_EMIF_PHYCFG_ACIOCR5_RESERVED_31_28_MASK                            (0xF0000000U)
#define CSL_EMIF_PHYCFG_ACIOCR5_RESERVED_31_28_SHIFT                           (0x0000001CU)
#define CSL_EMIF_PHYCFG_ACIOCR5_RESERVED_31_28_MAX                             (0x0000000FU)

/* IOVCR0 */

#define CSL_EMIF_PHYCFG_IOVCR0_ACVREFISEL_MASK                                 (0x0000007FU)
#define CSL_EMIF_PHYCFG_IOVCR0_ACVREFISEL_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACVREFISEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_IOVCR0_ACVREFISELRANGE_MASK                            (0x00000080U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACVREFISELRANGE_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACVREFISELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSSEL_MASK                                  (0x00007F00U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSSEL_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSSELRANGE_MASK                             (0x00008000U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSSELRANGE_SHIFT                            (0x0000000FU)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSSELRANGE_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_IOVCR0_ACREFESEL_MASK                                  (0x007F0000U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFESEL_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFESEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_IOVCR0_ACREFESELRANGE_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFESELRANGE_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFESELRANGE_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_IOVCR0_ACREFIEN_MASK                                   (0x01000000U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFIEN_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFIEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSEN_MASK                                   (0x02000000U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSEN_SHIFT                                  (0x00000019U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFSEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_IOVCR0_ACREFEEN_MASK                                   (0x0C000000U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFEEN_SHIFT                                  (0x0000001AU)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFEEN_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_IOVCR0_ACREFPEN_MASK                                   (0x10000000U)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFPEN_SHIFT                                  (0x0000001CU)
#define CSL_EMIF_PHYCFG_IOVCR0_ACREFPEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_IOVCR0_RESERVED_31_29_MASK                             (0xE0000000U)
#define CSL_EMIF_PHYCFG_IOVCR0_RESERVED_31_29_SHIFT                            (0x0000001DU)
#define CSL_EMIF_PHYCFG_IOVCR0_RESERVED_31_29_MAX                              (0x00000007U)

/* IOVCR1 */

#define CSL_EMIF_PHYCFG_IOVCR1_RESERVED_31_0_MASK                              (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_IOVCR1_RESERVED_31_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_IOVCR1_RESERVED_31_0_MAX                               (0xFFFFFFFFU)

/* VTCR0 */

#define CSL_EMIF_PHYCFG_VTCR0_DVINIT_MASK                                      (0x0000003FU)
#define CSL_EMIF_PHYCFG_VTCR0_DVINIT_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_VTCR0_DVINIT_MAX                                       (0x0000003FU)

#define CSL_EMIF_PHYCFG_VTCR0_DVMIN_MASK                                       (0x00000FC0U)
#define CSL_EMIF_PHYCFG_VTCR0_DVMIN_SHIFT                                      (0x00000006U)
#define CSL_EMIF_PHYCFG_VTCR0_DVMIN_MAX                                        (0x0000003FU)

#define CSL_EMIF_PHYCFG_VTCR0_DVMAX_MASK                                       (0x0003F000U)
#define CSL_EMIF_PHYCFG_VTCR0_DVMAX_SHIFT                                      (0x0000000CU)
#define CSL_EMIF_PHYCFG_VTCR0_DVMAX_MAX                                        (0x0000003FU)

#define CSL_EMIF_PHYCFG_VTCR0_DVSS_MASK                                        (0x003C0000U)
#define CSL_EMIF_PHYCFG_VTCR0_DVSS_SHIFT                                       (0x00000012U)
#define CSL_EMIF_PHYCFG_VTCR0_DVSS_MAX                                         (0x0000000FU)

#define CSL_EMIF_PHYCFG_VTCR0_VWCR_MASK                                        (0x03C00000U)
#define CSL_EMIF_PHYCFG_VTCR0_VWCR_SHIFT                                       (0x00000016U)
#define CSL_EMIF_PHYCFG_VTCR0_VWCR_MAX                                         (0x0000000FU)

#define CSL_EMIF_PHYCFG_VTCR0_RESERVED_26_MASK                                 (0x04000000U)
#define CSL_EMIF_PHYCFG_VTCR0_RESERVED_26_SHIFT                                (0x0000001AU)
#define CSL_EMIF_PHYCFG_VTCR0_RESERVED_26_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR0_PDAEN_MASK                                       (0x08000000U)
#define CSL_EMIF_PHYCFG_VTCR0_PDAEN_SHIFT                                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_VTCR0_PDAEN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR0_DVEN_MASK                                        (0x10000000U)
#define CSL_EMIF_PHYCFG_VTCR0_DVEN_SHIFT                                       (0x0000001CU)
#define CSL_EMIF_PHYCFG_VTCR0_DVEN_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR0_TVREF_MASK                                       (0xE0000000U)
#define CSL_EMIF_PHYCFG_VTCR0_TVREF_SHIFT                                      (0x0000001DU)
#define CSL_EMIF_PHYCFG_VTCR0_TVREF_MAX                                        (0x00000007U)

/* VTCR1 */

#define CSL_EMIF_PHYCFG_VTCR1_HVIO_MASK                                        (0x00000001U)
#define CSL_EMIF_PHYCFG_VTCR1_HVIO_SHIFT                                       (0x00000000U)
#define CSL_EMIF_PHYCFG_VTCR1_HVIO_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR1_HVEN_MASK                                        (0x00000002U)
#define CSL_EMIF_PHYCFG_VTCR1_HVEN_SHIFT                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_VTCR1_HVEN_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR1_ENUM_MASK                                        (0x00000004U)
#define CSL_EMIF_PHYCFG_VTCR1_ENUM_SHIFT                                       (0x00000002U)
#define CSL_EMIF_PHYCFG_VTCR1_ENUM_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR1_EOFF_MASK                                        (0x00000018U)
#define CSL_EMIF_PHYCFG_VTCR1_EOFF_SHIFT                                       (0x00000003U)
#define CSL_EMIF_PHYCFG_VTCR1_EOFF_MAX                                         (0x00000003U)

#define CSL_EMIF_PHYCFG_VTCR1_TVREFIO_MASK                                     (0x000000E0U)
#define CSL_EMIF_PHYCFG_VTCR1_TVREFIO_SHIFT                                    (0x00000005U)
#define CSL_EMIF_PHYCFG_VTCR1_TVREFIO_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_VTCR1_SHREN_MASK                                       (0x00000100U)
#define CSL_EMIF_PHYCFG_VTCR1_SHREN_SHIFT                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_VTCR1_SHREN_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR1_SHRNK_MASK                                       (0x00000600U)
#define CSL_EMIF_PHYCFG_VTCR1_SHRNK_SHIFT                                      (0x00000009U)
#define CSL_EMIF_PHYCFG_VTCR1_SHRNK_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_11_MASK                                 (0x00000800U)
#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_11_SHIFT                                (0x0000000BU)
#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_11_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR1_HVMIN_MASK                                       (0x0007F000U)
#define CSL_EMIF_PHYCFG_VTCR1_HVMIN_SHIFT                                      (0x0000000CU)
#define CSL_EMIF_PHYCFG_VTCR1_HVMIN_MAX                                        (0x0000007FU)

#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_19_MASK                                 (0x00080000U)
#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_19_SHIFT                                (0x00000013U)
#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_19_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR1_HVMAX_MASK                                       (0x07F00000U)
#define CSL_EMIF_PHYCFG_VTCR1_HVMAX_SHIFT                                      (0x00000014U)
#define CSL_EMIF_PHYCFG_VTCR1_HVMAX_MAX                                        (0x0000007FU)

#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_27_MASK                                 (0x08000000U)
#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_27_SHIFT                                (0x0000001BU)
#define CSL_EMIF_PHYCFG_VTCR1_RESERVED_27_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_VTCR1_HVSS_MASK                                        (0xF0000000U)
#define CSL_EMIF_PHYCFG_VTCR1_HVSS_SHIFT                                       (0x0000001CU)
#define CSL_EMIF_PHYCFG_VTCR1_HVSS_MAX                                         (0x0000000FU)

/* ACBDLR0 */

#define CSL_EMIF_PHYCFG_ACBDLR0_CK0BD_MASK                                     (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR0_CK0BD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR0_CK0BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR0_CK1BD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR0_CK1BD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR0_CK1BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR0_CK2BD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR0_CK2BD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR0_CK2BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR0_CK3BD_MASK                                     (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR0_CK3BD_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR0_CK3BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR0_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR1 */

#define CSL_EMIF_PHYCFG_ACBDLR1_ACTBD_MASK                                     (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR1_ACTBD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR1_ACTBD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR1_A17BD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR1_A17BD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR1_A17BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR1_A16BD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR1_A16BD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR1_A16BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR1_PARBD_MASK                                     (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR1_PARBD_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR1_PARBD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR1_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR2 */

#define CSL_EMIF_PHYCFG_ACBDLR2_BA0BD_MASK                                     (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR2_BA0BD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR2_BA0BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR2_BA1BD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR2_BA1BD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR2_BA1BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR2_BG0BD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR2_BG0BD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR2_BG0BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR2_BG1BD_MASK                                     (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR2_BG1BD_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR2_BG1BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR2_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR3 */

#define CSL_EMIF_PHYCFG_ACBDLR3_CS0BD_MASK                                     (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR3_CS0BD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR3_CS0BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR3_CS1BD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR3_CS1BD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR3_CS1BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR3_CS2BD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR3_CS2BD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR3_CS2BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR3_CS3BD_MASK                                     (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR3_CS3BD_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR3_CS3BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR3_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR4 */

#define CSL_EMIF_PHYCFG_ACBDLR4_ODT0BD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR4_ODT0BD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR4_ODT0BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR4_ODT1BD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR4_ODT1BD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR4_ODT1BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR4_ODT2BD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR4_ODT2BD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR4_ODT2BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR4_ODT3BD_MASK                                    (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR4_ODT3BD_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR4_ODT3BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR4_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR5 */

#define CSL_EMIF_PHYCFG_ACBDLR5_CKE0BD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR5_CKE0BD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR5_CKE0BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR5_CKE1BD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR5_CKE1BD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR5_CKE1BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR5_CKE2BD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR5_CKE2BD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR5_CKE2BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR5_CKE3BD_MASK                                    (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR5_CKE3BD_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR5_CKE3BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR5_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR6 */

#define CSL_EMIF_PHYCFG_ACBDLR6_A00BD_MASK                                     (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR6_A00BD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR6_A00BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR6_A01BD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR6_A01BD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR6_A01BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR6_A02BD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR6_A02BD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR6_A02BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR6_A03BD_MASK                                     (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR6_A03BD_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR6_A03BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR6_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR7 */

#define CSL_EMIF_PHYCFG_ACBDLR7_A04BD_MASK                                     (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR7_A04BD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR7_A04BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR7_A05BD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR7_A05BD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR7_A05BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR7_A06BD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR7_A06BD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR7_A06BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR7_A07BD_MASK                                     (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR7_A07BD_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR7_A07BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR7_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR8 */

#define CSL_EMIF_PHYCFG_ACBDLR8_A08BD_MASK                                     (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR8_A08BD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR8_A08BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR8_A09BD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR8_A09BD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR8_A09BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR8_A10BD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR8_A10BD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR8_A10BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR8_A11BD_MASK                                     (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR8_A11BD_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR8_A11BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR8_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR9 */

#define CSL_EMIF_PHYCFG_ACBDLR9_A12BD_MASK                                     (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR9_A12BD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR9_A12BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR9_A13BD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR9_A13BD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR9_A13BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR9_A14BD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR9_A14BD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR9_A14BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR9_A15BD_MASK                                     (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR9_A15BD_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR9_A15BD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR9_RESERVED_31_30_MAX                             (0x00000003U)

/* ACBDLR10 */

#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_ACBDLR10_CID0BD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR10_CID0BD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR10_CID0BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR10_CID1BD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR10_CID1BD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR10_CID1BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR10_CID2BD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR10_CID2BD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR10_CID2BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR10_RESERVED_31_30_MAX                            (0x00000003U)

/* ACBDLR11 */

#define CSL_EMIF_PHYCFG_ACBDLR11_CS4BD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR11_CS4BD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR11_CS4BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR11_CS5BD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR11_CS5BD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR11_CS5BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR11_CS6BD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR11_CS6BD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR11_CS6BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR11_CS7BD_MASK                                    (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR11_CS7BD_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR11_CS7BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR11_RESERVED_31_30_MAX                            (0x00000003U)

/* ACBDLR12 */

#define CSL_EMIF_PHYCFG_ACBDLR12_CS8BD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR12_CS8BD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR12_CS8BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR12_CS9BD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR12_CS9BD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR12_CS9BD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR12_CS10BD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR12_CS10BD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR12_CS10BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR12_CS11BD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR12_CS11BD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR12_CS11BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR12_RESERVED_31_30_MAX                            (0x00000003U)

/* ACBDLR13 */

#define CSL_EMIF_PHYCFG_ACBDLR13_ODT4BD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR13_ODT4BD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR13_ODT4BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR13_ODT5BD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR13_ODT5BD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR13_ODT5BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR13_ODT6BD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR13_ODT6BD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR13_ODT6BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR13_ODT7BD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR13_ODT7BD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR13_ODT7BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR13_RESERVED_31_30_MAX                            (0x00000003U)

/* ACBDLR14 */

#define CSL_EMIF_PHYCFG_ACBDLR14_CKE4BD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR14_CKE4BD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR14_CKE4BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR14_CKE5BD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR14_CKE5BD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR14_CKE5BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR14_CKE6BD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR14_CKE6BD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR14_CKE6BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR14_CKE7BD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR14_CKE7BD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR14_CKE7BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR14_RESERVED_31_30_MAX                            (0x00000003U)

/* ACBDLR15 */

#define CSL_EMIF_PHYCFG_ACBDLR15_PDRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR15_PDRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR15_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR15_TEBD_MASK                                     (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR15_TEBD_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR15_TEBD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR15_OEBD_MASK                                     (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR15_OEBD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR15_OEBD_MAX                                      (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR15_RESERVED_31_22_MAX                            (0x000003FFU)

/* ACBDLR16 */

#define CSL_EMIF_PHYCFG_ACBDLR16_CKN0BD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_ACBDLR16_CKN0BD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_ACBDLR16_CKN0BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR16_CKN1BD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_ACBDLR16_CKN1BD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_ACBDLR16_CKN1BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR16_CKN2BD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_ACBDLR16_CKN2BD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_ACBDLR16_CKN2BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_ACBDLR16_CKN3BD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_ACBDLR16_CKN3BD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_ACBDLR16_CKN3BD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_ACBDLR16_RESERVED_31_30_MAX                            (0x00000003U)

/* ACLCDLR */

#define CSL_EMIF_PHYCFG_ACLCDLR_ACD_MASK                                       (0x000001FFU)
#define CSL_EMIF_PHYCFG_ACLCDLR_ACD_SHIFT                                      (0x00000000U)
#define CSL_EMIF_PHYCFG_ACLCDLR_ACD_MAX                                        (0x000001FFU)

#define CSL_EMIF_PHYCFG_ACLCDLR_RESERVED_15_9_MASK                             (0x0000FE00U)
#define CSL_EMIF_PHYCFG_ACLCDLR_RESERVED_15_9_SHIFT                            (0x00000009U)
#define CSL_EMIF_PHYCFG_ACLCDLR_RESERVED_15_9_MAX                              (0x0000007FU)

#define CSL_EMIF_PHYCFG_ACLCDLR_ACD1_MASK                                      (0x01FF0000U)
#define CSL_EMIF_PHYCFG_ACLCDLR_ACD1_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_ACLCDLR_ACD1_MAX                                       (0x000001FFU)

#define CSL_EMIF_PHYCFG_ACLCDLR_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_ACLCDLR_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_ACLCDLR_RESERVED_31_25_MAX                             (0x0000007FU)

/* ACMDLR0 */

#define CSL_EMIF_PHYCFG_ACMDLR0_IPRD_MASK                                      (0x000001FFU)
#define CSL_EMIF_PHYCFG_ACMDLR0_IPRD_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_ACMDLR0_IPRD_MAX                                       (0x000001FFU)

#define CSL_EMIF_PHYCFG_ACMDLR0_RESERVED_15_9_MASK                             (0x0000FE00U)
#define CSL_EMIF_PHYCFG_ACMDLR0_RESERVED_15_9_SHIFT                            (0x00000009U)
#define CSL_EMIF_PHYCFG_ACMDLR0_RESERVED_15_9_MAX                              (0x0000007FU)

#define CSL_EMIF_PHYCFG_ACMDLR0_TPRD_MASK                                      (0x01FF0000U)
#define CSL_EMIF_PHYCFG_ACMDLR0_TPRD_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_ACMDLR0_TPRD_MAX                                       (0x000001FFU)

#define CSL_EMIF_PHYCFG_ACMDLR0_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_ACMDLR0_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_ACMDLR0_RESERVED_31_25_MAX                             (0x0000007FU)

/* ACMDLR1 */

#define CSL_EMIF_PHYCFG_ACMDLR1_MDLD_MASK                                      (0x000001FFU)
#define CSL_EMIF_PHYCFG_ACMDLR1_MDLD_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_ACMDLR1_MDLD_MAX                                       (0x000001FFU)

#define CSL_EMIF_PHYCFG_ACMDLR1_RESERVED_15_9_MASK                             (0x0000FE00U)
#define CSL_EMIF_PHYCFG_ACMDLR1_RESERVED_15_9_SHIFT                            (0x00000009U)
#define CSL_EMIF_PHYCFG_ACMDLR1_RESERVED_15_9_MAX                              (0x0000007FU)

#define CSL_EMIF_PHYCFG_ACMDLR1_MDLD1_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_ACMDLR1_MDLD1_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_ACMDLR1_MDLD1_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_ACMDLR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_ACMDLR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_ACMDLR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* ZQCR */

#define CSL_EMIF_PHYCFG_ZQCR_ZQPD_MASK                                         (0x00000001U)
#define CSL_EMIF_PHYCFG_ZQCR_ZQPD_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQCR_ZQPD_MAX                                          (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQCR_ZCALT_MASK                                        (0x00000002U)
#define CSL_EMIF_PHYCFG_ZQCR_ZCALT_SHIFT                                       (0x00000001U)
#define CSL_EMIF_PHYCFG_ZQCR_ZCALT_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQCR_AVGMAX_MASK                                       (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQCR_AVGMAX_SHIFT                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_ZQCR_AVGMAX_MAX                                        (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQCR_AVGEN_MASK                                        (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQCR_AVGEN_SHIFT                                       (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQCR_AVGEN_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQCR_IODLMT_MASK                                       (0x000000E0U)
#define CSL_EMIF_PHYCFG_ZQCR_IODLMT_SHIFT                                      (0x00000005U)
#define CSL_EMIF_PHYCFG_ZQCR_IODLMT_MAX                                        (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQCR_FORCE_ZCAL_VT_UPDATE_MASK                         (0x00000100U)
#define CSL_EMIF_PHYCFG_ZQCR_FORCE_ZCAL_VT_UPDATE_SHIFT                        (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQCR_FORCE_ZCAL_VT_UPDATE_MAX                          (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQCR_ODT_MODE_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_ZQCR_ODT_MODE_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_ZQCR_ODT_MODE_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQCR_ZQREFIEN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_ZQCR_ZQREFIEN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_ZQCR_ZQREFIEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQCR_ZQREFPEN_MASK                                     (0x00001000U)
#define CSL_EMIF_PHYCFG_ZQCR_ZQREFPEN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQCR_ZQREFPEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQCR_PGWAIT_FRQA_MASK                                  (0x0007E000U)
#define CSL_EMIF_PHYCFG_ZQCR_PGWAIT_FRQA_SHIFT                                 (0x0000000DU)
#define CSL_EMIF_PHYCFG_ZQCR_PGWAIT_FRQA_MAX                                   (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQCR_PGWAIT_FRQB_MASK                                  (0x01F80000U)
#define CSL_EMIF_PHYCFG_ZQCR_PGWAIT_FRQB_SHIFT                                 (0x00000013U)
#define CSL_EMIF_PHYCFG_ZQCR_PGWAIT_FRQB_MAX                                   (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQCR_ZQREFISELRANGE_MASK                               (0x02000000U)
#define CSL_EMIF_PHYCFG_ZQCR_ZQREFISELRANGE_SHIFT                              (0x00000019U)
#define CSL_EMIF_PHYCFG_ZQCR_ZQREFISELRANGE_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQCR_RESERVED_31_26_MASK                               (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQCR_RESERVED_31_26_SHIFT                              (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQCR_RESERVED_31_26_MAX                                (0x0000003FU)

/* ZQ0PR0 */

#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_ASYM_DRV_PU_MASK                          (0x0000000FU)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_ASYM_DRV_PU_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_ASYM_DRV_PU_MAX                           (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_ASYM_DRV_PD_MASK                          (0x000000F0U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_ASYM_DRV_PD_SHIFT                         (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_ASYM_DRV_PD_MAX                           (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_HOST_ODT_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_HOST_ODT_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_HOST_ODT_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_DRAM_ODT_MASK                             (0x0000F000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_DRAM_ODT_SHIFT                            (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZPROG_DRAM_ODT_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_DRV_ADJUST_MASK                              (0x00070000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_DRV_ADJUST_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_DRV_ADJUST_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_DRV_ADJUST_MASK                              (0x00380000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_DRV_ADJUST_SHIFT                             (0x00000013U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_DRV_ADJUST_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ0PR0_ODT_ADJUST_MASK                                 (0x01C00000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ODT_ADJUST_SHIFT                                (0x00000016U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ODT_ADJUST_MAX                                  (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ0PR0_ZLE_MODE_MASK                                   (0x06000000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZLE_MODE_SHIFT                                  (0x00000019U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZLE_MODE_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ0PR0_ZSEGBYP_MASK                                    (0x08000000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZSEGBYP_SHIFT                                   (0x0000001BU)
#define CSL_EMIF_PHYCFG_ZQ0PR0_ZSEGBYP_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_ODT_ZDEN_MASK                                (0x10000000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_ODT_ZDEN_SHIFT                               (0x0000001CU)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_ODT_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_ODT_ZDEN_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_ODT_ZDEN_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_ODT_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_DRV_ZDEN_MASK                                (0x40000000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_DRV_ZDEN_SHIFT                               (0x0000001EU)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PU_DRV_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_DRV_ZDEN_MASK                                (0x80000000U)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_DRV_ZDEN_SHIFT                               (0x0000001FU)
#define CSL_EMIF_PHYCFG_ZQ0PR0_PD_DRV_ZDEN_MAX                                 (0x00000001U)

/* ZQ0PR1 */

#define CSL_EMIF_PHYCFG_ZQ0PR1_PD_REFSEL_MASK                                  (0x0000007FU)
#define CSL_EMIF_PHYCFG_ZQ0PR1_PD_REFSEL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ0PR1_PD_REFSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_ZQ0PR1_RESERVED_7_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_ZQ0PR1_RESERVED_7_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_ZQ0PR1_RESERVED_7_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0PR1_PU_REFSEL_MASK                                  (0x00007F00U)
#define CSL_EMIF_PHYCFG_ZQ0PR1_PU_REFSEL_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ0PR1_PU_REFSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_ZQ0PR1_RESERVED_31_15_MASK                             (0xFFFF8000U)
#define CSL_EMIF_PHYCFG_ZQ0PR1_RESERVED_31_15_SHIFT                            (0x0000000FU)
#define CSL_EMIF_PHYCFG_ZQ0PR1_RESERVED_31_15_MAX                              (0x0001FFFFU)

/* ZQ0DR0 */

#define CSL_EMIF_PHYCFG_ZQ0DR0_ZDATA_PD_DRV_RESULT_MASK                        (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ0DR0_ZDATA_PD_DRV_RESULT_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ0DR0_ZDATA_PD_DRV_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ0DR0_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ0DR0_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ0DR0_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ0DR0_ZDATA_PU_DRV_RESULT_MASK                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ0DR0_ZDATA_PU_DRV_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ0DR0_ZDATA_PU_DRV_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ0DR0_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ0DR0_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ0DR0_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ0DR1 */

#define CSL_EMIF_PHYCFG_ZQ0DR1_ZDATA_PD_ODT_RESULT_MASK                        (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ0DR1_ZDATA_PD_ODT_RESULT_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ0DR1_ZDATA_PD_ODT_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ0DR1_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ0DR1_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ0DR1_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ0DR1_ZDATA_PU_ODT_RESULT_MASK                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ0DR1_ZDATA_PU_ODT_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ0DR1_ZDATA_PU_ODT_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ0DR1_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ0DR1_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ0DR1_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ0OR0 */

#define CSL_EMIF_PHYCFG_ZQ0OR0_ZDATA_PD_DRV_OVRD_MASK                          (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ0OR0_ZDATA_PD_DRV_OVRD_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ0OR0_ZDATA_PD_DRV_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ0OR0_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ0OR0_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ0OR0_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ0OR0_ZDATA_PU_DRV_OVRD_MASK                          (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ0OR0_ZDATA_PU_DRV_OVRD_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ0OR0_ZDATA_PU_DRV_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ0OR0_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ0OR0_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ0OR0_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ0OR1 */

#define CSL_EMIF_PHYCFG_ZQ0OR1_ZDATA_PD_ODT_OVRD_MASK                          (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ0OR1_ZDATA_PD_ODT_OVRD_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ0OR1_ZDATA_PD_ODT_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ0OR1_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ0OR1_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ0OR1_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ0OR1_ZDATA_PU_ODT_OVRD_MASK                          (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ0OR1_ZDATA_PU_ODT_OVRD_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ0OR1_ZDATA_PU_ODT_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ0OR1_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ0OR1_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ0OR1_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ0SR */

#define CSL_EMIF_PHYCFG_ZQ0SR_ZPD_MASK                                         (0x00000003U)
#define CSL_EMIF_PHYCFG_ZQ0SR_ZPD_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ0SR_ZPD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ0SR_ZPU_MASK                                         (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ0SR_ZPU_SHIFT                                        (0x00000002U)
#define CSL_EMIF_PHYCFG_ZQ0SR_ZPU_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ0SR_OPD_MASK                                         (0x00000030U)
#define CSL_EMIF_PHYCFG_ZQ0SR_OPD_SHIFT                                        (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQ0SR_OPD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ0SR_OPU_MASK                                         (0x000000C0U)
#define CSL_EMIF_PHYCFG_ZQ0SR_OPU_SHIFT                                        (0x00000006U)
#define CSL_EMIF_PHYCFG_ZQ0SR_OPU_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ0SR_ZERR_MASK                                        (0x00000100U)
#define CSL_EMIF_PHYCFG_ZQ0SR_ZERR_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ0SR_ZERR_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0SR_ZDONE_MASK                                       (0x00000200U)
#define CSL_EMIF_PHYCFG_ZQ0SR_ZDONE_SHIFT                                      (0x00000009U)
#define CSL_EMIF_PHYCFG_ZQ0SR_ZDONE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0SR_PU_DRV_SAT_MASK                                  (0x00000400U)
#define CSL_EMIF_PHYCFG_ZQ0SR_PU_DRV_SAT_SHIFT                                 (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ0SR_PU_DRV_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0SR_PD_DRV_SAT_MASK                                  (0x00000800U)
#define CSL_EMIF_PHYCFG_ZQ0SR_PD_DRV_SAT_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_ZQ0SR_PD_DRV_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0SR_PU_ODT_SAT_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_ZQ0SR_PU_ODT_SAT_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ0SR_PU_ODT_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0SR_PD_ODT_SAT_MASK                                  (0x00002000U)
#define CSL_EMIF_PHYCFG_ZQ0SR_PD_ODT_SAT_SHIFT                                 (0x0000000DU)
#define CSL_EMIF_PHYCFG_ZQ0SR_PD_ODT_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ0SR_RESERVED_31_14_MASK                              (0xFFFFC000U)
#define CSL_EMIF_PHYCFG_ZQ0SR_RESERVED_31_14_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_ZQ0SR_RESERVED_31_14_MAX                               (0x0003FFFFU)

/* ZQ1PR0 */

#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_ASYM_DRV_PU_MASK                          (0x0000000FU)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_ASYM_DRV_PU_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_ASYM_DRV_PU_MAX                           (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_ASYM_DRV_PD_MASK                          (0x000000F0U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_ASYM_DRV_PD_SHIFT                         (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_ASYM_DRV_PD_MAX                           (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_HOST_ODT_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_HOST_ODT_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_HOST_ODT_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_DRAM_ODT_MASK                             (0x0000F000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_DRAM_ODT_SHIFT                            (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZPROG_DRAM_ODT_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_DRV_ADJUST_MASK                              (0x00070000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_DRV_ADJUST_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_DRV_ADJUST_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_DRV_ADJUST_MASK                              (0x00380000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_DRV_ADJUST_SHIFT                             (0x00000013U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_DRV_ADJUST_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ1PR0_ODT_ADJUST_MASK                                 (0x01C00000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ODT_ADJUST_SHIFT                                (0x00000016U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ODT_ADJUST_MAX                                  (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ1PR0_ZLE_MODE_MASK                                   (0x06000000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZLE_MODE_SHIFT                                  (0x00000019U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZLE_MODE_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ1PR0_ZSEGBYP_MASK                                    (0x08000000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZSEGBYP_SHIFT                                   (0x0000001BU)
#define CSL_EMIF_PHYCFG_ZQ1PR0_ZSEGBYP_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_ODT_ZDEN_MASK                                (0x10000000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_ODT_ZDEN_SHIFT                               (0x0000001CU)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_ODT_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_ODT_ZDEN_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_ODT_ZDEN_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_ODT_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_DRV_ZDEN_MASK                                (0x40000000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_DRV_ZDEN_SHIFT                               (0x0000001EU)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PU_DRV_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_DRV_ZDEN_MASK                                (0x80000000U)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_DRV_ZDEN_SHIFT                               (0x0000001FU)
#define CSL_EMIF_PHYCFG_ZQ1PR0_PD_DRV_ZDEN_MAX                                 (0x00000001U)

/* ZQ1PR1 */

#define CSL_EMIF_PHYCFG_ZQ1PR1_PD_REFSEL_MASK                                  (0x0000007FU)
#define CSL_EMIF_PHYCFG_ZQ1PR1_PD_REFSEL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ1PR1_PD_REFSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_ZQ1PR1_RESERVED_7_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_ZQ1PR1_RESERVED_7_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_ZQ1PR1_RESERVED_7_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1PR1_PU_REFSEL_MASK                                  (0x00007F00U)
#define CSL_EMIF_PHYCFG_ZQ1PR1_PU_REFSEL_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ1PR1_PU_REFSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_ZQ1PR1_RESERVED_31_15_MASK                             (0xFFFF8000U)
#define CSL_EMIF_PHYCFG_ZQ1PR1_RESERVED_31_15_SHIFT                            (0x0000000FU)
#define CSL_EMIF_PHYCFG_ZQ1PR1_RESERVED_31_15_MAX                              (0x0001FFFFU)

/* ZQ1DR0 */

#define CSL_EMIF_PHYCFG_ZQ1DR0_ZDATA_PD_DRV_RESULT_MASK                        (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ1DR0_ZDATA_PD_DRV_RESULT_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ1DR0_ZDATA_PD_DRV_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ1DR0_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ1DR0_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ1DR0_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ1DR0_ZDATA_PU_DRV_RESULT_MASK                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ1DR0_ZDATA_PU_DRV_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ1DR0_ZDATA_PU_DRV_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ1DR0_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ1DR0_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ1DR0_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ1DR1 */

#define CSL_EMIF_PHYCFG_ZQ1DR1_ZDATA_PD_ODT_RESULT_MASK                        (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ1DR1_ZDATA_PD_ODT_RESULT_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ1DR1_ZDATA_PD_ODT_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ1DR1_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ1DR1_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ1DR1_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ1DR1_ZDATA_PU_ODT_RESULT_MASK                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ1DR1_ZDATA_PU_ODT_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ1DR1_ZDATA_PU_ODT_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ1DR1_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ1DR1_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ1DR1_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ1OR0 */

#define CSL_EMIF_PHYCFG_ZQ1OR0_ZDATA_PD_DRV_OVRD_MASK                          (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ1OR0_ZDATA_PD_DRV_OVRD_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ1OR0_ZDATA_PD_DRV_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ1OR0_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ1OR0_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ1OR0_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ1OR0_ZDATA_PU_DRV_OVRD_MASK                          (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ1OR0_ZDATA_PU_DRV_OVRD_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ1OR0_ZDATA_PU_DRV_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ1OR0_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ1OR0_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ1OR0_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ1OR1 */

#define CSL_EMIF_PHYCFG_ZQ1OR1_ZDATA_PD_ODT_OVRD_MASK                          (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ1OR1_ZDATA_PD_ODT_OVRD_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ1OR1_ZDATA_PD_ODT_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ1OR1_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ1OR1_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ1OR1_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ1OR1_ZDATA_PU_ODT_OVRD_MASK                          (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ1OR1_ZDATA_PU_ODT_OVRD_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ1OR1_ZDATA_PU_ODT_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ1OR1_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ1OR1_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ1OR1_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ1SR */

#define CSL_EMIF_PHYCFG_ZQ1SR_ZPD_MASK                                         (0x00000003U)
#define CSL_EMIF_PHYCFG_ZQ1SR_ZPD_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ1SR_ZPD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ1SR_ZPU_MASK                                         (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ1SR_ZPU_SHIFT                                        (0x00000002U)
#define CSL_EMIF_PHYCFG_ZQ1SR_ZPU_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ1SR_OPD_MASK                                         (0x00000030U)
#define CSL_EMIF_PHYCFG_ZQ1SR_OPD_SHIFT                                        (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQ1SR_OPD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ1SR_OPU_MASK                                         (0x000000C0U)
#define CSL_EMIF_PHYCFG_ZQ1SR_OPU_SHIFT                                        (0x00000006U)
#define CSL_EMIF_PHYCFG_ZQ1SR_OPU_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ1SR_ZERR_MASK                                        (0x00000100U)
#define CSL_EMIF_PHYCFG_ZQ1SR_ZERR_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ1SR_ZERR_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1SR_ZDONE_MASK                                       (0x00000200U)
#define CSL_EMIF_PHYCFG_ZQ1SR_ZDONE_SHIFT                                      (0x00000009U)
#define CSL_EMIF_PHYCFG_ZQ1SR_ZDONE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1SR_PU_DRV_SAT_MASK                                  (0x00000400U)
#define CSL_EMIF_PHYCFG_ZQ1SR_PU_DRV_SAT_SHIFT                                 (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ1SR_PU_DRV_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1SR_PD_DRV_SAT_MASK                                  (0x00000800U)
#define CSL_EMIF_PHYCFG_ZQ1SR_PD_DRV_SAT_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_ZQ1SR_PD_DRV_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1SR_PU_ODT_SAT_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_ZQ1SR_PU_ODT_SAT_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ1SR_PU_ODT_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1SR_PD_ODT_SAT_MASK                                  (0x00002000U)
#define CSL_EMIF_PHYCFG_ZQ1SR_PD_ODT_SAT_SHIFT                                 (0x0000000DU)
#define CSL_EMIF_PHYCFG_ZQ1SR_PD_ODT_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ1SR_RESERVED_31_14_MASK                              (0xFFFFC000U)
#define CSL_EMIF_PHYCFG_ZQ1SR_RESERVED_31_14_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_ZQ1SR_RESERVED_31_14_MAX                               (0x0003FFFFU)

/* ZQ2PR0 */

#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_ASYM_DRV_PU_MASK                          (0x0000000FU)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_ASYM_DRV_PU_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_ASYM_DRV_PU_MAX                           (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_ASYM_DRV_PD_MASK                          (0x000000F0U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_ASYM_DRV_PD_SHIFT                         (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_ASYM_DRV_PD_MAX                           (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_HOST_ODT_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_HOST_ODT_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_HOST_ODT_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_DRAM_ODT_MASK                             (0x0000F000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_DRAM_ODT_SHIFT                            (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZPROG_DRAM_ODT_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_DRV_ADJUST_MASK                              (0x00070000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_DRV_ADJUST_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_DRV_ADJUST_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_DRV_ADJUST_MASK                              (0x00380000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_DRV_ADJUST_SHIFT                             (0x00000013U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_DRV_ADJUST_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ2PR0_ODT_ADJUST_MASK                                 (0x01C00000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ODT_ADJUST_SHIFT                                (0x00000016U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ODT_ADJUST_MAX                                  (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ2PR0_ZLE_MODE_MASK                                   (0x06000000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZLE_MODE_SHIFT                                  (0x00000019U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZLE_MODE_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ2PR0_ZSEGBYP_MASK                                    (0x08000000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZSEGBYP_SHIFT                                   (0x0000001BU)
#define CSL_EMIF_PHYCFG_ZQ2PR0_ZSEGBYP_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_ODT_ZDEN_MASK                                (0x10000000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_ODT_ZDEN_SHIFT                               (0x0000001CU)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_ODT_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_ODT_ZDEN_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_ODT_ZDEN_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_ODT_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_DRV_ZDEN_MASK                                (0x40000000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_DRV_ZDEN_SHIFT                               (0x0000001EU)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PU_DRV_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_DRV_ZDEN_MASK                                (0x80000000U)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_DRV_ZDEN_SHIFT                               (0x0000001FU)
#define CSL_EMIF_PHYCFG_ZQ2PR0_PD_DRV_ZDEN_MAX                                 (0x00000001U)

/* ZQ2PR1 */

#define CSL_EMIF_PHYCFG_ZQ2PR1_PD_REFSEL_MASK                                  (0x0000007FU)
#define CSL_EMIF_PHYCFG_ZQ2PR1_PD_REFSEL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ2PR1_PD_REFSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_ZQ2PR1_RESERVED_7_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_ZQ2PR1_RESERVED_7_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_ZQ2PR1_RESERVED_7_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2PR1_PU_REFSEL_MASK                                  (0x00007F00U)
#define CSL_EMIF_PHYCFG_ZQ2PR1_PU_REFSEL_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ2PR1_PU_REFSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_ZQ2PR1_RESERVED_31_15_MASK                             (0xFFFF8000U)
#define CSL_EMIF_PHYCFG_ZQ2PR1_RESERVED_31_15_SHIFT                            (0x0000000FU)
#define CSL_EMIF_PHYCFG_ZQ2PR1_RESERVED_31_15_MAX                              (0x0001FFFFU)

/* ZQ2DR0 */

#define CSL_EMIF_PHYCFG_ZQ2DR0_ZDATA_PD_DRV_RESULT_MASK                        (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ2DR0_ZDATA_PD_DRV_RESULT_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ2DR0_ZDATA_PD_DRV_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ2DR0_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ2DR0_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ2DR0_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ2DR0_ZDATA_PU_DRV_RESULT_MASK                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ2DR0_ZDATA_PU_DRV_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ2DR0_ZDATA_PU_DRV_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ2DR0_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ2DR0_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ2DR0_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ2DR1 */

#define CSL_EMIF_PHYCFG_ZQ2DR1_ZDATA_PD_ODT_RESULT_MASK                        (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ2DR1_ZDATA_PD_ODT_RESULT_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ2DR1_ZDATA_PD_ODT_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ2DR1_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ2DR1_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ2DR1_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ2DR1_ZDATA_PU_ODT_RESULT_MASK                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ2DR1_ZDATA_PU_ODT_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ2DR1_ZDATA_PU_ODT_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ2DR1_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ2DR1_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ2DR1_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ2OR0 */

#define CSL_EMIF_PHYCFG_ZQ2OR0_ZDATA_PD_DRV_OVRD_MASK                          (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ2OR0_ZDATA_PD_DRV_OVRD_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ2OR0_ZDATA_PD_DRV_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ2OR0_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ2OR0_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ2OR0_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ2OR0_ZDATA_PU_DRV_OVRD_MASK                          (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ2OR0_ZDATA_PU_DRV_OVRD_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ2OR0_ZDATA_PU_DRV_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ2OR0_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ2OR0_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ2OR0_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ2OR1 */

#define CSL_EMIF_PHYCFG_ZQ2OR1_ZDATA_PD_ODT_OVRD_MASK                          (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ2OR1_ZDATA_PD_ODT_OVRD_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ2OR1_ZDATA_PD_ODT_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ2OR1_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ2OR1_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ2OR1_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ2OR1_ZDATA_PU_ODT_OVRD_MASK                          (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ2OR1_ZDATA_PU_ODT_OVRD_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ2OR1_ZDATA_PU_ODT_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ2OR1_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ2OR1_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ2OR1_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ2SR */

#define CSL_EMIF_PHYCFG_ZQ2SR_ZPD_MASK                                         (0x00000003U)
#define CSL_EMIF_PHYCFG_ZQ2SR_ZPD_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ2SR_ZPD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ2SR_ZPU_MASK                                         (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ2SR_ZPU_SHIFT                                        (0x00000002U)
#define CSL_EMIF_PHYCFG_ZQ2SR_ZPU_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ2SR_OPD_MASK                                         (0x00000030U)
#define CSL_EMIF_PHYCFG_ZQ2SR_OPD_SHIFT                                        (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQ2SR_OPD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ2SR_OPU_MASK                                         (0x000000C0U)
#define CSL_EMIF_PHYCFG_ZQ2SR_OPU_SHIFT                                        (0x00000006U)
#define CSL_EMIF_PHYCFG_ZQ2SR_OPU_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ2SR_ZERR_MASK                                        (0x00000100U)
#define CSL_EMIF_PHYCFG_ZQ2SR_ZERR_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ2SR_ZERR_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2SR_ZDONE_MASK                                       (0x00000200U)
#define CSL_EMIF_PHYCFG_ZQ2SR_ZDONE_SHIFT                                      (0x00000009U)
#define CSL_EMIF_PHYCFG_ZQ2SR_ZDONE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2SR_PU_DRV_SAT_MASK                                  (0x00000400U)
#define CSL_EMIF_PHYCFG_ZQ2SR_PU_DRV_SAT_SHIFT                                 (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ2SR_PU_DRV_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2SR_PD_DRV_SAT_MASK                                  (0x00000800U)
#define CSL_EMIF_PHYCFG_ZQ2SR_PD_DRV_SAT_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_ZQ2SR_PD_DRV_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2SR_PU_ODT_SAT_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_ZQ2SR_PU_ODT_SAT_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ2SR_PU_ODT_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2SR_PD_ODT_SAT_MASK                                  (0x00002000U)
#define CSL_EMIF_PHYCFG_ZQ2SR_PD_ODT_SAT_SHIFT                                 (0x0000000DU)
#define CSL_EMIF_PHYCFG_ZQ2SR_PD_ODT_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ2SR_RESERVED_31_14_MASK                              (0xFFFFC000U)
#define CSL_EMIF_PHYCFG_ZQ2SR_RESERVED_31_14_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_ZQ2SR_RESERVED_31_14_MAX                               (0x0003FFFFU)

/* ZQ3PR0 */

#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_ASYM_DRV_PU_MASK                          (0x0000000FU)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_ASYM_DRV_PU_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_ASYM_DRV_PU_MAX                           (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_ASYM_DRV_PD_MASK                          (0x000000F0U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_ASYM_DRV_PD_SHIFT                         (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_ASYM_DRV_PD_MAX                           (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_HOST_ODT_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_HOST_ODT_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_HOST_ODT_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_DRAM_ODT_MASK                             (0x0000F000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_DRAM_ODT_SHIFT                            (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZPROG_DRAM_ODT_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_DRV_ADJUST_MASK                              (0x00070000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_DRV_ADJUST_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_DRV_ADJUST_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_DRV_ADJUST_MASK                              (0x00380000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_DRV_ADJUST_SHIFT                             (0x00000013U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_DRV_ADJUST_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ3PR0_ODT_ADJUST_MASK                                 (0x01C00000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ODT_ADJUST_SHIFT                                (0x00000016U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ODT_ADJUST_MAX                                  (0x00000007U)

#define CSL_EMIF_PHYCFG_ZQ3PR0_ZLE_MODE_MASK                                   (0x06000000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZLE_MODE_SHIFT                                  (0x00000019U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZLE_MODE_MAX                                    (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ3PR0_ZSEGBYP_MASK                                    (0x08000000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZSEGBYP_SHIFT                                   (0x0000001BU)
#define CSL_EMIF_PHYCFG_ZQ3PR0_ZSEGBYP_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_ODT_ZDEN_MASK                                (0x10000000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_ODT_ZDEN_SHIFT                               (0x0000001CU)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_ODT_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_ODT_ZDEN_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_ODT_ZDEN_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_ODT_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_DRV_ZDEN_MASK                                (0x40000000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_DRV_ZDEN_SHIFT                               (0x0000001EU)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PU_DRV_ZDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_DRV_ZDEN_MASK                                (0x80000000U)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_DRV_ZDEN_SHIFT                               (0x0000001FU)
#define CSL_EMIF_PHYCFG_ZQ3PR0_PD_DRV_ZDEN_MAX                                 (0x00000001U)

/* ZQ3PR1 */

#define CSL_EMIF_PHYCFG_ZQ3PR1_PD_REFSEL_MASK                                  (0x0000007FU)
#define CSL_EMIF_PHYCFG_ZQ3PR1_PD_REFSEL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ3PR1_PD_REFSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_ZQ3PR1_RESERVED_7_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_ZQ3PR1_RESERVED_7_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_ZQ3PR1_RESERVED_7_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3PR1_PU_REFSEL_MASK                                  (0x00007F00U)
#define CSL_EMIF_PHYCFG_ZQ3PR1_PU_REFSEL_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ3PR1_PU_REFSEL_MAX                                   (0x0000007FU)

#define CSL_EMIF_PHYCFG_ZQ3PR1_RESERVED_31_15_MASK                             (0xFFFF8000U)
#define CSL_EMIF_PHYCFG_ZQ3PR1_RESERVED_31_15_SHIFT                            (0x0000000FU)
#define CSL_EMIF_PHYCFG_ZQ3PR1_RESERVED_31_15_MAX                              (0x0001FFFFU)

/* ZQ3DR0 */

#define CSL_EMIF_PHYCFG_ZQ3DR0_ZDATA_PD_DRV_RESULT_MASK                        (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ3DR0_ZDATA_PD_DRV_RESULT_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ3DR0_ZDATA_PD_DRV_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ3DR0_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ3DR0_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ3DR0_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ3DR0_ZDATA_PU_DRV_RESULT_MASK                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ3DR0_ZDATA_PU_DRV_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ3DR0_ZDATA_PU_DRV_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ3DR0_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ3DR0_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ3DR0_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ3DR1 */

#define CSL_EMIF_PHYCFG_ZQ3DR1_ZDATA_PD_ODT_RESULT_MASK                        (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ3DR1_ZDATA_PD_ODT_RESULT_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ3DR1_ZDATA_PD_ODT_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ3DR1_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ3DR1_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ3DR1_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ3DR1_ZDATA_PU_ODT_RESULT_MASK                        (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ3DR1_ZDATA_PU_ODT_RESULT_SHIFT                       (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ3DR1_ZDATA_PU_ODT_RESULT_MAX                         (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ3DR1_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ3DR1_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ3DR1_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ3OR0 */

#define CSL_EMIF_PHYCFG_ZQ3OR0_ZDATA_PD_DRV_OVRD_MASK                          (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ3OR0_ZDATA_PD_DRV_OVRD_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ3OR0_ZDATA_PD_DRV_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ3OR0_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ3OR0_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ3OR0_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ3OR0_ZDATA_PU_DRV_OVRD_MASK                          (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ3OR0_ZDATA_PU_DRV_OVRD_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ3OR0_ZDATA_PU_DRV_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ3OR0_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ3OR0_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ3OR0_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ3OR1 */

#define CSL_EMIF_PHYCFG_ZQ3OR1_ZDATA_PD_ODT_OVRD_MASK                          (0x000003FFU)
#define CSL_EMIF_PHYCFG_ZQ3OR1_ZDATA_PD_ODT_OVRD_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ3OR1_ZDATA_PD_ODT_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ3OR1_RESERVED_15_10_MASK                             (0x0000FC00U)
#define CSL_EMIF_PHYCFG_ZQ3OR1_RESERVED_15_10_SHIFT                            (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ3OR1_RESERVED_15_10_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_ZQ3OR1_ZDATA_PU_ODT_OVRD_MASK                          (0x03FF0000U)
#define CSL_EMIF_PHYCFG_ZQ3OR1_ZDATA_PU_ODT_OVRD_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_ZQ3OR1_ZDATA_PU_ODT_OVRD_MAX                           (0x000003FFU)

#define CSL_EMIF_PHYCFG_ZQ3OR1_RESERVED_31_26_MASK                             (0xFC000000U)
#define CSL_EMIF_PHYCFG_ZQ3OR1_RESERVED_31_26_SHIFT                            (0x0000001AU)
#define CSL_EMIF_PHYCFG_ZQ3OR1_RESERVED_31_26_MAX                              (0x0000003FU)

/* ZQ3SR */

#define CSL_EMIF_PHYCFG_ZQ3SR_ZPD_MASK                                         (0x00000003U)
#define CSL_EMIF_PHYCFG_ZQ3SR_ZPD_SHIFT                                        (0x00000000U)
#define CSL_EMIF_PHYCFG_ZQ3SR_ZPD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ3SR_ZPU_MASK                                         (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ3SR_ZPU_SHIFT                                        (0x00000002U)
#define CSL_EMIF_PHYCFG_ZQ3SR_ZPU_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ3SR_OPD_MASK                                         (0x00000030U)
#define CSL_EMIF_PHYCFG_ZQ3SR_OPD_SHIFT                                        (0x00000004U)
#define CSL_EMIF_PHYCFG_ZQ3SR_OPD_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ3SR_OPU_MASK                                         (0x000000C0U)
#define CSL_EMIF_PHYCFG_ZQ3SR_OPU_SHIFT                                        (0x00000006U)
#define CSL_EMIF_PHYCFG_ZQ3SR_OPU_MAX                                          (0x00000003U)

#define CSL_EMIF_PHYCFG_ZQ3SR_ZERR_MASK                                        (0x00000100U)
#define CSL_EMIF_PHYCFG_ZQ3SR_ZERR_SHIFT                                       (0x00000008U)
#define CSL_EMIF_PHYCFG_ZQ3SR_ZERR_MAX                                         (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3SR_ZDONE_MASK                                       (0x00000200U)
#define CSL_EMIF_PHYCFG_ZQ3SR_ZDONE_SHIFT                                      (0x00000009U)
#define CSL_EMIF_PHYCFG_ZQ3SR_ZDONE_MAX                                        (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3SR_PU_DRV_SAT_MASK                                  (0x00000400U)
#define CSL_EMIF_PHYCFG_ZQ3SR_PU_DRV_SAT_SHIFT                                 (0x0000000AU)
#define CSL_EMIF_PHYCFG_ZQ3SR_PU_DRV_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3SR_PD_DRV_SAT_MASK                                  (0x00000800U)
#define CSL_EMIF_PHYCFG_ZQ3SR_PD_DRV_SAT_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_ZQ3SR_PD_DRV_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3SR_PU_ODT_SAT_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_ZQ3SR_PU_ODT_SAT_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_ZQ3SR_PU_ODT_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3SR_PD_ODT_SAT_MASK                                  (0x00002000U)
#define CSL_EMIF_PHYCFG_ZQ3SR_PD_ODT_SAT_SHIFT                                 (0x0000000DU)
#define CSL_EMIF_PHYCFG_ZQ3SR_PD_ODT_SAT_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_ZQ3SR_RESERVED_31_14_MASK                              (0xFFFFC000U)
#define CSL_EMIF_PHYCFG_ZQ3SR_RESERVED_31_14_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_ZQ3SR_RESERVED_31_14_MAX                               (0x0003FFFFU)

/* DX0GCR0 */

#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX0GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX0GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX0GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX0GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX0GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX0GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX0GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX0GCR1 */

#define CSL_EMIF_PHYCFG_DX0GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX0GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX0GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX0GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX0GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX0GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX0GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX0GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX0GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX0GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX0GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX0GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX0GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX0GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX0GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX0GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX0GCR2 */

#define CSL_EMIF_PHYCFG_DX0GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX0GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX0GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX0GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX0GCR3 */

#define CSL_EMIF_PHYCFG_DX0GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX0GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX0GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX0GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX0GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX0GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX0GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX0GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX0GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX0GCR4 */

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX0GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX0GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX0GCR5 */

#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX0GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX0GCR6 */

#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX0GCR7 */

#define CSL_EMIF_PHYCFG_DX0GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX0GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX0GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX0GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX0GCR8 */

#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX0GCR9 */

#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX0DQMAP0 */

#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX0DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX0DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX0DQMAP1 */

#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX0DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX0DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX0BDLR0 */

#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX0BDLR1 */

#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX0BDLR2 */

#define CSL_EMIF_PHYCFG_DX0BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX0BDLR3 */

#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX0BDLR4 */

#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX0BDLR5 */

#define CSL_EMIF_PHYCFG_DX0BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX0BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX0BDLR6 */

#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX0BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX0BDLR7 */

#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX0BDLR8 */

#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX0BDLR9 */

#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX0LCDLR0 */

#define CSL_EMIF_PHYCFG_DX0LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX0LCDLR1 */

#define CSL_EMIF_PHYCFG_DX0LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX0LCDLR2 */

#define CSL_EMIF_PHYCFG_DX0LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX0LCDLR3 */

#define CSL_EMIF_PHYCFG_DX0LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX0LCDLR4 */

#define CSL_EMIF_PHYCFG_DX0LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX0LCDLR5 */

#define CSL_EMIF_PHYCFG_DX0LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX0MDLR0 */

#define CSL_EMIF_PHYCFG_DX0MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX0MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX0MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX0MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX0MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX0MDLR1 */

#define CSL_EMIF_PHYCFG_DX0MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX0MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX0MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX0MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX0GTR0 */

#define CSL_EMIF_PHYCFG_DX0GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX0GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX0GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX0GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX0GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX0GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX0RSR0 */

#define CSL_EMIF_PHYCFG_DX0RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX0RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX0RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX0RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX0RSR1 */

#define CSL_EMIF_PHYCFG_DX0RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX0RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX0RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX0RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX0RSR2 */

#define CSL_EMIF_PHYCFG_DX0RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX0RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX0RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX0RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX0RSR3 */

#define CSL_EMIF_PHYCFG_DX0RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX0RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX0RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX0RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX0GSR0 */

#define CSL_EMIF_PHYCFG_DX0GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX0GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX0GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX0GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX0GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX0GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX0GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX0GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX0GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX0GSR1 */

#define CSL_EMIF_PHYCFG_DX0GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX0GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX0GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX0GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX0GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX0GSR2 */

#define CSL_EMIF_PHYCFG_DX0GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX0GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX0GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX0GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX0GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX0GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX0GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX0GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX0GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX0GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX0GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX0GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX0GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX0GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX0GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX0GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX0GSR3 */

#define CSL_EMIF_PHYCFG_DX0GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX0GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX0GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX0GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX0GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX0GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX0GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX0GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX0GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX0GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX0GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX0GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX0GSR4 */

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX0GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX0GSR5 */

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX0GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX0GSR6 */

#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX0GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX0GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX0GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX0GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX1GCR0 */

#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX1GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX1GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX1GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX1GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX1GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX1GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX1GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX1GCR1 */

#define CSL_EMIF_PHYCFG_DX1GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX1GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX1GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX1GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX1GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX1GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX1GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX1GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX1GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX1GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX1GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX1GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX1GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX1GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX1GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX1GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX1GCR2 */

#define CSL_EMIF_PHYCFG_DX1GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX1GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX1GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX1GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX1GCR3 */

#define CSL_EMIF_PHYCFG_DX1GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX1GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX1GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX1GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX1GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX1GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX1GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX1GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX1GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX1GCR4 */

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX1GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX1GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX1GCR5 */

#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX1GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX1GCR6 */

#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX1GCR7 */

#define CSL_EMIF_PHYCFG_DX1GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX1GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX1GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX1GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX1GCR8 */

#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX1GCR9 */

#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX1DQMAP0 */

#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX1DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX1DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX1DQMAP1 */

#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX1DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX1DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX1BDLR0 */

#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX1BDLR1 */

#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX1BDLR2 */

#define CSL_EMIF_PHYCFG_DX1BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX1BDLR3 */

#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX1BDLR4 */

#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX1BDLR5 */

#define CSL_EMIF_PHYCFG_DX1BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX1BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX1BDLR6 */

#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX1BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX1BDLR7 */

#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX1BDLR8 */

#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX1BDLR9 */

#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX1LCDLR0 */

#define CSL_EMIF_PHYCFG_DX1LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX1LCDLR1 */

#define CSL_EMIF_PHYCFG_DX1LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX1LCDLR2 */

#define CSL_EMIF_PHYCFG_DX1LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX1LCDLR3 */

#define CSL_EMIF_PHYCFG_DX1LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX1LCDLR4 */

#define CSL_EMIF_PHYCFG_DX1LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX1LCDLR5 */

#define CSL_EMIF_PHYCFG_DX1LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX1MDLR0 */

#define CSL_EMIF_PHYCFG_DX1MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX1MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX1MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX1MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX1MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX1MDLR1 */

#define CSL_EMIF_PHYCFG_DX1MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX1MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX1MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX1MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX1GTR0 */

#define CSL_EMIF_PHYCFG_DX1GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX1GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX1GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX1GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX1GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX1GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX1RSR0 */

#define CSL_EMIF_PHYCFG_DX1RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX1RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX1RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX1RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX1RSR1 */

#define CSL_EMIF_PHYCFG_DX1RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX1RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX1RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX1RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX1RSR2 */

#define CSL_EMIF_PHYCFG_DX1RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX1RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX1RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX1RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX1RSR3 */

#define CSL_EMIF_PHYCFG_DX1RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX1RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX1RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX1RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX1GSR0 */

#define CSL_EMIF_PHYCFG_DX1GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX1GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX1GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX1GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX1GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX1GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX1GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX1GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX1GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX1GSR1 */

#define CSL_EMIF_PHYCFG_DX1GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX1GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX1GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX1GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX1GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX1GSR2 */

#define CSL_EMIF_PHYCFG_DX1GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX1GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX1GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX1GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX1GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX1GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX1GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX1GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX1GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX1GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX1GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX1GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX1GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX1GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX1GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX1GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX1GSR3 */

#define CSL_EMIF_PHYCFG_DX1GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX1GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX1GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX1GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX1GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX1GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX1GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX1GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX1GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX1GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX1GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX1GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX1GSR4 */

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX1GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX1GSR5 */

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX1GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX1GSR6 */

#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX1GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX1GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX1GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX1GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX2GCR0 */

#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX2GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX2GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX2GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX2GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX2GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX2GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX2GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX2GCR1 */

#define CSL_EMIF_PHYCFG_DX2GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX2GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX2GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX2GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX2GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX2GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX2GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX2GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX2GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX2GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX2GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX2GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX2GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX2GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX2GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX2GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX2GCR2 */

#define CSL_EMIF_PHYCFG_DX2GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX2GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX2GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX2GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX2GCR3 */

#define CSL_EMIF_PHYCFG_DX2GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX2GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX2GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX2GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX2GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX2GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX2GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX2GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX2GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX2GCR4 */

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX2GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX2GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX2GCR5 */

#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX2GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX2GCR6 */

#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX2GCR7 */

#define CSL_EMIF_PHYCFG_DX2GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX2GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX2GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX2GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX2GCR8 */

#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX2GCR9 */

#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX2DQMAP0 */

#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX2DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX2DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX2DQMAP1 */

#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX2DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX2DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX2BDLR0 */

#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX2BDLR1 */

#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX2BDLR2 */

#define CSL_EMIF_PHYCFG_DX2BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX2BDLR3 */

#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX2BDLR4 */

#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX2BDLR5 */

#define CSL_EMIF_PHYCFG_DX2BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX2BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX2BDLR6 */

#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX2BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX2BDLR7 */

#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX2BDLR8 */

#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX2BDLR9 */

#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX2LCDLR0 */

#define CSL_EMIF_PHYCFG_DX2LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX2LCDLR1 */

#define CSL_EMIF_PHYCFG_DX2LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX2LCDLR2 */

#define CSL_EMIF_PHYCFG_DX2LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX2LCDLR3 */

#define CSL_EMIF_PHYCFG_DX2LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX2LCDLR4 */

#define CSL_EMIF_PHYCFG_DX2LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX2LCDLR5 */

#define CSL_EMIF_PHYCFG_DX2LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX2MDLR0 */

#define CSL_EMIF_PHYCFG_DX2MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX2MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX2MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX2MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX2MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX2MDLR1 */

#define CSL_EMIF_PHYCFG_DX2MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX2MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX2MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX2MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX2GTR0 */

#define CSL_EMIF_PHYCFG_DX2GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX2GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX2GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX2GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX2GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX2GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX2RSR0 */

#define CSL_EMIF_PHYCFG_DX2RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX2RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX2RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX2RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX2RSR1 */

#define CSL_EMIF_PHYCFG_DX2RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX2RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX2RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX2RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX2RSR2 */

#define CSL_EMIF_PHYCFG_DX2RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX2RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX2RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX2RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX2RSR3 */

#define CSL_EMIF_PHYCFG_DX2RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX2RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX2RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX2RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX2GSR0 */

#define CSL_EMIF_PHYCFG_DX2GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX2GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX2GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX2GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX2GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX2GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX2GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX2GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX2GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX2GSR1 */

#define CSL_EMIF_PHYCFG_DX2GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX2GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX2GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX2GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX2GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX2GSR2 */

#define CSL_EMIF_PHYCFG_DX2GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX2GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX2GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX2GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX2GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX2GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX2GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX2GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX2GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX2GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX2GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX2GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX2GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX2GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX2GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX2GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX2GSR3 */

#define CSL_EMIF_PHYCFG_DX2GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX2GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX2GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX2GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX2GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX2GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX2GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX2GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX2GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX2GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX2GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX2GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX2GSR4 */

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX2GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX2GSR5 */

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX2GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX2GSR6 */

#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX2GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX2GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX2GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX2GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX3GCR0 */

#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX3GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX3GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX3GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX3GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX3GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX3GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX3GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX3GCR1 */

#define CSL_EMIF_PHYCFG_DX3GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX3GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX3GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX3GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX3GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX3GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX3GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX3GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX3GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX3GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX3GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX3GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX3GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX3GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX3GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX3GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX3GCR2 */

#define CSL_EMIF_PHYCFG_DX3GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX3GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX3GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX3GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX3GCR3 */

#define CSL_EMIF_PHYCFG_DX3GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX3GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX3GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX3GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX3GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX3GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX3GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX3GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX3GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX3GCR4 */

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX3GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX3GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX3GCR5 */

#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX3GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX3GCR6 */

#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX3GCR7 */

#define CSL_EMIF_PHYCFG_DX3GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX3GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX3GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX3GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX3GCR8 */

#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX3GCR9 */

#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX3DQMAP0 */

#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX3DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX3DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX3DQMAP1 */

#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX3DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX3DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX3BDLR0 */

#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX3BDLR1 */

#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX3BDLR2 */

#define CSL_EMIF_PHYCFG_DX3BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX3BDLR3 */

#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX3BDLR4 */

#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX3BDLR5 */

#define CSL_EMIF_PHYCFG_DX3BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX3BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX3BDLR6 */

#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX3BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX3BDLR7 */

#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX3BDLR8 */

#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX3BDLR9 */

#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX3LCDLR0 */

#define CSL_EMIF_PHYCFG_DX3LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX3LCDLR1 */

#define CSL_EMIF_PHYCFG_DX3LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX3LCDLR2 */

#define CSL_EMIF_PHYCFG_DX3LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX3LCDLR3 */

#define CSL_EMIF_PHYCFG_DX3LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX3LCDLR4 */

#define CSL_EMIF_PHYCFG_DX3LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX3LCDLR5 */

#define CSL_EMIF_PHYCFG_DX3LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX3MDLR0 */

#define CSL_EMIF_PHYCFG_DX3MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX3MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX3MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX3MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX3MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX3MDLR1 */

#define CSL_EMIF_PHYCFG_DX3MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX3MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX3MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX3MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX3GTR0 */

#define CSL_EMIF_PHYCFG_DX3GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX3GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX3GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX3GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX3GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX3GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX3RSR0 */

#define CSL_EMIF_PHYCFG_DX3RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX3RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX3RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX3RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX3RSR1 */

#define CSL_EMIF_PHYCFG_DX3RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX3RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX3RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX3RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX3RSR2 */

#define CSL_EMIF_PHYCFG_DX3RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX3RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX3RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX3RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX3RSR3 */

#define CSL_EMIF_PHYCFG_DX3RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX3RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX3RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX3RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX3GSR0 */

#define CSL_EMIF_PHYCFG_DX3GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX3GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX3GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX3GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX3GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX3GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX3GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX3GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX3GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX3GSR1 */

#define CSL_EMIF_PHYCFG_DX3GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX3GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX3GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX3GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX3GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX3GSR2 */

#define CSL_EMIF_PHYCFG_DX3GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX3GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX3GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX3GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX3GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX3GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX3GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX3GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX3GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX3GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX3GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX3GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX3GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX3GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX3GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX3GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX3GSR3 */

#define CSL_EMIF_PHYCFG_DX3GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX3GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX3GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX3GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX3GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX3GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX3GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX3GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX3GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX3GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX3GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX3GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX3GSR4 */

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX3GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX3GSR5 */

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX3GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX3GSR6 */

#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX3GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX3GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX3GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX3GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX4GCR0 */

#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX4GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX4GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX4GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX4GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX4GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX4GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX4GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX4GCR1 */

#define CSL_EMIF_PHYCFG_DX4GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX4GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX4GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX4GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX4GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX4GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX4GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX4GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX4GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX4GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX4GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX4GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX4GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX4GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX4GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX4GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX4GCR2 */

#define CSL_EMIF_PHYCFG_DX4GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX4GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX4GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX4GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX4GCR3 */

#define CSL_EMIF_PHYCFG_DX4GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX4GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX4GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX4GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX4GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX4GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX4GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX4GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX4GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX4GCR4 */

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX4GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX4GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX4GCR5 */

#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX4GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX4GCR6 */

#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX4GCR7 */

#define CSL_EMIF_PHYCFG_DX4GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX4GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX4GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX4GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX4GCR8 */

#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX4GCR9 */

#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX4DQMAP0 */

#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX4DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX4DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX4DQMAP1 */

#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX4DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX4DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX4BDLR0 */

#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX4BDLR1 */

#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX4BDLR2 */

#define CSL_EMIF_PHYCFG_DX4BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX4BDLR3 */

#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX4BDLR4 */

#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX4BDLR5 */

#define CSL_EMIF_PHYCFG_DX4BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX4BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX4BDLR6 */

#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX4BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX4BDLR7 */

#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX4BDLR8 */

#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX4BDLR9 */

#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX4LCDLR0 */

#define CSL_EMIF_PHYCFG_DX4LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX4LCDLR1 */

#define CSL_EMIF_PHYCFG_DX4LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX4LCDLR2 */

#define CSL_EMIF_PHYCFG_DX4LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX4LCDLR3 */

#define CSL_EMIF_PHYCFG_DX4LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX4LCDLR4 */

#define CSL_EMIF_PHYCFG_DX4LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX4LCDLR5 */

#define CSL_EMIF_PHYCFG_DX4LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX4MDLR0 */

#define CSL_EMIF_PHYCFG_DX4MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX4MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX4MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX4MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX4MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX4MDLR1 */

#define CSL_EMIF_PHYCFG_DX4MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX4MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX4MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX4MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX4GTR0 */

#define CSL_EMIF_PHYCFG_DX4GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX4GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX4GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX4GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX4GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX4GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX4RSR0 */

#define CSL_EMIF_PHYCFG_DX4RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX4RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX4RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX4RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX4RSR1 */

#define CSL_EMIF_PHYCFG_DX4RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX4RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX4RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX4RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX4RSR2 */

#define CSL_EMIF_PHYCFG_DX4RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX4RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX4RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX4RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX4RSR3 */

#define CSL_EMIF_PHYCFG_DX4RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX4RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX4RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX4RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX4GSR0 */

#define CSL_EMIF_PHYCFG_DX4GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX4GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX4GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX4GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX4GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX4GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX4GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX4GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX4GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX4GSR1 */

#define CSL_EMIF_PHYCFG_DX4GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX4GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX4GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX4GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX4GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX4GSR2 */

#define CSL_EMIF_PHYCFG_DX4GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX4GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX4GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX4GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX4GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX4GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX4GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX4GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX4GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX4GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX4GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX4GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX4GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX4GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX4GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX4GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX4GSR3 */

#define CSL_EMIF_PHYCFG_DX4GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX4GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX4GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX4GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX4GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX4GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX4GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX4GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX4GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX4GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX4GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX4GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX4GSR4 */

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX4GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX4GSR5 */

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX4GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX4GSR6 */

#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX4GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX4GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX4GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX4GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX5GCR0 */

#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX5GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX5GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX5GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX5GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX5GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX5GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX5GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX5GCR1 */

#define CSL_EMIF_PHYCFG_DX5GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX5GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX5GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX5GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX5GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX5GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX5GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX5GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX5GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX5GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX5GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX5GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX5GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX5GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX5GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX5GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX5GCR2 */

#define CSL_EMIF_PHYCFG_DX5GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX5GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX5GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX5GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX5GCR3 */

#define CSL_EMIF_PHYCFG_DX5GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX5GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX5GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX5GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX5GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX5GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX5GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX5GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX5GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX5GCR4 */

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX5GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX5GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX5GCR5 */

#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX5GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX5GCR6 */

#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX5GCR7 */

#define CSL_EMIF_PHYCFG_DX5GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX5GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX5GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX5GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX5GCR8 */

#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX5GCR9 */

#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX5DQMAP0 */

#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX5DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX5DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX5DQMAP1 */

#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX5DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX5DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX5BDLR0 */

#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX5BDLR1 */

#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX5BDLR2 */

#define CSL_EMIF_PHYCFG_DX5BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX5BDLR3 */

#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX5BDLR4 */

#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX5BDLR5 */

#define CSL_EMIF_PHYCFG_DX5BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX5BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX5BDLR6 */

#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX5BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX5BDLR7 */

#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX5BDLR8 */

#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX5BDLR9 */

#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX5LCDLR0 */

#define CSL_EMIF_PHYCFG_DX5LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX5LCDLR1 */

#define CSL_EMIF_PHYCFG_DX5LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX5LCDLR2 */

#define CSL_EMIF_PHYCFG_DX5LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX5LCDLR3 */

#define CSL_EMIF_PHYCFG_DX5LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX5LCDLR4 */

#define CSL_EMIF_PHYCFG_DX5LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX5LCDLR5 */

#define CSL_EMIF_PHYCFG_DX5LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX5MDLR0 */

#define CSL_EMIF_PHYCFG_DX5MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX5MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX5MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX5MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX5MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX5MDLR1 */

#define CSL_EMIF_PHYCFG_DX5MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX5MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX5MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX5MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX5GTR0 */

#define CSL_EMIF_PHYCFG_DX5GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX5GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX5GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX5GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX5GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX5GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX5RSR0 */

#define CSL_EMIF_PHYCFG_DX5RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX5RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX5RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX5RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX5RSR1 */

#define CSL_EMIF_PHYCFG_DX5RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX5RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX5RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX5RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX5RSR2 */

#define CSL_EMIF_PHYCFG_DX5RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX5RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX5RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX5RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX5RSR3 */

#define CSL_EMIF_PHYCFG_DX5RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX5RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX5RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX5RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX5GSR0 */

#define CSL_EMIF_PHYCFG_DX5GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX5GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX5GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX5GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX5GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX5GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX5GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX5GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX5GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX5GSR1 */

#define CSL_EMIF_PHYCFG_DX5GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX5GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX5GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX5GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX5GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX5GSR2 */

#define CSL_EMIF_PHYCFG_DX5GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX5GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX5GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX5GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX5GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX5GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX5GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX5GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX5GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX5GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX5GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX5GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX5GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX5GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX5GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX5GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX5GSR3 */

#define CSL_EMIF_PHYCFG_DX5GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX5GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX5GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX5GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX5GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX5GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX5GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX5GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX5GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX5GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX5GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX5GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX5GSR4 */

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX5GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX5GSR5 */

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX5GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX5GSR6 */

#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX5GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX5GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX5GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX5GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX6GCR0 */

#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX6GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX6GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX6GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX6GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX6GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX6GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX6GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX6GCR1 */

#define CSL_EMIF_PHYCFG_DX6GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX6GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX6GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX6GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX6GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX6GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX6GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX6GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX6GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX6GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX6GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX6GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX6GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX6GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX6GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX6GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX6GCR2 */

#define CSL_EMIF_PHYCFG_DX6GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX6GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX6GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX6GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX6GCR3 */

#define CSL_EMIF_PHYCFG_DX6GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX6GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX6GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX6GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX6GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX6GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX6GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX6GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX6GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX6GCR4 */

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX6GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX6GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX6GCR5 */

#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX6GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX6GCR6 */

#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX6GCR7 */

#define CSL_EMIF_PHYCFG_DX6GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX6GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX6GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX6GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX6GCR8 */

#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX6GCR9 */

#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX6DQMAP0 */

#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX6DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX6DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX6DQMAP1 */

#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX6DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX6DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX6BDLR0 */

#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX6BDLR1 */

#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX6BDLR2 */

#define CSL_EMIF_PHYCFG_DX6BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX6BDLR3 */

#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX6BDLR4 */

#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX6BDLR5 */

#define CSL_EMIF_PHYCFG_DX6BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX6BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX6BDLR6 */

#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX6BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX6BDLR7 */

#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX6BDLR8 */

#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX6BDLR9 */

#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX6LCDLR0 */

#define CSL_EMIF_PHYCFG_DX6LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX6LCDLR1 */

#define CSL_EMIF_PHYCFG_DX6LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX6LCDLR2 */

#define CSL_EMIF_PHYCFG_DX6LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX6LCDLR3 */

#define CSL_EMIF_PHYCFG_DX6LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX6LCDLR4 */

#define CSL_EMIF_PHYCFG_DX6LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX6LCDLR5 */

#define CSL_EMIF_PHYCFG_DX6LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX6MDLR0 */

#define CSL_EMIF_PHYCFG_DX6MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX6MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX6MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX6MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX6MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX6MDLR1 */

#define CSL_EMIF_PHYCFG_DX6MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX6MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX6MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX6MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX6GTR0 */

#define CSL_EMIF_PHYCFG_DX6GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX6GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX6GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX6GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX6GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX6GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX6RSR0 */

#define CSL_EMIF_PHYCFG_DX6RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX6RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX6RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX6RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX6RSR1 */

#define CSL_EMIF_PHYCFG_DX6RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX6RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX6RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX6RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX6RSR2 */

#define CSL_EMIF_PHYCFG_DX6RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX6RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX6RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX6RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX6RSR3 */

#define CSL_EMIF_PHYCFG_DX6RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX6RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX6RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX6RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX6GSR0 */

#define CSL_EMIF_PHYCFG_DX6GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX6GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX6GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX6GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX6GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX6GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX6GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX6GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX6GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX6GSR1 */

#define CSL_EMIF_PHYCFG_DX6GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX6GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX6GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX6GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX6GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX6GSR2 */

#define CSL_EMIF_PHYCFG_DX6GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX6GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX6GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX6GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX6GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX6GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX6GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX6GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX6GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX6GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX6GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX6GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX6GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX6GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX6GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX6GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX6GSR3 */

#define CSL_EMIF_PHYCFG_DX6GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX6GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX6GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX6GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX6GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX6GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX6GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX6GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX6GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX6GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX6GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX6GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX6GSR4 */

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX6GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX6GSR5 */

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX6GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX6GSR6 */

#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX6GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX6GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX6GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX6GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX7GCR0 */

#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX7GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX7GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX7GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX7GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX7GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX7GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX7GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX7GCR1 */

#define CSL_EMIF_PHYCFG_DX7GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX7GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX7GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX7GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX7GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX7GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX7GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX7GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX7GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX7GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX7GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX7GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX7GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX7GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX7GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX7GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX7GCR2 */

#define CSL_EMIF_PHYCFG_DX7GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX7GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX7GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX7GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX7GCR3 */

#define CSL_EMIF_PHYCFG_DX7GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX7GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX7GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX7GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX7GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX7GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX7GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX7GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX7GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX7GCR4 */

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX7GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX7GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX7GCR5 */

#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX7GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX7GCR6 */

#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX7GCR7 */

#define CSL_EMIF_PHYCFG_DX7GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX7GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX7GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX7GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX7GCR8 */

#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX7GCR9 */

#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX7DQMAP0 */

#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX7DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX7DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX7DQMAP1 */

#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX7DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX7DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX7BDLR0 */

#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX7BDLR1 */

#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX7BDLR2 */

#define CSL_EMIF_PHYCFG_DX7BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX7BDLR3 */

#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX7BDLR4 */

#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX7BDLR5 */

#define CSL_EMIF_PHYCFG_DX7BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX7BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX7BDLR6 */

#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX7BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX7BDLR7 */

#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX7BDLR8 */

#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX7BDLR9 */

#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX7LCDLR0 */

#define CSL_EMIF_PHYCFG_DX7LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX7LCDLR1 */

#define CSL_EMIF_PHYCFG_DX7LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX7LCDLR2 */

#define CSL_EMIF_PHYCFG_DX7LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX7LCDLR3 */

#define CSL_EMIF_PHYCFG_DX7LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX7LCDLR4 */

#define CSL_EMIF_PHYCFG_DX7LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX7LCDLR5 */

#define CSL_EMIF_PHYCFG_DX7LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX7MDLR0 */

#define CSL_EMIF_PHYCFG_DX7MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX7MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX7MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX7MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX7MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX7MDLR1 */

#define CSL_EMIF_PHYCFG_DX7MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX7MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX7MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX7MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX7GTR0 */

#define CSL_EMIF_PHYCFG_DX7GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX7GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX7GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX7GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX7GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX7GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX7RSR0 */

#define CSL_EMIF_PHYCFG_DX7RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX7RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX7RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX7RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX7RSR1 */

#define CSL_EMIF_PHYCFG_DX7RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX7RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX7RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX7RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX7RSR2 */

#define CSL_EMIF_PHYCFG_DX7RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX7RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX7RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX7RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX7RSR3 */

#define CSL_EMIF_PHYCFG_DX7RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX7RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX7RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX7RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX7GSR0 */

#define CSL_EMIF_PHYCFG_DX7GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX7GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX7GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX7GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX7GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX7GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX7GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX7GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX7GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX7GSR1 */

#define CSL_EMIF_PHYCFG_DX7GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX7GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX7GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX7GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX7GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX7GSR2 */

#define CSL_EMIF_PHYCFG_DX7GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX7GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX7GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX7GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX7GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX7GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX7GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX7GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX7GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX7GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX7GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX7GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX7GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX7GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX7GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX7GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX7GSR3 */

#define CSL_EMIF_PHYCFG_DX7GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX7GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX7GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX7GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX7GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX7GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX7GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX7GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX7GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX7GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX7GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX7GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX7GSR4 */

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX7GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX7GSR5 */

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX7GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX7GSR6 */

#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX7GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX7GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX7GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX7GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX8GCR0 */

#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGOE_MASK                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGOE_SHIFT                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGOE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGODT_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGODT_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGODT_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGPDR_MASK                                   (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGPDR_SHIFT                                  (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSGPDR_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_DQSRPD_MASK                                    (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSRPD_SHIFT                                   (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSRPD_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_CPDRSHFT_MASK                                  (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8GCR0_CPDRSHFT_SHIFT                                 (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8GCR0_CPDRSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR0_RTTOH_MASK                                     (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RTTOH_SHIFT                                    (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RTTOH_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR0_RTTOAL_MASK                                    (0x00000800U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RTTOAL_SHIFT                                   (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8GCR0_RTTOAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_DQSSEPDR_MASK                                  (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSSEPDR_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSSEPDR_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_DQSNSEPDR_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSNSEPDR_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSNSEPDR_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_19_14_MASK                            (0x000FC000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_19_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8GCR0_RESERVED_19_14_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR0_RDDLY_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RDDLY_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8GCR0_RDDLY_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GCR0_DQSDCC_MASK                                    (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSDCC_SHIFT                                   (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GCR0_DQSDCC_MAX                                     (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GCR0_CODTSHFT_MASK                                  (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_CODTSHFT_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8GCR0_CODTSHFT_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR0_MDLEN_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_MDLEN_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8GCR0_MDLEN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR0_CALBYP_MASK                                    (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8GCR0_CALBYP_SHIFT                                   (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8GCR0_CALBYP_MAX                                     (0x00000001U)

/* DX8GCR1 */

#define CSL_EMIF_PHYCFG_DX8GCR1_DQEN_MASK                                      (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8GCR1_DQEN_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR1_DQEN_MAX                                       (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8GCR1_DMEN_MASK                                      (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8GCR1_DMEN_SHIFT                                     (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GCR1_DMEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR1_DSEN_MASK                                      (0x00000200U)
#define CSL_EMIF_PHYCFG_DX8GCR1_DSEN_SHIFT                                     (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8GCR1_DSEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR1_TEEN_MASK                                      (0x00000400U)
#define CSL_EMIF_PHYCFG_DX8GCR1_TEEN_SHIFT                                     (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8GCR1_TEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR1_PDREN_MASK                                     (0x00000800U)
#define CSL_EMIF_PHYCFG_DX8GCR1_PDREN_SHIFT                                    (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8GCR1_PDREN_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR1_OEEN_MASK                                      (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8GCR1_OEEN_SHIFT                                     (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GCR1_OEEN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR1_QSSEL_MASK                                     (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8GCR1_QSSEL_SHIFT                                    (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8GCR1_QSSEL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR1_QSNSEL_MASK                                    (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8GCR1_QSNSEL_SHIFT                                   (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8GCR1_QSNSEL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR1_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8GCR1_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8GCR1_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR1_DXPDRMODE_MASK                                 (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX8GCR1_DXPDRMODE_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR1_DXPDRMODE_MAX                                  (0x0000FFFFU)

/* DX8GCR2 */

#define CSL_EMIF_PHYCFG_DX8GCR2_DXTEMODE_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8GCR2_DXTEMODE_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR2_DXTEMODE_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8GCR2_DXOEMODE_MASK                                  (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX8GCR2_DXOEMODE_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR2_DXOEMODE_MAX                                   (0x0000FFFFU)

/* DX8GCR3 */

#define CSL_EMIF_PHYCFG_DX8GCR3_WDMBVT_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WDMBVT_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_RDMBVT_MASK                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RDMBVT_SHIFT                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RDMBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DSPDRMODE_MASK                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSPDRMODE_SHIFT                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DSTEMODE_MASK                                  (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSTEMODE_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DSOEMODE_MASK                                  (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSOEMODE_SHIFT                                 (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_WDSBVT_MASK                                    (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WDSBVT_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WDSBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_RESERVED_9_MASK                                (0x00000200U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RESERVED_9_SHIFT                               (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RESERVED_9_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DMPDRMODE_MASK                                 (0x00000C00U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DMPDRMODE_SHIFT                                (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8GCR3_DMPDRMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DMTEMODE_MASK                                  (0x00003000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DMTEMODE_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GCR3_DMTEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DMOEMODE_MASK                                  (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DMOEMODE_SHIFT                                 (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8GCR3_DMOEMODE_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DSNPDRMODE_MASK                                (0x00030000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSNPDRMODE_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSNPDRMODE_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DSNTEMODE_MASK                                 (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSNTEMODE_SHIFT                                (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSNTEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_DSNOEMODE_MASK                                 (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSNOEMODE_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8GCR3_DSNOEMODE_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR3_PDRBVT_MASK                                    (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_PDRBVT_SHIFT                                   (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8GCR3_PDRBVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_RGSLVT_MASK                                    (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RGSLVT_SHIFT                                   (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RGSLVT_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_WLLVT_MASK                                     (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WLLVT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WLLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_WDLVT_MASK                                     (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WDLVT_SHIFT                                    (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_RDLVT_MASK                                     (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RDLVT_SHIFT                                    (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8GCR3_RDLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_RGLVT_MASK                                     (0x08000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RGLVT_SHIFT                                    (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8GCR3_RGLVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_WDBVT_MASK                                     (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_WDBVT_SHIFT                                    (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8GCR3_WDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_RDBVT_MASK                                     (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_RDBVT_SHIFT                                    (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8GCR3_RDBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_TEBVT_MASK                                     (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_TEBVT_SHIFT                                    (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8GCR3_TEBVT_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR3_OEBVT_MASK                                     (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8GCR3_OEBVT_SHIFT                                    (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8GCR3_OEBVT_MAX                                      (0x00000001U)

/* DX8GCR4 */

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFIMON_MASK                                 (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFIMON_SHIFT                                (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFIMON_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFIEN_MASK                                  (0x0000003CU)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFIEN_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFIEN_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSSEL_MASK                                 (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSSEL_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSSEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSSELRANGE_MASK                            (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSSELRANGE_SHIFT                           (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSSELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFESEL_MASK                                 (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFESEL_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFESEL_MAX                                  (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFESELRANGE_MASK                            (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFESELRANGE_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFESELRANGE_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_24_MASK                               (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_24_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_24_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSEN_MASK                                  (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSEN_SHIFT                                 (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFSEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFEEN_MASK                                  (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFEEN_SHIFT                                 (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFEEN_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFPEN_MASK                                  (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFPEN_SHIFT                                 (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8GCR4_DXREFPEN_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_31_29_MASK                            (0xE0000000U)
#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_31_29_SHIFT                           (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8GCR4_RESERVED_31_29_MAX                             (0x00000007U)

/* DX8GCR5 */

#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR0_MASK                               (0x0000007FU)
#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR0_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR0_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR1_MASK                               (0x00007F00U)
#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR1_SHIFT                              (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR1_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_15_MASK                               (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_15_SHIFT                              (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_15_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR2_MASK                               (0x007F0000U)
#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR2_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR2_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_23_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_23_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_23_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR3_MASK                               (0x7F000000U)
#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR3_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GCR5_DXREFISELR3_MAX                                (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8GCR5_RESERVED_31_MAX                                (0x00000001U)

/* DX8GCR6 */

#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR0_MASK                                (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR0_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR1_MASK                                (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR1_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR1_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR2_MASK                                (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR2_SHIFT                               (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR2_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR3_MASK                                (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR3_SHIFT                               (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GCR6_DXDQVREFR3_MAX                                 (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8GCR6_RESERVED_31_30_MAX                             (0x00000003U)

/* DX8GCR7 */

#define CSL_EMIF_PHYCFG_DX8GCR7_DCALSVAL_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8GCR7_DCALSVAL_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR7_DCALSVAL_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8GCR7_DCALTYPE_MASK                                  (0x00000200U)
#define CSL_EMIF_PHYCFG_DX8GCR7_DCALTYPE_SHIFT                                 (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8GCR7_DCALTYPE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GCR7_RESERVED_31_10_MASK                            (0xFFFFFC00U)
#define CSL_EMIF_PHYCFG_DX8GCR7_RESERVED_31_10_SHIFT                           (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8GCR7_RESERVED_31_10_MAX                             (0x003FFFFFU)

/* DX8GCR8 */

#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8GCR8_RESERVED_31_30_MAX                             (0x00000003U)

/* DX8GCR9 */

#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_5_0_MASK                              (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_5_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_5_0_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_7_6_MASK                              (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_7_6_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_7_6_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_13_8_MASK                             (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_13_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_13_8_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_15_14_MASK                            (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_15_14_SHIFT                           (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_15_14_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_21_16_MASK                            (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_21_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_21_16_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_23_22_MASK                            (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_23_22_SHIFT                           (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_23_22_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_29_24_MASK                            (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_29_24_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_29_24_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_31_30_MASK                            (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_31_30_SHIFT                           (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8GCR9_RESERVED_31_30_MAX                             (0x00000003U)

/* DX8DQMAP0 */

#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ0MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ0MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ0MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ1MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ1MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ1MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ2MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ2MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ2MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ3MAP_MASK                                  (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ3MAP_SHIFT                                 (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ3MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ4MAP_MASK                                  (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ4MAP_SHIFT                                 (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_DQ4MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP0_RESERVED_30_20_MASK                          (0x7FF00000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_RESERVED_30_20_SHIFT                         (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_RESERVED_30_20_MAX                           (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8DQMAP0_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8DQMAP0_MAPOK_MAX                                    (0x00000001U)

/* DX8DQMAP1 */

#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ5MAP_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ5MAP_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ5MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ6MAP_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ6MAP_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ6MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ7MAP_MASK                                  (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ7MAP_SHIFT                                 (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_DQ7MAP_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP1_DMMAP_MASK                                   (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_DMMAP_SHIFT                                  (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_DMMAP_MAX                                    (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8DQMAP1_RESERVED_30_16_MASK                          (0x7FFF0000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_RESERVED_30_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_RESERVED_30_16_MAX                           (0x00007FFFU)

#define CSL_EMIF_PHYCFG_DX8DQMAP1_MAPOK_MASK                                   (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_MAPOK_SHIFT                                  (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8DQMAP1_MAPOK_MAX                                    (0x00000001U)

/* DX8BDLR0 */

#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ0WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ0WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ0WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ1WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ1WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ1WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ2WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ2WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ2WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ3WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ3WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_DQ3WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8BDLR0_RESERVED_31_30_MAX                            (0x00000003U)

/* DX8BDLR1 */

#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ4WBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ4WBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ4WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ5WBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ5WBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ5WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ6WBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ6WBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ6WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ7WBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ7WBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_DQ7WBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8BDLR1_RESERVED_31_30_MAX                            (0x00000003U)

/* DX8BDLR2 */

#define CSL_EMIF_PHYCFG_DX8BDLR2_DMWBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR2_DMWBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_DMWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR2_DSWBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_DSWBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_DSWBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR2_DSOEBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_DSOEBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_DSOEBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR2_DSNWBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_DSNWBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_DSNWBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8BDLR2_RESERVED_31_30_MAX                            (0x00000003U)

/* DX8BDLR3 */

#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ0RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ0RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ0RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ1RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ1RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ1RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ2RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ2RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ2RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ3RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ3RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_DQ3RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8BDLR3_RESERVED_31_30_MAX                            (0x00000003U)

/* DX8BDLR4 */

#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ4RBD_MASK                                   (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ4RBD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ4RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ5RBD_MASK                                   (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ5RBD_SHIFT                                  (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ5RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ6RBD_MASK                                   (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ6RBD_SHIFT                                  (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ6RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_23_22_MASK                           (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_23_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_23_22_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ7RBD_MASK                                   (0x3F000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ7RBD_SHIFT                                  (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_DQ7RBD_MAX                                    (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_31_30_MASK                           (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_31_30_SHIFT                          (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8BDLR4_RESERVED_31_30_MAX                            (0x00000003U)

/* DX8BDLR5 */

#define CSL_EMIF_PHYCFG_DX8BDLR5_DMRBD_MASK                                    (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR5_DMRBD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR5_DMRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR5_RESERVED_31_6_MASK                            (0xFFFFFFC0U)
#define CSL_EMIF_PHYCFG_DX8BDLR5_RESERVED_31_6_SHIFT                           (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR5_RESERVED_31_6_MAX                             (0x03FFFFFFU)

/* DX8BDLR6 */

#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_7_0_MASK                             (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_7_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_7_0_MAX                              (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8BDLR6_PDRBD_MASK                                    (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR6_PDRBD_SHIFT                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR6_PDRBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR6_TERBD_MASK                                    (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR6_TERBD_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR6_TERBD_MAX                                     (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR6_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX8BDLR7 */

#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR7_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX8BDLR8 */

#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR8_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX8BDLR9 */

#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_5_0_MASK                             (0x0000003FU)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_5_0_SHIFT                            (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_5_0_MAX                              (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_7_6_MASK                             (0x000000C0U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_7_6_SHIFT                            (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_7_6_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_13_8_MASK                            (0x00003F00U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_13_8_SHIFT                           (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_13_8_MAX                             (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_15_14_MASK                           (0x0000C000U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_15_14_SHIFT                          (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_15_14_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_21_16_MASK                           (0x003F0000U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_21_16_SHIFT                          (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_21_16_MAX                            (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_31_22_MASK                           (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_31_22_SHIFT                          (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8BDLR9_RESERVED_31_22_MAX                            (0x000003FFU)

/* DX8LCDLR0 */

#define CSL_EMIF_PHYCFG_DX8LCDLR0_WLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8LCDLR0_WLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR0_WLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8LCDLR0_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX8LCDLR1 */

#define CSL_EMIF_PHYCFG_DX8LCDLR1_WDQD_MASK                                    (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8LCDLR1_WDQD_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR1_WDQD_MAX                                     (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8LCDLR1_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX8LCDLR2 */

#define CSL_EMIF_PHYCFG_DX8LCDLR2_DQSGD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8LCDLR2_DQSGD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR2_DQSGD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8LCDLR2_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX8LCDLR3 */

#define CSL_EMIF_PHYCFG_DX8LCDLR3_RDQSD_MASK                                   (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8LCDLR3_RDQSD_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR3_RDQSD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8LCDLR3_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX8LCDLR4 */

#define CSL_EMIF_PHYCFG_DX8LCDLR4_RDQSND_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8LCDLR4_RDQSND_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR4_RDQSND_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8LCDLR4_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX8LCDLR5 */

#define CSL_EMIF_PHYCFG_DX8LCDLR5_DQSGSD_MASK                                  (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8LCDLR5_DQSGSD_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR5_DQSGSD_MAX                                   (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_15_9_MASK                           (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_15_9_SHIFT                          (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_15_9_MAX                            (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_24_16_MASK                          (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_24_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_24_16_MAX                           (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_31_25_MASK                          (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_31_25_SHIFT                         (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8LCDLR5_RESERVED_31_25_MAX                           (0x0000007FU)

/* DX8MDLR0 */

#define CSL_EMIF_PHYCFG_DX8MDLR0_IPRD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8MDLR0_IPRD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8MDLR0_IPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8MDLR0_RESERVED_15_9_MASK                            (0x0000FE00U)
#define CSL_EMIF_PHYCFG_DX8MDLR0_RESERVED_15_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8MDLR0_RESERVED_15_9_MAX                             (0x0000007FU)

#define CSL_EMIF_PHYCFG_DX8MDLR0_TPRD_MASK                                     (0x01FF0000U)
#define CSL_EMIF_PHYCFG_DX8MDLR0_TPRD_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8MDLR0_TPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8MDLR0_RESERVED_31_25_MASK                           (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8MDLR0_RESERVED_31_25_SHIFT                          (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8MDLR0_RESERVED_31_25_MAX                            (0x0000007FU)

/* DX8MDLR1 */

#define CSL_EMIF_PHYCFG_DX8MDLR1_MDLD_MASK                                     (0x000001FFU)
#define CSL_EMIF_PHYCFG_DX8MDLR1_MDLD_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8MDLR1_MDLD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8MDLR1_RESERVED_31_9_MASK                            (0xFFFFFE00U)
#define CSL_EMIF_PHYCFG_DX8MDLR1_RESERVED_31_9_SHIFT                           (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8MDLR1_RESERVED_31_9_MAX                             (0x007FFFFFU)

/* DX8GTR0 */

#define CSL_EMIF_PHYCFG_DX8GTR0_DGSL_MASK                                      (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8GTR0_DGSL_SHIFT                                     (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GTR0_DGSL_MAX                                       (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_7_5_MASK                              (0x000000E0U)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_7_5_SHIFT                             (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_7_5_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_12_8_MASK                             (0x00001F00U)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_12_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_12_8_MAX                              (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_15_13_MASK                            (0x0000E000U)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_15_13_SHIFT                           (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_15_13_MAX                             (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8GTR0_WLSL_MASK                                      (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX8GTR0_WLSL_SHIFT                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GTR0_WLSL_MAX                                       (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GTR0_WDQSL_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX8GTR0_WDQSL_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GTR0_WDQSL_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_31_24_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_31_24_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8GTR0_RESERVED_31_24_MAX                             (0x0000001FU)

/* DX8RSR0 */

#define CSL_EMIF_PHYCFG_DX8RSR0_QSGERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8RSR0_QSGERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8RSR0_QSGERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8RSR0_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX8RSR0_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8RSR0_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX8RSR1 */

#define CSL_EMIF_PHYCFG_DX8RSR1_RDLVLERR_MASK                                  (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8RSR1_RDLVLERR_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8RSR1_RDLVLERR_MAX                                   (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8RSR1_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX8RSR1_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8RSR1_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX8RSR2 */

#define CSL_EMIF_PHYCFG_DX8RSR2_WLAWN_MASK                                     (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8RSR2_WLAWN_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8RSR2_WLAWN_MAX                                      (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8RSR2_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX8RSR2_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8RSR2_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX8RSR3 */

#define CSL_EMIF_PHYCFG_DX8RSR3_WLAERR_MASK                                    (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8RSR3_WLAERR_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8RSR3_WLAERR_MAX                                     (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8RSR3_RESERVED_31_16_MASK                            (0xFFFF0000U)
#define CSL_EMIF_PHYCFG_DX8RSR3_RESERVED_31_16_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8RSR3_RESERVED_31_16_MAX                             (0x0000FFFFU)

/* DX8GSR0 */

#define CSL_EMIF_PHYCFG_DX8GSR0_WDQCAL_MASK                                    (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WDQCAL_SHIFT                                   (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WDQCAL_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_RDQSCAL_MASK                                   (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR0_RDQSCAL_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR0_RDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_RDQSNCAL_MASK                                  (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR0_RDQSNCAL_SHIFT                                 (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR0_RDQSNCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_GDQSCAL_MASK                                   (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GSR0_GDQSCAL_SHIFT                                  (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GSR0_GDQSCAL_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_WLCAL_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLCAL_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLCAL_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_WLDONE_MASK                                    (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLDONE_SHIFT                                   (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLDONE_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_WLERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_WLPRD_MASK                                     (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLPRD_SHIFT                                    (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLPRD_MAX                                      (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8GSR0_DPLOCK_MASK                                    (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8GSR0_DPLOCK_SHIFT                                   (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GSR0_DPLOCK_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_GDQSPRD_MASK                                   (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX8GSR0_GDQSPRD_SHIFT                                  (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8GSR0_GDQSPRD_MAX                                    (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8GSR0_RESERVED_29_26_MASK                            (0x3C000000U)
#define CSL_EMIF_PHYCFG_DX8GSR0_RESERVED_29_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8GSR0_RESERVED_29_26_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR0_WLDQ_MASK                                      (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLDQ_SHIFT                                     (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8GSR0_WLDQ_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR0_RESERVED_31_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8GSR0_RESERVED_31_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8GSR0_RESERVED_31_MAX                                (0x00000001U)

/* DX8GSR1 */

#define CSL_EMIF_PHYCFG_DX8GSR1_DLTDONE_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR1_DLTDONE_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GSR1_DLTDONE_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR1_DLTCODE_MASK                                   (0x01FFFFFEU)
#define CSL_EMIF_PHYCFG_DX8GSR1_DLTCODE_SHIFT                                  (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR1_DLTCODE_MAX                                    (0x00FFFFFFU)

#define CSL_EMIF_PHYCFG_DX8GSR1_RESERVED_31_25_MASK                            (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8GSR1_RESERVED_31_25_SHIFT                           (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8GSR1_RESERVED_31_25_MAX                             (0x0000007FU)

/* DX8GSR2 */

#define CSL_EMIF_PHYCFG_DX8GSR2_RDERR_MASK                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR2_RDERR_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GSR2_RDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_RDWN_MASK                                      (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR2_RDWN_SHIFT                                     (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR2_RDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_WDERR_MASK                                     (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR2_WDERR_SHIFT                                    (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR2_WDERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_WDWN_MASK                                      (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GSR2_WDWN_SHIFT                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GSR2_WDWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_REERR_MASK                                     (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GSR2_REERR_SHIFT                                    (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR2_REERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_REWN_MASK                                      (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8GSR2_REWN_SHIFT                                     (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8GSR2_REWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_WEERR_MASK                                     (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8GSR2_WEERR_SHIFT                                    (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GSR2_WEERR_MAX                                      (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_WEWN_MASK                                      (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8GSR2_WEWN_SHIFT                                     (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8GSR2_WEWN_MAX                                       (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_ESTAT_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX8GSR2_ESTAT_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GSR2_ESTAT_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR2_DQS2DQERR_MASK                                 (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX8GSR2_DQS2DQERR_SHIFT                                (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GSR2_DQS2DQERR_MAX                                  (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8GSR2_SRDERR_MASK                                    (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8GSR2_SRDERR_SHIFT                                   (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8GSR2_SRDERR_MAX                                     (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8GSR2_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8GSR2_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_GSDQSCAL_MASK                                  (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8GSR2_GSDQSCAL_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8GSR2_GSDQSCAL_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR2_GSDQSPRD_MASK                                  (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX8GSR2_GSDQSPRD_SHIFT                                 (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8GSR2_GSDQSPRD_MAX                                   (0x000001FFU)

/* DX8GSR3 */

#define CSL_EMIF_PHYCFG_DX8GSR3_SRDPC_MASK                                     (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GSR3_SRDPC_SHIFT                                    (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GSR3_SRDPC_MAX                                      (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GSR3_RESERVED_7_2_MASK                              (0x000000FCU)
#define CSL_EMIF_PHYCFG_DX8GSR3_RESERVED_7_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR3_RESERVED_7_2_MAX                               (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8GSR3_HVERR_MASK                                     (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX8GSR3_HVERR_SHIFT                                    (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GSR3_HVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR3_HVWRN_MASK                                     (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX8GSR3_HVWRN_SHIFT                                    (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GSR3_HVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR3_DVERR_MASK                                     (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX8GSR3_DVERR_SHIFT                                    (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GSR3_DVERR_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR3_DVWRN_MASK                                     (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX8GSR3_DVWRN_SHIFT                                    (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8GSR3_DVWRN_MAX                                      (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR3_ESTAT_MASK                                     (0x07000000U)
#define CSL_EMIF_PHYCFG_DX8GSR3_ESTAT_SHIFT                                    (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GSR3_ESTAT_MAX                                      (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8GSR3_RESERVED_31_27_MASK                            (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8GSR3_RESERVED_31_27_SHIFT                           (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8GSR3_RESERVED_31_27_MAX                             (0x0000001FU)

/* DX8GSR4 */

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_15_7_MASK                             (0x0000FF80U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_15_7_SHIFT                            (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_15_7_MAX                              (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_16_MASK                               (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_16_SHIFT                              (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_16_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_25_17_MASK                            (0x03FE0000U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_25_17_SHIFT                           (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_25_17_MAX                             (0x000001FFU)

#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_31_26_MASK                            (0xFC000000U)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_31_26_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8GSR4_RESERVED_31_26_MAX                             (0x0000003FU)

/* DX8GSR5 */

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_0_MASK                                (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_0_SHIFT                               (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_0_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_1_MASK                                (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_1_SHIFT                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_1_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_2_MASK                                (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_2_SHIFT                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_2_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_3_MASK                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_3_SHIFT                               (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_3_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_4_MASK                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_4_SHIFT                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_4_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_5_MASK                                (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_5_SHIFT                               (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_5_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_6_MASK                                (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_6_SHIFT                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_6_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_7_MASK                                (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_7_SHIFT                               (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_7_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_19_12_MASK                            (0x000FF000U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_19_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_19_12_MAX                             (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_20_MASK                               (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_20_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_20_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_21_MASK                               (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_21_SHIFT                              (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_21_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_22_MASK                               (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_22_SHIFT                              (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_22_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_31_23_MASK                            (0xFF800000U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_31_23_SHIFT                           (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8GSR5_RESERVED_31_23_MAX                             (0x000001FFU)

/* DX8GSR6 */

#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_1_0_MASK                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_1_0_SHIFT                             (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_1_0_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_3_2_MASK                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_3_2_SHIFT                             (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_3_2_MAX                               (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_7_4_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_7_4_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_7_4_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_11_8_MASK                             (0x00000F00U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_11_8_SHIFT                            (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_11_8_MAX                              (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_15_12_MASK                            (0x0000F000U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_15_12_SHIFT                           (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_15_12_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_19_15_MASK                            (0x000F0000U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_19_15_SHIFT                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_19_15_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_23_20_MASK                            (0x00F00000U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_23_20_SHIFT                           (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8GSR6_RESERVED_23_20_MAX                             (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8GSR6_DBDQ_MASK                                      (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8GSR6_DBDQ_SHIFT                                     (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8GSR6_DBDQ_MAX                                       (0x000000FFU)

/* DX8SL0OSC */

#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL0OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL0PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL0PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL0PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL0PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL0PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL0PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL0PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL0PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL0DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL0DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL0TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL0TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL0TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL0DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL0DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL0DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL0DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL0DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL0IOCR */

#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL0IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL0IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL0IOCR */

#define CSL_EMIF_PHYCFG_DX4SL0IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL0IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL0IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SL1OSC */

#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL1OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL1PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL1PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL1PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL1PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL1PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL1PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL1PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL1PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL1DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL1DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL1TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL1TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL1TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL1DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL1DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL1DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL1DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL1DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL1IOCR */

#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL1IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL1IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL1IOCR */

#define CSL_EMIF_PHYCFG_DX4SL1IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL1IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL1IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SL2OSC */

#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL2OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL2PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL2PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL2PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL2PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL2PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL2PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL2PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL2PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL2DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL2DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL2TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL2TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL2TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL2DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL2DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL2DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL2DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL2DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL2IOCR */

#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL2IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL2IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL2IOCR */

#define CSL_EMIF_PHYCFG_DX4SL2IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL2IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL2IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SL3OSC */

#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL3OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL3PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL3PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL3PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL3PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL3PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL3PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL3PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL3PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL3DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL3DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL3TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL3TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL3TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL3DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL3DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL3DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL3DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL3DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL3IOCR */

#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL3IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL3IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL3IOCR */

#define CSL_EMIF_PHYCFG_DX4SL3IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL3IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL3IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SL4OSC */

#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL4OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL4PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL4PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL4PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL4PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL4PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL4PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL4PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL4PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL4DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL4DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL4TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL4TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL4TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL4DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL4DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL4DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL4DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL4DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL4IOCR */

#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL4IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL4IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL4IOCR */

#define CSL_EMIF_PHYCFG_DX4SL4IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL4IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL4IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SL5OSC */

#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL5OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL5PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL5PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL5PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL5PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL5PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL5PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL5PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL5PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL5DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL5DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL5TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL5TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL5TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL5DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL5DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL5DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL5DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL5DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL5IOCR */

#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL5IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL5IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL5IOCR */

#define CSL_EMIF_PHYCFG_DX4SL5IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL5IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL5IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SL6OSC */

#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL6OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL6PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL6PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL6PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL6PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL6PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL6PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL6PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL6PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL6DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL6DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL6TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL6TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL6TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL6DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL6DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL6DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL6DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL6DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL6IOCR */

#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL6IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL6IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL6IOCR */

#define CSL_EMIF_PHYCFG_DX4SL6IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL6IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL6IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SL7OSC */

#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL7OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL7PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL7PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL7PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL7PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL7PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL7PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL7PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL7PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL7DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL7DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL7TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL7TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL7TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL7DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL7DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL7DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL7DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL7DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL7IOCR */

#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL7IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL7IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL7IOCR */

#define CSL_EMIF_PHYCFG_DX4SL7IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL7IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL7IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SL8OSC */

#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL8OSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SL8PLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SL8PLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SL8PLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SL8PLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SL8PLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SL8PLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SL8PLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL8PLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SL8DQSCTL */

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL8DQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL8TRNCTL */

#define CSL_EMIF_PHYCFG_DX8SL8TRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SL8TRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8TRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SL8DDLCTL */

#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SL8DDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SL8DXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SL8DXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SL8DXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SL8IOCR */

#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SL8IOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SL8IOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SL8IOCR */

#define CSL_EMIF_PHYCFG_DX4SL8IOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SL8IOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SL8IOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

/* DX8SLBOSC */

#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCEN_MASK                                   (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCEN_SHIFT                                  (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCEN_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCDIV_MASK                                  (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCDIV_SHIFT                                 (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCDIV_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCWDL_MASK                                  (0x00000060U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCWDL_SHIFT                                 (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCWDL_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_8_7_MASK                            (0x00000180U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_8_7_SHIFT                           (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_8_7_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCWDDL_MASK                                 (0x00000600U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCWDDL_SHIFT                                (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_OSCWDDL_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_12_11_MASK                          (0x00001800U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_12_11_SHIFT                         (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_12_11_MAX                           (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_DLTMODE_MASK                                 (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_DLTMODE_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_DLTMODE_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_DLTST_MASK                                   (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_DLTST_SHIFT                                  (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_DLTST_MAX                                    (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_PHYFRST_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_PHYFRST_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_PHYFRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_PHYHRST_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_PHYHRST_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_PHYHRST_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBDQSS_MASK                                  (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBDQSS_SHIFT                                 (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBDQSS_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBGDQS_MASK                                  (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBGDQS_SHIFT                                 (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBGDQS_MAX                                   (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBGSDQS_MASK                                 (0x00100000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBGSDQS_SHIFT                                (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBGSDQS_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBMODE_MASK                                  (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBMODE_SHIFT                                 (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_LBMODE_MAX                                   (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_CLKLEVEL_MASK                                (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_CLKLEVEL_SHIFT                               (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_CLKLEVEL_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXCTLCLK_MASK                            (0x03000000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXCTLCLK_SHIFT                           (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXCTLCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXDDRCLK_MASK                            (0x0C000000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXDDRCLK_SHIFT                           (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXDDRCLK_MAX                             (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXRDCLK_MASK                             (0x30000000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXRDCLK_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_GATEDXRDCLK_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_31_30_MASK                          (0xC0000000U)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_31_30_SHIFT                         (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SLBOSC_RESERVED_31_30_MAX                           (0x00000003U)

/* DX8SLBPLLCR0 */

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_DTC_MASK                                  (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_DTC_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_DTC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_ATC_MASK                                  (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_ATC_SHIFT                                 (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_ATC_MAX                                   (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_ATOEN_MASK                                (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_ATOEN_SHIFT                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_ATOEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RESERVED_11_9_MASK                        (0x00000E00U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RESERVED_11_9_SHIFT                       (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RESERVED_11_9_MAX                         (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_GSHIFT_MASK                               (0x00001000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_GSHIFT_SHIFT                              (0x0000000CU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_GSHIFT_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_CPIC_MASK                                 (0x0001E000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_CPIC_SHIFT                                (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_CPIC_MAX                                  (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_CPPC_MASK                                 (0x007E0000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_CPPC_SHIFT                                (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_CPPC_MAX                                  (0x0000003FU)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RLOCKM_MASK                               (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RLOCKM_SHIFT                              (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RLOCKM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_FRQSEL_MASK                               (0x0F000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_FRQSEL_SHIFT                              (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_FRQSEL_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RSTOPM_MASK                               (0x10000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RSTOPM_SHIFT                              (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_RSTOPM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLPD_MASK                                (0x20000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLPD_SHIFT                               (0x0000001DU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLPD_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLRST_MASK                               (0x40000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLRST_SHIFT                              (0x0000001EU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLBYP_MASK                               (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLBYP_SHIFT                              (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR0_PLLBYP_MAX                                (0x00000001U)

/* DX8SLBPLLCR1 */

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKDS_MASK                               (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKDS_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKDS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKCS_MASK                               (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKCS_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKCS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKPS_MASK                               (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKPS_SHIFT                              (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_LOCKPS_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVDD_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVDD_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVDD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVREGDIG_MASK                           (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVREGDIG_SHIFT                          (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVREGDIG_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVREGCP_MASK                            (0x00000020U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVREGCP_SHIFT                           (0x00000005U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_BYPVREGCP_MAX                             (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_PLLPROG_MASK                              (0x003FFFC0U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_PLLPROG_SHIFT                             (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_PLLPROG_MAX                               (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_RESERVED_31_22_MASK                       (0xFFC00000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_RESERVED_31_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR1_RESERVED_31_22_MAX                        (0x000003FFU)

/* DX8SLBPLLCR2 */

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR2_PLLCTRL_31_0_MASK                         (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR2_PLLCTRL_31_0_SHIFT                        (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR2_PLLCTRL_31_0_MAX                          (0xFFFFFFFFU)

/* DX8SLBPLLCR3 */

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR3_PLLCTRL_63_32_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR3_PLLCTRL_63_32_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR3_PLLCTRL_63_32_MAX                         (0xFFFFFFFFU)

/* DX8SLBPLLCR4 */

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR4_PLLCTRL_95_64_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR4_PLLCTRL_95_64_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR4_PLLCTRL_95_64_MAX                         (0xFFFFFFFFU)

/* DX8SLBPLLCR5 */

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR5_PLLCTRL_103_96_MASK                       (0x000000FFU)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR5_PLLCTRL_103_96_SHIFT                      (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR5_PLLCTRL_103_96_MAX                        (0x000000FFU)

#define CSL_EMIF_PHYCFG_DX8SLBPLLCR5_RESERVED_31_8_MASK                        (0xFFFFFF00U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR5_RESERVED_31_8_SHIFT                       (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SLBPLLCR5_RESERVED_31_8_MAX                         (0x00FFFFFFU)

/* DX8SLBDQSCTL */

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSRES_MASK                               (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSRES_SHIFT                              (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSRES_MAX                                (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSNRES_MASK                              (0x000000F0U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSNRES_SHIFT                             (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSNRES_MAX                               (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DXSR_MASK                                 (0x00000300U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DXSR_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DXSR_MAX                                  (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_12_10_MASK                       (0x00001C00U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_12_10_SHIFT                      (0x0000000AU)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_12_10_MAX                        (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_UDQIOM_MASK                               (0x00002000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_UDQIOM_SHIFT                              (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_UDQIOM_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_QSCNTEN_MASK                              (0x00004000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_QSCNTEN_SHIFT                             (0x0000000EU)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_QSCNTEN_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_PDAMODE_MASK                              (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_PDAMODE_SHIFT                             (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_PDAMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_16_MASK                          (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_16_SHIFT                         (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_16_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_LPIOPD_MASK                               (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_LPIOPD_SHIFT                              (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_LPIOPD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_LPPLLPD_MASK                              (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_LPPLLPD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_LPPLLPD_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSGX_MASK                                (0x00180000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSGX_SHIFT                               (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_DQSGX_MAX                                 (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_WRRMODE_MASK                              (0x00200000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_WRRMODE_SHIFT                             (0x00000015U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_WRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_23_22_MASK                       (0x00C00000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_23_22_SHIFT                      (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_23_22_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RRRMODE_MASK                              (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RRRMODE_SHIFT                             (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RRRMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SLBDQSCTL_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SLBTRNCTL */

#define CSL_EMIF_PHYCFG_DX8SLBTRNCTL_RESERVED_31_0_MASK                        (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX8SLBTRNCTL_RESERVED_31_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBTRNCTL_RESERVED_31_0_MAX                         (0xFFFFFFFFU)

/* DX8SLBDDLCTL */

#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DDLBYPMODE_MASK                           (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DDLBYPMODE_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DDLBYPMODE_MAX                            (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLBYP_MASK                             (0x0003FFFCU)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLBYP_SHIFT                            (0x00000002U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLBYP_MAX                              (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLLD_MASK                              (0x007C0000U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLLD_SHIFT                             (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLLD_MAX                               (0x0000001FU)

#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_RESERVED_24_23_MASK                       (0x01800000U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_RESERVED_24_23_SHIFT                      (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_RESERVED_24_23_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLLDT_MASK                             (0x02000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLLDT_SHIFT                            (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DXDDLLDT_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DLYLDTM_MASK                              (0x04000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DLYLDTM_SHIFT                             (0x0000001AU)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_DLYLDTM_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_RESERVED_31_27_MASK                       (0xF8000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_RESERVED_31_27_SHIFT                      (0x0000001BU)
#define CSL_EMIF_PHYCFG_DX8SLBDDLCTL_RESERVED_31_27_MAX                        (0x0000001FU)

/* DX8SLBDXCTL1 */

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_15_0_MASK                        (0x0000FFFFU)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_15_0_SHIFT                       (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_15_0_MAX                         (0x0000FFFFU)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXTMODE_MASK                              (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXTMODE_SHIFT                             (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXTMODE_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXGDBYP_MASK                              (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXGDBYP_SHIFT                             (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXGDBYP_MAX                               (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXQSDBYP_MASK                             (0x00040000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXQSDBYP_SHIFT                            (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXQSDBYP_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXGSMD_MASK                               (0x00080000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXGSMD_SHIFT                              (0x00000013U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXGSMD_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXDTOSEL_MASK                             (0x00300000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXDTOSEL_SHIFT                            (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXDTOSEL_MAX                              (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_22_MASK                          (0x00400000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_22_SHIFT                         (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_22_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXRCLKMD_MASK                             (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXRCLKMD_SHIFT                            (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXRCLKMD_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXCALCLK_MASK                             (0x01000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXCALCLK_SHIFT                            (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_DXCALCLK_MAX                              (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_31_25_MASK                       (0xFE000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_31_25_SHIFT                      (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL1_RESERVED_31_25_MAX                        (0x0000007FU)

/* DX8SLBDXCTL2 */

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_0_MASK                           (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_0_SHIFT                          (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_0_MAX                            (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_DQSGLB_MASK                               (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_DQSGLB_SHIFT                              (0x00000001U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_DQSGLB_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_DISRST_MASK                               (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_DISRST_SHIFT                              (0x00000003U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_DISRST_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RDMODE_MASK                               (0x00000030U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RDMODE_SHIFT                              (0x00000004U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RDMODE_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_PRFBYP_MASK                               (0x00000040U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_PRFBYP_SHIFT                              (0x00000006U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_PRFBYP_MAX                                (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_WDBI_MASK                                 (0x00000080U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_WDBI_SHIFT                                (0x00000007U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_WDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RDBI_MASK                                 (0x00000100U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RDBI_SHIFT                                (0x00000008U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RDBI_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_LPWAKEUP_THRSH_MASK                       (0x00001E00U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_LPWAKEUP_THRSH_SHIFT                      (0x00000009U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_LPWAKEUP_THRSH_MAX                        (0x0000000FU)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_14_13_MASK                       (0x00006000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_14_13_SHIFT                      (0x0000000DU)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_14_13_MAX                        (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_IOLB_MASK                                 (0x00008000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_IOLB_SHIFT                                (0x0000000FU)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_IOLB_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_IOAG_MASK                                 (0x00010000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_IOAG_SHIFT                                (0x00000010U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_IOAG_MAX                                  (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_17_MASK                          (0x00020000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_17_SHIFT                         (0x00000011U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_17_MAX                           (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_PREOEX_MASK                               (0x000C0000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_PREOEX_SHIFT                              (0x00000012U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_PREOEX_MAX                                (0x00000003U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_POSOEX_MASK                               (0x00700000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_POSOEX_SHIFT                              (0x00000014U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_POSOEX_MAX                                (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_CRDEN_MASK                                (0x00800000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_CRDEN_SHIFT                               (0x00000017U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_CRDEN_MAX                                 (0x00000001U)

#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_31_24_MASK                       (0xFF000000U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_31_24_SHIFT                      (0x00000018U)
#define CSL_EMIF_PHYCFG_DX8SLBDXCTL2_RESERVED_31_24_MAX                        (0x000000FFU)

/* DX8SLBIOCR */

#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXRXM_MASK                                  (0x000007FFU)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXRXM_SHIFT                                 (0x00000000U)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXRXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXTXM_MASK                                  (0x003FF800U)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXTXM_SHIFT                                 (0x0000000BU)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXTXM_MAX                                   (0x000007FFU)

#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXIOM_MASK                                  (0x01C00000U)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXIOM_SHIFT                                 (0x00000016U)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXIOM_MAX                                   (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXVREFIOM_MASK                              (0x0E000000U)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXVREFIOM_SHIFT                             (0x00000019U)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXVREFIOM_MAX                               (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXDACRANGE_MASK                             (0x70000000U)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXDACRANGE_SHIFT                            (0x0000001CU)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_DXDACRANGE_MAX                              (0x00000007U)

#define CSL_EMIF_PHYCFG_DX8SLBIOCR_RESERVED_31_MASK                            (0x80000000U)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_RESERVED_31_SHIFT                           (0x0000001FU)
#define CSL_EMIF_PHYCFG_DX8SLBIOCR_RESERVED_31_MAX                             (0x00000001U)

/* DX4SLBIOCR */

#define CSL_EMIF_PHYCFG_DX4SLBIOCR_RESERVED_31_0_MASK                          (0xFFFFFFFFU)
#define CSL_EMIF_PHYCFG_DX4SLBIOCR_RESERVED_31_0_SHIFT                         (0x00000000U)
#define CSL_EMIF_PHYCFG_DX4SLBIOCR_RESERVED_31_0_MAX                           (0xFFFFFFFFU)

#ifdef __cplusplus
}
#endif
#endif
