vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/rom_128x8_sync.vhd
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/trabajo/trabajos/parte_1/parte_1.vhd
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_test/rom_test.vhd
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/Waveform2.vwf
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_128x8_sync/Waveform3.vwf
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_test/db/rom_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_test/db/altsyncram_kj01.tdf
source_file = 1, C:/Users/User/Desktop/Unicauca/Circuitos_Digitales_II/Proyectos2022/Digital-Logic-II/rom_test/db/rom_test.rom_test0.rtl.mif
design_name = rom_test
instance = comp, \HEX0[0]~output , HEX0[0]~output, rom_test, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, rom_test, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, rom_test, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, rom_test, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, rom_test, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, rom_test, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, rom_test, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, rom_test, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, rom_test, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, rom_test, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, rom_test, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, rom_test, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, rom_test, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, rom_test, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, rom_test, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, rom_test, 1
instance = comp, \SW[7]~input , SW[7]~input, rom_test, 1
instance = comp, \SW[0]~input , SW[0]~input, rom_test, 1
instance = comp, \SW[1]~input , SW[1]~input, rom_test, 1
instance = comp, \SW[2]~input , SW[2]~input, rom_test, 1
instance = comp, \SW[3]~input , SW[3]~input, rom_test, 1
instance = comp, \SW[4]~input , SW[4]~input, rom_test, 1
instance = comp, \SW[5]~input , SW[5]~input, rom_test, 1
instance = comp, \SW[6]~input , SW[6]~input, rom_test, 1
instance = comp, \rom|Mux7_rtl_0|auto_generated|ram_block1a0 , rom|Mux7_rtl_0|auto_generated|ram_block1a0, rom_test, 1
instance = comp, \S0|Mux6~0 , S0|Mux6~0, rom_test, 1
instance = comp, \S0|Mux5~0 , S0|Mux5~0, rom_test, 1
instance = comp, \S0|Mux4~0 , S0|Mux4~0, rom_test, 1
instance = comp, \S0|Mux3~0 , S0|Mux3~0, rom_test, 1
instance = comp, \S0|Mux2~0 , S0|Mux2~0, rom_test, 1
instance = comp, \S0|Mux1~0 , S0|Mux1~0, rom_test, 1
instance = comp, \S0|Mux0~0 , S0|Mux0~0, rom_test, 1
instance = comp, \S1|Mux6~0 , S1|Mux6~0, rom_test, 1
instance = comp, \S1|Mux5~0 , S1|Mux5~0, rom_test, 1
instance = comp, \S1|Mux4~0 , S1|Mux4~0, rom_test, 1
instance = comp, \S1|Mux3~0 , S1|Mux3~0, rom_test, 1
instance = comp, \S1|Mux2~0 , S1|Mux2~0, rom_test, 1
instance = comp, \S1|Mux1~0 , S1|Mux1~0, rom_test, 1
instance = comp, \S1|Mux0~0 , S1|Mux0~0, rom_test, 1
