Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr  4 01:06:52 2024
| Host         : DESKTOP-1I6S9IF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_transmitter_timing_summary_routed.rpt -pb uart_transmitter_timing_summary_routed.pb -rpx uart_transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_transmitter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   30          inf        0.000                      0                   30           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 3.491ns (57.849%)  route 2.544ns (42.151%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.880     1.398    FSM_onehot_state_reg_n_0_[2]
    SLICE_X43Y5          LUT2 (Prop_lut2_I1_O)        0.152     1.550 r  state_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.214    state_out_OBUF[1]
    W19                  OBUF (Prop_obuf_I_O)         2.821     6.035 r  state_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.035    state_out[1]
    W19                                                               r  state_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 3.285ns (56.824%)  route 2.496ns (43.176%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.684     1.202    FSM_onehot_state_reg_n_0_[1]
    SLICE_X42Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.326 r  state_out_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.812     3.138    state_out_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.643     5.782 r  state_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.782    state_out[0]
    N17                                                               r  state_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.106ns  (logic 3.226ns (63.180%)  route 1.880ns (36.820%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_reg[3]/Q
                         net (fo=8, routed)           1.880     2.299    counter_out_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.807     5.106 r  counter_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.106    counter_out[3]
    P18                                                               r  counter_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.945ns  (logic 3.195ns (64.612%)  route 1.750ns (35.388%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_reg[1]/Q
                         net (fo=6, routed)           1.750     2.169    counter_out_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.776     4.945 r  counter_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.945    counter_out[1]
    P16                                                               r  counter_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.815ns  (logic 3.069ns (63.728%)  route 1.747ns (36.272%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=7, routed)           1.747     2.203    counter_out_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.613     4.815 r  counter_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.815    counter_out[0]
    T19                                                               r  counter_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.748ns  (logic 3.055ns (64.336%)  route 1.693ns (35.664%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[2]/Q
                         net (fo=4, routed)           1.693     2.149    counter_out_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.599     4.748 r  counter_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.748    counter_out[2]
    P15                                                               r  counter_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 txd_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.744ns  (logic 3.077ns (64.848%)  route 1.668ns (35.152%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  txd_reg_reg/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  txd_reg_reg/Q
                         net (fo=1, routed)           1.668     2.124    txd_OBUF
    W18                  OBUF (Prop_obuf_I_O)         2.621     4.744 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.744    txd
    W18                                                               r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            txd_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 1.225ns (31.930%)  route 2.610ns (68.070%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  rst_IBUF_inst/O
                         net (fo=7, routed)           1.803     2.780    rst_IBUF
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.124     2.904 f  txd_reg_i_3/O
                         net (fo=1, routed)           0.807     3.711    txd_reg_i_3_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I1_O)        0.124     3.835 r  txd_reg_i_2/O
                         net (fo=1, routed)           0.000     3.835    txd_reg_i_2_n_0
    SLICE_X43Y5          FDRE                                         r  txd_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.353ns  (logic 1.101ns (32.823%)  route 2.252ns (67.177%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  rst_IBUF_inst/O
                         net (fo=7, routed)           1.640     2.617    rst_IBUF
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.741 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.612     3.353    counter[3]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.353ns  (logic 1.101ns (32.823%)  route 2.252ns (67.177%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 f  rst_IBUF_inst/O
                         net (fo=7, routed)           1.640     2.617    rst_IBUF
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.741 r  counter[3]_i_1/O
                         net (fo=4, routed)           0.612     3.353    counter[3]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.767%)  route 0.130ns (44.233%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.130     0.294    FSM_onehot_state_reg_n_0_[3]
    SLICE_X42Y5          FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.164ns (43.715%)  route 0.211ns (56.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.211     0.375    FSM_onehot_state_reg_n_0_[2]
    SLICE_X42Y5          FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.183ns (48.570%)  route 0.194ns (51.430%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.194     0.335    counter_out_OBUF[0]
    SLICE_X43Y4          LUT4 (Prop_lut4_I1_O)        0.042     0.377 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    counter[1]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.977%)  route 0.194ns (51.023%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.194     0.335    counter_out_OBUF[0]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.380 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    counter[0]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.184ns (48.450%)  route 0.196ns (51.550%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.196     0.337    counter_out_OBUF[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I2_O)        0.043     0.380 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.380    counter[3]_i_2_n_0
    SLICE_X43Y4          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.720%)  route 0.196ns (51.280%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.196     0.337    counter_out_OBUF[0]
    SLICE_X43Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.382 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    counter[2]_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.164ns (41.387%)  route 0.232ns (58.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.232     0.396    FSM_onehot_state_reg_n_0_[1]
    SLICE_X42Y5          FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            txd_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.209ns (48.017%)  route 0.226ns (51.983%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.226     0.390    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y5          LUT5 (Prop_lut5_I0_O)        0.045     0.435 r  txd_reg_i_2/O
                         net (fo=1, routed)           0.000     0.435    txd_reg_i_2_n_0
    SLICE_X43Y5          FDRE                                         r  txd_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            txd_reg_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.209ns (43.574%)  route 0.271ns (56.426%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.072     0.236    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.281 r  txd_reg_i_1/O
                         net (fo=1, routed)           0.198     0.480    txd_reg2_out
    SLICE_X43Y5          FDRE                                         r  txd_reg_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.164ns (31.970%)  route 0.349ns (68.030%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDSE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X42Y5          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.349     0.513    FSM_onehot_state_reg_n_0_[0]
    SLICE_X42Y5          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





