<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_core_global_regs Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_otg_core_global_regs Struct Reference</h1><!-- doxytag: class="dwc_otg_core_global_regs" -->DWC_otg Core registers .  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">gotgctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG Control and Status Register.  <a href="#54034d00bb6b47ada4e0c0baa87cbd8a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#69cc290cfdfe6900890f7a5a16b3137c">gotgint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG Interrupt Register.  <a href="#69cc290cfdfe6900890f7a5a16b3137c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#537c95e57269fabf29c6b36ad8e1ed45">gahbcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core AHB Configuration Register.  <a href="#537c95e57269fabf29c6b36ad8e1ed45"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">gusbcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core USB Configuration Register.  <a href="#ef39e181e246447df47c56aa4e37cc42"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">grstctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Reset Register.  <a href="#49d307957dbe53f20aa8f7a5409ee8ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#aa1d909e3b0a60a56bf612968ff09019">gintsts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Interrupt Register.  <a href="#aa1d909e3b0a60a56bf612968ff09019"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">gintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Interrupt Mask Register.  <a href="#48827c76da2c6b18f369e2f2483cc4b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#5e688c41f25ba8081f34cb1b2b052dbc">grxstsr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Status Queue Read Register (Read Only).  <a href="#5e688c41f25ba8081f34cb1b2b052dbc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#763b05035799e1c16d34957fb62a2d17">grxstsp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Status Queue Read &amp; POP Register (Read Only).  <a href="#763b05035799e1c16d34957fb62a2d17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">grxfsiz</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive FIFO Size Register.  <a href="#b1a8cc07a9541c9a73e864579602b79b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">gnptxfsiz</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Non Periodic Transmit FIFO Size Register.  <a href="#20fb70fe34a1a65d085b1d4e5f8d9106"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#57dabea6f6e0bf9e1ee8e94f55b9e465">gnptxsts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Non Periodic Transmit FIFO/Queue Status Register (Read Only).  <a href="#57dabea6f6e0bf9e1ee8e94f55b9e465"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#8ecf68262dbcdb6901f3011cfe35a144">gi2cctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I2C Access Register.  <a href="#8ecf68262dbcdb6901f3011cfe35a144"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#a12db668367caef8386d2ba20289e437">gpvndctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY Vendor Control Register.  <a href="#a12db668367caef8386d2ba20289e437"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#694546400c443d41b449772c8573f3e8">ggpio</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General Purpose Input/Output Register.  <a href="#694546400c443d41b449772c8573f3e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#8735ca2e93c1e984ac2d5bcf0cda96d7">guid</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User ID Register.  <a href="#8735ca2e93c1e984ac2d5bcf0cda96d7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#30798436df220217c3960ac4a46710dc">gsnpsid</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synopsys ID Register (Read Only).  <a href="#30798436df220217c3960ac4a46710dc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#56d2988ff8fedbbde479ffe8d4e84b75">ghwcfg1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User HW Config1 Register (Read Only).  <a href="#56d2988ff8fedbbde479ffe8d4e84b75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#b0f241f53ca7b3be1c94bd684ed61f79">ghwcfg2</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User HW Config2 Register (Read Only).  <a href="#b0f241f53ca7b3be1c94bd684ed61f79"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#57ddcc14f581f5d6276122f9747aff72">ghwcfg3</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User HW Config3 Register (Read Only).  <a href="#57ddcc14f581f5d6276122f9747aff72"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#e1df73c776d3b31d5f0a501ccdeb1d2d">ghwcfg4</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User HW Config4 Register (Read Only).  <a href="#e1df73c776d3b31d5f0a501ccdeb1d2d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="843cfb38ba366a9a46ad07ed11eb8396"></a><!-- doxytag: member="dwc_otg_core_global_regs::glpmcfg" ref="843cfb38ba366a9a46ad07ed11eb8396" args="" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#843cfb38ba366a9a46ad07ed11eb8396">glpmcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core LPM Configuration register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="61b9a23f780477ed03ef8236a393fb2e"></a><!-- doxytag: member="dwc_otg_core_global_regs::reserved" ref="61b9a23f780477ed03ef8236a393fb2e" args="[42]" -->
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#61b9a23f780477ed03ef8236a393fb2e">reserved</a> [42]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved <em>Offset: 058h-0FFh</em>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">hptxfsiz</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Periodic Transmit FIFO Size Register.  <a href="#94ae41f04d5a4244a8ebc23e51187e96"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dptxfsiz_dieptxf</a> [15]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Periodic Transmit FIFO::n Register if dedicated fifos are disabled, otherwise Device Transmit FIFO::n Register.  <a href="#efd9e780825f992dbc6cf46d2d72869e"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
DWC_otg Core registers . 
<p>
The <a class="el" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs</a> structure defines the size and relative field offsets for the Core Global registers. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00071">71</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="54034d00bb6b47ada4e0c0baa87cbd8a"></a><!-- doxytag: member="dwc_otg_core_global_regs::gotgctl" ref="54034d00bb6b47ada4e0c0baa87cbd8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#54034d00bb6b47ada4e0c0baa87cbd8a">dwc_otg_core_global_regs::gotgctl</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OTG Control and Status Register. 
<p>
<em>Offset: 000h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00073">73</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="69cc290cfdfe6900890f7a5a16b3137c"></a><!-- doxytag: member="dwc_otg_core_global_regs::gotgint" ref="69cc290cfdfe6900890f7a5a16b3137c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#69cc290cfdfe6900890f7a5a16b3137c">dwc_otg_core_global_regs::gotgint</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OTG Interrupt Register. 
<p>
<em>Offset: 004h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00075">75</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="537c95e57269fabf29c6b36ad8e1ed45"></a><!-- doxytag: member="dwc_otg_core_global_regs::gahbcfg" ref="537c95e57269fabf29c6b36ad8e1ed45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#537c95e57269fabf29c6b36ad8e1ed45">dwc_otg_core_global_regs::gahbcfg</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core AHB Configuration Register. 
<p>
<em>Offset: 008h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00077">77</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="ef39e181e246447df47c56aa4e37cc42"></a><!-- doxytag: member="dwc_otg_core_global_regs::gusbcfg" ref="ef39e181e246447df47c56aa4e37cc42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#ef39e181e246447df47c56aa4e37cc42">dwc_otg_core_global_regs::gusbcfg</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core USB Configuration Register. 
<p>
<em>Offset: 00Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00087">87</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="49d307957dbe53f20aa8f7a5409ee8ad"></a><!-- doxytag: member="dwc_otg_core_global_regs::grstctl" ref="49d307957dbe53f20aa8f7a5409ee8ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#49d307957dbe53f20aa8f7a5409ee8ad">dwc_otg_core_global_regs::grstctl</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core Reset Register. 
<p>
<em>Offset: 010h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00089">89</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="aa1d909e3b0a60a56bf612968ff09019"></a><!-- doxytag: member="dwc_otg_core_global_regs::gintsts" ref="aa1d909e3b0a60a56bf612968ff09019" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#aa1d909e3b0a60a56bf612968ff09019">dwc_otg_core_global_regs::gintsts</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core Interrupt Register. 
<p>
<em>Offset: 014h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00091">91</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="48827c76da2c6b18f369e2f2483cc4b6"></a><!-- doxytag: member="dwc_otg_core_global_regs::gintmsk" ref="48827c76da2c6b18f369e2f2483cc4b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#48827c76da2c6b18f369e2f2483cc4b6">dwc_otg_core_global_regs::gintmsk</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core Interrupt Mask Register. 
<p>
<em>Offset: 018h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00093">93</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="5e688c41f25ba8081f34cb1b2b052dbc"></a><!-- doxytag: member="dwc_otg_core_global_regs::grxstsr" ref="5e688c41f25ba8081f34cb1b2b052dbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#5e688c41f25ba8081f34cb1b2b052dbc">dwc_otg_core_global_regs::grxstsr</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive Status Queue Read Register (Read Only). 
<p>
<em>Offset: 01Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00095">95</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="763b05035799e1c16d34957fb62a2d17"></a><!-- doxytag: member="dwc_otg_core_global_regs::grxstsp" ref="763b05035799e1c16d34957fb62a2d17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#763b05035799e1c16d34957fb62a2d17">dwc_otg_core_global_regs::grxstsp</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive Status Queue Read &amp; POP Register (Read Only). 
<p>
<em>Offset: 020h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00097">97</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="b1a8cc07a9541c9a73e864579602b79b"></a><!-- doxytag: member="dwc_otg_core_global_regs::grxfsiz" ref="b1a8cc07a9541c9a73e864579602b79b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#b1a8cc07a9541c9a73e864579602b79b">dwc_otg_core_global_regs::grxfsiz</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive FIFO Size Register. 
<p>
<em>Offset: 024h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00099">99</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="20fb70fe34a1a65d085b1d4e5f8d9106"></a><!-- doxytag: member="dwc_otg_core_global_regs::gnptxfsiz" ref="20fb70fe34a1a65d085b1d4e5f8d9106" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#20fb70fe34a1a65d085b1d4e5f8d9106">dwc_otg_core_global_regs::gnptxfsiz</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Non Periodic Transmit FIFO Size Register. 
<p>
<em>Offset: 028h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00101">101</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="57dabea6f6e0bf9e1ee8e94f55b9e465"></a><!-- doxytag: member="dwc_otg_core_global_regs::gnptxsts" ref="57dabea6f6e0bf9e1ee8e94f55b9e465" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#57dabea6f6e0bf9e1ee8e94f55b9e465">dwc_otg_core_global_regs::gnptxsts</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Non Periodic Transmit FIFO/Queue Status Register (Read Only). 
<p>
<em>Offset: 02Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00104">104</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="8ecf68262dbcdb6901f3011cfe35a144"></a><!-- doxytag: member="dwc_otg_core_global_regs::gi2cctl" ref="8ecf68262dbcdb6901f3011cfe35a144" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#8ecf68262dbcdb6901f3011cfe35a144">dwc_otg_core_global_regs::gi2cctl</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C Access Register. 
<p>
<em>Offset: 030h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00106">106</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="a12db668367caef8386d2ba20289e437"></a><!-- doxytag: member="dwc_otg_core_global_regs::gpvndctl" ref="a12db668367caef8386d2ba20289e437" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#a12db668367caef8386d2ba20289e437">dwc_otg_core_global_regs::gpvndctl</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PHY Vendor Control Register. 
<p>
<em>Offset: 034h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00108">108</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="694546400c443d41b449772c8573f3e8"></a><!-- doxytag: member="dwc_otg_core_global_regs::ggpio" ref="694546400c443d41b449772c8573f3e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#694546400c443d41b449772c8573f3e8">dwc_otg_core_global_regs::ggpio</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
General Purpose Input/Output Register. 
<p>
<em>Offset: 038h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00110">110</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="8735ca2e93c1e984ac2d5bcf0cda96d7"></a><!-- doxytag: member="dwc_otg_core_global_regs::guid" ref="8735ca2e93c1e984ac2d5bcf0cda96d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#8735ca2e93c1e984ac2d5bcf0cda96d7">dwc_otg_core_global_regs::guid</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User ID Register. 
<p>
<em>Offset: 03Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00112">112</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="30798436df220217c3960ac4a46710dc"></a><!-- doxytag: member="dwc_otg_core_global_regs::gsnpsid" ref="30798436df220217c3960ac4a46710dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#30798436df220217c3960ac4a46710dc">dwc_otg_core_global_regs::gsnpsid</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synopsys ID Register (Read Only). 
<p>
<em>Offset: 040h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00114">114</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="56d2988ff8fedbbde479ffe8d4e84b75"></a><!-- doxytag: member="dwc_otg_core_global_regs::ghwcfg1" ref="56d2988ff8fedbbde479ffe8d4e84b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#56d2988ff8fedbbde479ffe8d4e84b75">dwc_otg_core_global_regs::ghwcfg1</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User HW Config1 Register (Read Only). 
<p>
<em>Offset: 044h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00116">116</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="b0f241f53ca7b3be1c94bd684ed61f79"></a><!-- doxytag: member="dwc_otg_core_global_regs::ghwcfg2" ref="b0f241f53ca7b3be1c94bd684ed61f79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#b0f241f53ca7b3be1c94bd684ed61f79">dwc_otg_core_global_regs::ghwcfg2</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User HW Config2 Register (Read Only). 
<p>
<em>Offset: 048h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00118">118</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="57ddcc14f581f5d6276122f9747aff72"></a><!-- doxytag: member="dwc_otg_core_global_regs::ghwcfg3" ref="57ddcc14f581f5d6276122f9747aff72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#57ddcc14f581f5d6276122f9747aff72">dwc_otg_core_global_regs::ghwcfg3</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User HW Config3 Register (Read Only). 
<p>
<em>Offset: 04Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00132">132</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="e1df73c776d3b31d5f0a501ccdeb1d2d"></a><!-- doxytag: member="dwc_otg_core_global_regs::ghwcfg4" ref="e1df73c776d3b31d5f0a501ccdeb1d2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#e1df73c776d3b31d5f0a501ccdeb1d2d">dwc_otg_core_global_regs::ghwcfg4</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User HW Config4 Register (Read Only). 
<p>
<em>Offset: 050h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00134">134</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="94ae41f04d5a4244a8ebc23e51187e96"></a><!-- doxytag: member="dwc_otg_core_global_regs::hptxfsiz" ref="94ae41f04d5a4244a8ebc23e51187e96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#94ae41f04d5a4244a8ebc23e51187e96">dwc_otg_core_global_regs::hptxfsiz</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Host Periodic Transmit FIFO Size Register. 
<p>
<em>Offset: 100h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00140">140</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="efd9e780825f992dbc6cf46d2d72869e"></a><!-- doxytag: member="dwc_otg_core_global_regs::dptxfsiz_dieptxf" ref="efd9e780825f992dbc6cf46d2d72869e" args="[15]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#efd9e780825f992dbc6cf46d2d72869e">dwc_otg_core_global_regs::dptxfsiz_dieptxf</a>[15]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Device Periodic Transmit FIFO::n Register if dedicated fifos are disabled, otherwise Device Transmit FIFO::n Register. 
<p>
<em>Offset: 104h + (FIFO_Number-1)*04h, 1 &lt;= FIFO Number &lt;= 15 (1&lt;=n&lt;=15).</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00144">144</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
