#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Feb  7 10:04:32 2025
# Process ID: 23840
# Current directory: C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10792 C:\Users\thoma\Desktop\Vivado\AND_gate_FPGA_ver1\AND_gate.xpr
# Log file: C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/vivado.log
# Journal file: C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1\vivado.jou
# Running On        :Thomas-AMD
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 7 4700U with Radeon Graphics         
# CPU Frequency     :1996 MHz
# CPU Physical cores:8
# CPU Logical cores :8
# Host memory       :16558 MB
# Swap memory       :5905 MB
# Total Virtual     :22463 MB
# Available Virtual :10136 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files -ipstatic_source_dir C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/modelsim} {questa=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/questa} {riviera=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/riviera} {activehdl=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/bd/design_1
file delete -force c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.gen/sources_1/bd/design_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property CONFIG.C_NUM_OF_PROBES {4} [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files -ipstatic_source_dir C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/modelsim} {questa=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/questa} {riviera=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/riviera} {activehdl=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bB [get_hw_probes {P_bit_instances[0].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bB [get_hw_probes {P_bit_instances[1].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bB [get_hw_probes {P_bit_instances[2].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
set_property CONFIG.C_PROBE3_WIDTH {3} [get_ips ila_0]
generate_target all [get_files  c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs ila_0_synth_1 -jobs 8
wait_on_run ila_0_synth_1
export_simulation -of_objects [get_files c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files -ipstatic_source_dir C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/modelsim} {questa=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/questa} {riviera=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/riviera} {activehdl=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run ila_0_synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run ila_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {active_P_bit_OBUF} }
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes {P_bit_instances[0].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes {P_bit_instances[1].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes {P_bit_instances[2].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
set_property CONFIG.C_PROBE3_WIDTH {1} [get_ips ila_0]
generate_target all [get_files  c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
catch { [ delete_ip_run [get_ips -all ila_0] ] }
export_ip_user_files -of_objects [get_files c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci]
export_simulation -of_objects [get_files c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files -ipstatic_source_dir C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/modelsim} {questa=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/questa} {riviera=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/riviera} {activehdl=C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {clk_IBUF_BUFG} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
export_ip_user_files -of_objects  [get_files c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0/ila_0.xci
file delete -force c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/sources_1/ip/ila_0
file delete -force c:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.gen/sources_1/ip/ila_0
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list clk_IBUF]]
set_property mark_debug true [get_nets [list {P_bit_instances[0].p_bit_inst_n_0}]]
set_property mark_debug true [get_nets [list {P_bit_instances[1].p_bit_inst_n_0}]]
set_property mark_debug true [get_nets [list {P_bit_instances[2].p_bit_inst_n_0}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list clk_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {P_bit_instances[0].p_bit_inst_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {P_bit_instances[1].p_bit_inst_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {P_bit_instances[2].p_bit_inst_n_0} ]]
set_property target_constrs_file C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {clk_IBUF} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes {P_bit_instances[0].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes {P_bit_instances[1].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes {P_bit_instances[2].p_bit_inst_n_0} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.runs/impl_1/P_bit_AND.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {C:/Users/thoma/Desktop/Vivado/AND_gate_FPGA_ver1/AND_gate.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
