<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=ISO-8859-1" http-equiv="Content-Type"/><title>AArch64 Instructions</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="alphindextitle">AArch64 System Instructions</h1><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s12e0r.html" id="AT S12E0R" name="AT S12E0R">AT S12E0R</a>:
        Address Translate Stages 1 and 2 EL0 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s12e0w.html" id="AT S12E0W" name="AT S12E0W">AT S12E0W</a>:
        Address Translate Stages 1 and 2 EL0 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s12e1r.html" id="AT S12E1R" name="AT S12E1R">AT S12E1R</a>:
        Address Translate Stages 1 and 2 EL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s12e1w.html" id="AT S12E1W" name="AT S12E1W">AT S12E1W</a>:
        Address Translate Stages 1 and 2 EL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e0r.html" id="AT S1E0R" name="AT S1E0R">AT S1E0R</a>:
        Address Translate Stage 1 EL0 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e0w.html" id="AT S1E0W" name="AT S1E0W">AT S1E0W</a>:
        Address Translate Stage 1 EL0 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e1r.html" id="AT S1E1R" name="AT S1E1R">AT S1E1R</a>:
        Address Translate Stage 1 EL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e1rp.html" id="AT S1E1RP" name="AT S1E1RP">AT S1E1RP</a>:
        Address Translate Stage 1 EL1 Read PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e1w.html" id="AT S1E1W" name="AT S1E1W">AT S1E1W</a>:
        Address Translate Stage 1 EL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e1wp.html" id="AT S1E1WP" name="AT S1E1WP">AT S1E1WP</a>:
        Address Translate Stage 1 EL1 Write PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e2r.html" id="AT S1E2R" name="AT S1E2R">AT S1E2R</a>:
        Address Translate Stage 1 EL2 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e2w.html" id="AT S1E2W" name="AT S1E2W">AT S1E2W</a>:
        Address Translate Stage 1 EL2 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e3r.html" id="AT S1E3R" name="AT S1E3R">AT S1E3R</a>:
        Address Translate Stage 1 EL3 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-at-s1e3w.html" id="AT S1E3W" name="AT S1E3W">AT S1E3W</a>:
        Address Translate Stage 1 EL3 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cfp-rctx.html" id="CFP RCTX" name="CFP RCTX">CFP RCTX</a>:
        Control Flow Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-cpp-rctx.html" id="CPP RCTX" name="CPP RCTX">CPP RCTX</a>:
        Cache Prefetch Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cgdsw.html" id="DC CGDSW" name="DC CGDSW">DC CGDSW</a>:
        Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cgdvac.html" id="DC CGDVAC" name="DC CGDVAC">DC CGDVAC</a>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cgdvadp.html" id="DC CGDVADP" name="DC CGDVADP">DC CGDVADP</a>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cgdvap.html" id="DC CGDVAP" name="DC CGDVAP">DC CGDVAP</a>:
        Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cgsw.html" id="DC CGSW" name="DC CGSW">DC CGSW</a>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cgvac.html" id="DC CGVAC" name="DC CGVAC">DC CGVAC</a>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cgvadp.html" id="DC CGVADP" name="DC CGVADP">DC CGVADP</a>:
        Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cgvap.html" id="DC CGVAP" name="DC CGVAP">DC CGVAP</a>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cigdsw.html" id="DC CIGDSW" name="DC CIGDSW">DC CIGDSW</a>:
        Data, Allocation Tag or unified Cache line Clean and Invalidate of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cigdvac.html" id="DC CIGDVAC" name="DC CIGDVAC">DC CIGDVAC</a>:
        Data, Allocation Tag or unified Cache line Clean and Invalidate of Data and Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cigsw.html" id="DC CIGSW" name="DC CIGSW">DC CIGSW</a>:
        Data, Allocation Tag or unified Cache line Clean and Invalidate of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cigvac.html" id="DC CIGVAC" name="DC CIGVAC">DC CIGVAC</a>:
        Data, Allocation Tag or unified Cache line Clean and Invalidate of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cisw.html" id="DC CISW" name="DC CISW">DC CISW</a>:
        Data or unified Cache line Clean and Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-civac.html" id="DC CIVAC" name="DC CIVAC">DC CIVAC</a>:
        Data or unified Cache line Clean and Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-csw.html" id="DC CSW" name="DC CSW">DC CSW</a>:
        Data or unified Cache line Clean by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cvac.html" id="DC CVAC" name="DC CVAC">DC CVAC</a>:
        Data or unified Cache line Clean by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cvadp.html" id="DC CVADP" name="DC CVADP">DC CVADP</a>:
        Data or unified Cache line Clean by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cvap.html" id="DC CVAP" name="DC CVAP">DC CVAP</a>:
        Data or unified Cache line Clean by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-cvau.html" id="DC CVAU" name="DC CVAU">DC CVAU</a>:
        Data or unified Cache line Clean by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-gva.html" id="DC GVA" name="DC GVA">DC GVA</a>:
        Data Cache set Allocation Tag by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-gzva.html" id="DC GZVA" name="DC GZVA">DC GZVA</a>:
        Data Cache set Allocation Tags and Zero by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-igdsw.html" id="DC IGDSW" name="DC IGDSW">DC IGDSW</a>:
        Data, Allocation Tag or unified Cache line Invalidate of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-igdvac.html" id="DC IGDVAC" name="DC IGDVAC">DC IGDVAC</a>:
        Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-igsw.html" id="DC IGSW" name="DC IGSW">DC IGSW</a>:
        Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-igvac.html" id="DC IGVAC" name="DC IGVAC">DC IGVAC</a>:
        Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-isw.html" id="DC ISW" name="DC ISW">DC ISW</a>:
        Data or unified Cache line Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-ivac.html" id="DC IVAC" name="DC IVAC">DC IVAC</a>:
        Data or unified Cache line Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dc-zva.html" id="DC ZVA" name="DC ZVA">DC ZVA</a>:
        Data Cache Zero by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-dvp-rctx.html" id="DVP RCTX" name="DVP RCTX">DVP RCTX</a>:
        Data Value Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ic-iallu.html" id="IC IALLU" name="IC IALLU">IC IALLU</a>:
        Instruction Cache Invalidate All to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ic-ialluis.html" id="IC IALLUIS" name="IC IALLUIS">IC IALLUIS</a>:
        Instruction Cache Invalidate All to PoU, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-ic-ivau.html" id="IC IVAU" name="IC IVAU">IC IVAU</a>:
        Instruction Cache line Invalidate by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-s1_op1_cn_cm_op2.html" id="S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>" name="S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>">S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2></a>:
        IMPLEMENTATION DEFINED maintenance instructions</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle1.html" id="TLBI ALLE1" name="TLBI ALLE1">TLBI ALLE1</a>:
        TLB Invalidate All, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle1is.html" id="TLBI ALLE1IS" name="TLBI ALLE1IS">TLBI ALLE1IS</a>:
        TLB Invalidate All, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle1os.html" id="TLBI ALLE1OS" name="TLBI ALLE1OS">TLBI ALLE1OS</a>:
        TLB Invalidate All, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle2.html" id="TLBI ALLE2" name="TLBI ALLE2">TLBI ALLE2</a>:
        TLB Invalidate All, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle2is.html" id="TLBI ALLE2IS" name="TLBI ALLE2IS">TLBI ALLE2IS</a>:
        TLB Invalidate All, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle2os.html" id="TLBI ALLE2OS" name="TLBI ALLE2OS">TLBI ALLE2OS</a>:
        TLB Invalidate All, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle3.html" id="TLBI ALLE3" name="TLBI ALLE3">TLBI ALLE3</a>:
        TLB Invalidate All, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle3is.html" id="TLBI ALLE3IS" name="TLBI ALLE3IS">TLBI ALLE3IS</a>:
        TLB Invalidate All, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-alle3os.html" id="TLBI ALLE3OS" name="TLBI ALLE3OS">TLBI ALLE3OS</a>:
        TLB Invalidate All, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-aside1.html" id="TLBI ASIDE1" name="TLBI ASIDE1">TLBI ASIDE1</a>:
        TLB Invalidate by ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-aside1is.html" id="TLBI ASIDE1IS" name="TLBI ASIDE1IS">TLBI ASIDE1IS</a>:
        TLB Invalidate by ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-aside1os.html" id="TLBI ASIDE1OS" name="TLBI ASIDE1OS">TLBI ASIDE1OS</a>:
        TLB Invalidate by ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ipas2e1.html" id="TLBI IPAS2E1" name="TLBI IPAS2E1">TLBI IPAS2E1</a>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ipas2e1is.html" id="TLBI IPAS2E1IS" name="TLBI IPAS2E1IS">TLBI IPAS2E1IS</a>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ipas2e1os.html" id="TLBI IPAS2E1OS" name="TLBI IPAS2E1OS">TLBI IPAS2E1OS</a>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ipas2le1.html" id="TLBI IPAS2LE1" name="TLBI IPAS2LE1">TLBI IPAS2LE1</a>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ipas2le1is.html" id="TLBI IPAS2LE1IS" name="TLBI IPAS2LE1IS">TLBI IPAS2LE1IS</a>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ipas2le1os.html" id="TLBI IPAS2LE1OS" name="TLBI IPAS2LE1OS">TLBI IPAS2LE1OS</a>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ripas2e1.html" id="TLBI RIPAS2E1" name="TLBI RIPAS2E1">TLBI RIPAS2E1</a>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ripas2e1is.html" id="TLBI RIPAS2E1IS" name="TLBI RIPAS2E1IS">TLBI RIPAS2E1IS</a>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ripas2e1os.html" id="TLBI RIPAS2E1OS" name="TLBI RIPAS2E1OS">TLBI RIPAS2E1OS</a>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ripas2le1.html" id="TLBI RIPAS2LE1" name="TLBI RIPAS2LE1">TLBI RIPAS2LE1</a>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ripas2le1is.html" id="TLBI RIPAS2LE1IS" name="TLBI RIPAS2LE1IS">TLBI RIPAS2LE1IS</a>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-ripas2le1os.html" id="TLBI RIPAS2LE1OS" name="TLBI RIPAS2LE1OS">TLBI RIPAS2LE1OS</a>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvaae1.html" id="TLBI RVAAE1" name="TLBI RVAAE1">TLBI RVAAE1</a>:
        TLB Range Invalidate by VA, All ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvaae1is.html" id="TLBI RVAAE1IS" name="TLBI RVAAE1IS">TLBI RVAAE1IS</a>:
        TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvaae1os.html" id="TLBI RVAAE1OS" name="TLBI RVAAE1OS">TLBI RVAAE1OS</a>:
        TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvaale1.html" id="TLBI RVAALE1" name="TLBI RVAALE1">TLBI RVAALE1</a>:
        TLB Range Invalidate by VA, All ASID, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvaale1is.html" id="TLBI RVAALE1IS" name="TLBI RVAALE1IS">TLBI RVAALE1IS</a>:
        TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvaale1os.html" id="TLBI RVAALE1OS" name="TLBI RVAALE1OS">TLBI RVAALE1OS</a>:
        TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae1.html" id="TLBI RVAE1" name="TLBI RVAE1">TLBI RVAE1</a>:
        TLB Range Invalidate by VA, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae1is.html" id="TLBI RVAE1IS" name="TLBI RVAE1IS">TLBI RVAE1IS</a>:
        TLB Range Invalidate by VA, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae1os.html" id="TLBI RVAE1OS" name="TLBI RVAE1OS">TLBI RVAE1OS</a>:
        TLB Range Invalidate by VA, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae2.html" id="TLBI RVAE2" name="TLBI RVAE2">TLBI RVAE2</a>:
        TLB Range Invalidate by VA, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae2is.html" id="TLBI RVAE2IS" name="TLBI RVAE2IS">TLBI RVAE2IS</a>:
        TLB Range Invalidate by VA, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae2os.html" id="TLBI RVAE2OS" name="TLBI RVAE2OS">TLBI RVAE2OS</a>:
        TLB Range Invalidate by VA, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae3.html" id="TLBI RVAE3" name="TLBI RVAE3">TLBI RVAE3</a>:
        TLB Range Invalidate by VA, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae3is.html" id="TLBI RVAE3IS" name="TLBI RVAE3IS">TLBI RVAE3IS</a>:
        TLB Range Invalidate by VA, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvae3os.html" id="TLBI RVAE3OS" name="TLBI RVAE3OS">TLBI RVAE3OS</a>:
        TLB Range Invalidate by VA, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale1.html" id="TLBI RVALE1" name="TLBI RVALE1">TLBI RVALE1</a>:
        TLB Range Invalidate by VA, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale1is.html" id="TLBI RVALE1IS" name="TLBI RVALE1IS">TLBI RVALE1IS</a>:
        TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale1os.html" id="TLBI RVALE1OS" name="TLBI RVALE1OS">TLBI RVALE1OS</a>:
        TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale2.html" id="TLBI RVALE2" name="TLBI RVALE2">TLBI RVALE2</a>:
        TLB Range Invalidate by VA, Last level, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale2is.html" id="TLBI RVALE2IS" name="TLBI RVALE2IS">TLBI RVALE2IS</a>:
        TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale2os.html" id="TLBI RVALE2OS" name="TLBI RVALE2OS">TLBI RVALE2OS</a>:
        TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale3.html" id="TLBI RVALE3" name="TLBI RVALE3">TLBI RVALE3</a>:
        TLB Range Invalidate by VA, Last level, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale3is.html" id="TLBI RVALE3IS" name="TLBI RVALE3IS">TLBI RVALE3IS</a>:
        TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-rvale3os.html" id="TLBI RVALE3OS" name="TLBI RVALE3OS">TLBI RVALE3OS</a>:
        TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vaae1.html" id="TLBI VAAE1" name="TLBI VAAE1">TLBI VAAE1</a>:
        TLB Invalidate by VA, All ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vaae1is.html" id="TLBI VAAE1IS" name="TLBI VAAE1IS">TLBI VAAE1IS</a>:
        TLB Invalidate by VA, All ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vaae1os.html" id="TLBI VAAE1OS" name="TLBI VAAE1OS">TLBI VAAE1OS</a>:
        TLB Invalidate by VA, All ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vaale1.html" id="TLBI VAALE1" name="TLBI VAALE1">TLBI VAALE1</a>:
        TLB Invalidate by VA, All ASID, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vaale1is.html" id="TLBI VAALE1IS" name="TLBI VAALE1IS">TLBI VAALE1IS</a>:
        TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vaale1os.html" id="TLBI VAALE1OS" name="TLBI VAALE1OS">TLBI VAALE1OS</a>:
        TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae1.html" id="TLBI VAE1" name="TLBI VAE1">TLBI VAE1</a>:
        TLB Invalidate by VA, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae1is.html" id="TLBI VAE1IS" name="TLBI VAE1IS">TLBI VAE1IS</a>:
        TLB Invalidate by VA, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae1os.html" id="TLBI VAE1OS" name="TLBI VAE1OS">TLBI VAE1OS</a>:
        TLB Invalidate by VA, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae2.html" id="TLBI VAE2" name="TLBI VAE2">TLBI VAE2</a>:
        TLB Invalidate by VA, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae2is.html" id="TLBI VAE2IS" name="TLBI VAE2IS">TLBI VAE2IS</a>:
        TLB Invalidate by VA, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae2os.html" id="TLBI VAE2OS" name="TLBI VAE2OS">TLBI VAE2OS</a>:
        TLB Invalidate by VA, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae3.html" id="TLBI VAE3" name="TLBI VAE3">TLBI VAE3</a>:
        TLB Invalidate by VA, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae3is.html" id="TLBI VAE3IS" name="TLBI VAE3IS">TLBI VAE3IS</a>:
        TLB Invalidate by VA, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vae3os.html" id="TLBI VAE3OS" name="TLBI VAE3OS">TLBI VAE3OS</a>:
        TLB Invalidate by VA, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale1.html" id="TLBI VALE1" name="TLBI VALE1">TLBI VALE1</a>:
        TLB Invalidate by VA, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale1is.html" id="TLBI VALE1IS" name="TLBI VALE1IS">TLBI VALE1IS</a>:
        TLB Invalidate by VA, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale1os.html" id="TLBI VALE1OS" name="TLBI VALE1OS">TLBI VALE1OS</a>:
        TLB Invalidate by VA, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale2.html" id="TLBI VALE2" name="TLBI VALE2">TLBI VALE2</a>:
        TLB Invalidate by VA, Last level, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale2is.html" id="TLBI VALE2IS" name="TLBI VALE2IS">TLBI VALE2IS</a>:
        TLB Invalidate by VA, Last level, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale2os.html" id="TLBI VALE2OS" name="TLBI VALE2OS">TLBI VALE2OS</a>:
        TLB Invalidate by VA, Last level, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale3.html" id="TLBI VALE3" name="TLBI VALE3">TLBI VALE3</a>:
        TLB Invalidate by VA, Last level, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale3is.html" id="TLBI VALE3IS" name="TLBI VALE3IS">TLBI VALE3IS</a>:
        TLB Invalidate by VA, Last level, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vale3os.html" id="TLBI VALE3OS" name="TLBI VALE3OS">TLBI VALE3OS</a>:
        TLB Invalidate by VA, Last level, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vmalle1.html" id="TLBI VMALLE1" name="TLBI VMALLE1">TLBI VMALLE1</a>:
        TLB Invalidate by VMID, All at stage 1, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vmalle1is.html" id="TLBI VMALLE1IS" name="TLBI VMALLE1IS">TLBI VMALLE1IS</a>:
        TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vmalle1os.html" id="TLBI VMALLE1OS" name="TLBI VMALLE1OS">TLBI VMALLE1OS</a>:
        TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vmalls12e1.html" id="TLBI VMALLS12E1" name="TLBI VMALLS12E1">TLBI VMALLS12E1</a>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vmalls12e1is.html" id="TLBI VMALLS12E1IS" name="TLBI VMALLS12E1IS">TLBI VMALLS12E1IS</a>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><a href="AArch64-tlbi-vmalls12e1os.html" id="TLBI VMALLS12E1OS" name="TLBI VMALLS12E1OS">TLBI VMALLS12E1OS</a>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable</span></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>49</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>