#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000246a9f99d40 .scope module, "nivel2_controle_teste" "nivel2_controle_teste" 2 4;
 .timescale -9 -9;
v00000246a9fa39e0_0 .net "Q_TB", 0 0, v00000246a9fa3e40_0;  1 drivers
v00000246a9fa40c0_0 .var "clearn_TB", 0 0;
v00000246a9fa3f80_0 .var "door_closed_TB", 0 0;
v00000246a9fa4020_0 .var "startn_TB", 0 0;
v00000246a9fa4160_0 .var "stopn_TB", 0 0;
v00000246a9fa34e0_0 .var "timer_done_TB", 0 0;
S_00000246a9faa530 .scope module, "DUT" "nivel2_controle" 2 9, 3 4 0, S_00000246a9f99d40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "startn";
    .port_info 1 /INPUT 1 "stopn";
    .port_info 2 /INPUT 1 "clearn";
    .port_info 3 /INPUT 1 "door_closed";
    .port_info 4 /INPUT 1 "timer_done";
    .port_info 5 /OUTPUT 1 "mag_on";
v00000246a9fa3800_0 .net "clearn", 0 0, v00000246a9fa40c0_0;  1 drivers
v00000246a9fa3440_0 .net "control_reset", 0 0, L_00000246aa004ad0;  1 drivers
v00000246a9fa3d00_0 .net "control_set", 0 0, L_00000246a9fb2590;  1 drivers
v00000246a9fa3ee0_0 .net "door_closed", 0 0, v00000246a9fa3f80_0;  1 drivers
v00000246a9fa4200_0 .net "mag_on", 0 0, v00000246a9fa3e40_0;  alias, 1 drivers
v00000246a9fa3940_0 .net "startn", 0 0, v00000246a9fa4020_0;  1 drivers
v00000246a9fa3a80_0 .net "stopn", 0 0, v00000246a9fa4160_0;  1 drivers
v00000246a9fa36c0_0 .net "timer_done", 0 0, v00000246a9fa34e0_0;  1 drivers
S_00000246a9faa6c0 .scope module, "control_mag" "control_mag" 3 10, 4 1 0, S_00000246a9faa530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "startn";
    .port_info 1 /INPUT 1 "stopn";
    .port_info 2 /INPUT 1 "clearn";
    .port_info 3 /INPUT 1 "door_closed";
    .port_info 4 /INPUT 1 "timer_done";
    .port_info 5 /OUTPUT 1 "set";
    .port_info 6 /OUTPUT 1 "reset";
L_00000246a9fb2980 .functor AND 1, v00000246a9fa4020_0, v00000246a9fa3f80_0, C4<1>, C4<1>;
L_00000246a9fb2830 .functor NOT 1, v00000246a9fa34e0_0, C4<0>, C4<0>, C4<0>;
L_00000246a9fb2590 .functor AND 1, L_00000246a9fb2980, L_00000246a9fb2830, C4<1>, C4<1>;
L_00000246a9fb2910 .functor NOT 1, v00000246a9fa3f80_0, C4<0>, C4<0>, C4<0>;
L_00000246aa004fa0 .functor OR 1, L_00000246a9fb2910, v00000246a9fa40c0_0, C4<0>, C4<0>;
L_00000246aa0048a0 .functor OR 1, L_00000246aa004fa0, v00000246a9fa4160_0, C4<0>, C4<0>;
L_00000246aa004ad0 .functor OR 1, L_00000246aa0048a0, v00000246a9fa34e0_0, C4<0>, C4<0>;
v00000246aa086790_0 .net *"_ivl_0", 0 0, L_00000246a9fb2980;  1 drivers
v00000246a9faa850_0 .net *"_ivl_10", 0 0, L_00000246aa0048a0;  1 drivers
v00000246a9faa8f0_0 .net *"_ivl_2", 0 0, L_00000246a9fb2830;  1 drivers
v00000246aa08cff0_0 .net *"_ivl_6", 0 0, L_00000246a9fb2910;  1 drivers
v00000246aa08d090_0 .net *"_ivl_8", 0 0, L_00000246aa004fa0;  1 drivers
v00000246aa08d130_0 .net "clearn", 0 0, v00000246a9fa40c0_0;  alias, 1 drivers
v00000246aa08d1d0_0 .net "door_closed", 0 0, v00000246a9fa3f80_0;  alias, 1 drivers
v00000246aa08d270_0 .net "reset", 0 0, L_00000246aa004ad0;  alias, 1 drivers
v00000246aa08d310_0 .net "set", 0 0, L_00000246a9fb2590;  alias, 1 drivers
v00000246a9fa38a0_0 .net "startn", 0 0, v00000246a9fa4020_0;  alias, 1 drivers
v00000246a9fa3620_0 .net "stopn", 0 0, v00000246a9fa4160_0;  alias, 1 drivers
v00000246a9fa3da0_0 .net "timer_done", 0 0, v00000246a9fa34e0_0;  alias, 1 drivers
S_00000246a9fa4360 .scope module, "latch" "latch" 3 11, 5 1 0, S_00000246a9faa530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "Q";
v00000246a9fa3e40_0 .var "Q", 0 0;
v00000246a9fa3760_0 .net "reset", 0 0, L_00000246aa004ad0;  alias, 1 drivers
v00000246a9fa3bc0_0 .net "set", 0 0, L_00000246a9fb2590;  alias, 1 drivers
E_00000246a9f9a8e0 .event anyedge, v00000246aa08d310_0, v00000246aa08d270_0, v00000246a9fa3e40_0;
    .scope S_00000246a9fa4360;
T_0 ;
    %wait E_00000246a9f9a8e0;
    %load/vec4 v00000246a9fa3bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v00000246a9fa3760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000246a9fa3e40_0;
    %assign/vec4 v00000246a9fa3e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000246a9fa3bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.5, 4;
    %load/vec4 v00000246a9fa3760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246a9fa3e40_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v00000246a9fa3bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000246a9fa3760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246a9fa3e40_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000246a9fa3bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000246a9fa3760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246a9fa3e40_0, 0;
T_0.9 ;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000246a9f99d40;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "nivel2_controle_teste.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000246a9f99d40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa4160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa40c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa3f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246a9fa34e0_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\nivel2_controle_teste.v";
    "./nivel2_controle.v";
    "./nivel3/circuito_logico/control_mag.v";
    "./nivel3/latch/latch.v";
