{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743305436348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743305436349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 22:30:36 2025 " "Processing started: Sat Mar 29 22:30:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743305436349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305436349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305436349 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1743305436523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_test-behavior " "Found design unit 1: segment_test-behavior" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440251 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_test " "Found entity 1: segment_test" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hwilcox/Documents/fpga_testing/comp/and_gate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/hwilcox/Documents/fpga_testing/comp/and_gate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-behavior " "Found design unit 1: and_gate-behavior" {  } { { "../comp/and_gate.vhdl" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/and_gate.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440251 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../comp/and_gate.vhdl" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/and_gate.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hwilcox/Documents/fpga_testing/comp/led_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hwilcox/Documents/fpga_testing/comp/led_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_test-Behavioral " "Found design unit 1: led_test-Behavioral" {  } { { "../comp/led_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/led_test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440252 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "../comp/led_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/led_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE10_LITE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE-Rtl " "Found design unit 1: DE10_LITE-Rtl" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440252 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE " "Found entity 1: DE10_LITE" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hwilcox/Documents/fpga_testing/comp/segment_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hwilcox/Documents/fpga_testing/comp/segment_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_display-behavior " "Found design unit 1: segment_display-behavior" {  } { { "../comp/segment_display.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440252 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_display " "Found entity 1: segment_display" {  } { { "../comp/segment_display.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743305440252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE " "Elaborating entity \"DE10_LITE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743305440283 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE10_LITE.vhd(11) " "VHDL Signal Declaration warning at DE10_LITE.vhd(11): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE10_LITE.vhd(12) " "VHDL Signal Declaration warning at DE10_LITE.vhd(12): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE10_LITE.vhd(13) " "VHDL Signal Declaration warning at DE10_LITE.vhd(13): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE10_LITE.vhd(14) " "VHDL Signal Declaration warning at DE10_LITE.vhd(14): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE10_LITE.vhd(15) " "VHDL Signal Declaration warning at DE10_LITE.vhd(15): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE10_LITE.vhd(16) " "VHDL Signal Declaration warning at DE10_LITE.vhd(16): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM DE10_LITE.vhd(18) " "VHDL Signal Declaration warning at DE10_LITE.vhd(18): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE10_LITE.vhd(19) " "VHDL Signal Declaration warning at DE10_LITE.vhd(19): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM DE10_LITE.vhd(20) " "VHDL Signal Declaration warning at DE10_LITE.vhd(20): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE10_LITE.vhd(21) " "VHDL Signal Declaration warning at DE10_LITE.vhd(21): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE10_LITE.vhd(36) " "VHDL Signal Declaration warning at DE10_LITE.vhd(36): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE10_LITE.vhd(37) " "VHDL Signal Declaration warning at DE10_LITE.vhd(37): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE10_LITE.vhd(38) " "VHDL Signal Declaration warning at DE10_LITE.vhd(38): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE10_LITE.vhd(39) " "VHDL Signal Declaration warning at DE10_LITE.vhd(39): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE10_LITE.vhd(40) " "VHDL Signal Declaration warning at DE10_LITE.vhd(40): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440284 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N DE10_LITE.vhd(42) " "VHDL Signal Declaration warning at DE10_LITE.vhd(42): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440285 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK DE10_LITE.vhd(44) " "VHDL Signal Declaration warning at DE10_LITE.vhd(44): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743305440285 "|DE10_LITE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] DE10_LITE.vhd(32) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at DE10_LITE.vhd(32)" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440285 "|DE10_LITE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_display segment_display:Display " "Elaborating entity \"segment_display\" for hierarchy \"segment_display:Display\"" {  } { { "DE10_LITE.vhd" "Display" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743305440290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_test segment_display:Display\|segment_test:SEGMENT_Test_Control_0 " "Elaborating entity \"segment_test\" for hierarchy \"segment_display:Display\|segment_test:SEGMENT_Test_Control_0\"" {  } { { "../comp/segment_display.vhd" "SEGMENT_Test_Control_0" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_display.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743305440290 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(26) " "VHDL Process Statement warning at segment_test.vhd(26): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(28) " "VHDL Process Statement warning at segment_test.vhd(28): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(30) " "VHDL Process Statement warning at segment_test.vhd(30): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(32) " "VHDL Process Statement warning at segment_test.vhd(32): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(34) " "VHDL Process Statement warning at segment_test.vhd(34): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(36) " "VHDL Process Statement warning at segment_test.vhd(36): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(38) " "VHDL Process Statement warning at segment_test.vhd(38): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(40) " "VHDL Process Statement warning at segment_test.vhd(40): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(42) " "VHDL Process Statement warning at segment_test.vhd(42): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(44) " "VHDL Process Statement warning at segment_test.vhd(44): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(46) " "VHDL Process Statement warning at segment_test.vhd(46): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(48) " "VHDL Process Statement warning at segment_test.vhd(48): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(50) " "VHDL Process Statement warning at segment_test.vhd(50): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(52) " "VHDL Process Statement warning at segment_test.vhd(52): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(54) " "VHDL Process Statement warning at segment_test.vhd(54): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B segment_test.vhd(56) " "VHDL Process Statement warning at segment_test.vhd(56): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEXR_Control segment_test.vhd(23) " "VHDL Process Statement warning at segment_test.vhd(23): inferring latch(es) for signal or variable \"HEXR_Control\", which holds its previous value in one or more paths through the process" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXR_Control\[0\] segment_test.vhd(23) " "Inferred latch for \"HEXR_Control\[0\]\" at segment_test.vhd(23)" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXR_Control\[1\] segment_test.vhd(23) " "Inferred latch for \"HEXR_Control\[1\]\" at segment_test.vhd(23)" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXR_Control\[2\] segment_test.vhd(23) " "Inferred latch for \"HEXR_Control\[2\]\" at segment_test.vhd(23)" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXR_Control\[3\] segment_test.vhd(23) " "Inferred latch for \"HEXR_Control\[3\]\" at segment_test.vhd(23)" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXR_Control\[4\] segment_test.vhd(23) " "Inferred latch for \"HEXR_Control\[4\]\" at segment_test.vhd(23)" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXR_Control\[5\] segment_test.vhd(23) " "Inferred latch for \"HEXR_Control\[5\]\" at segment_test.vhd(23)" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXR_Control\[6\] segment_test.vhd(23) " "Inferred latch for \"HEXR_Control\[6\]\" at segment_test.vhd(23)" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXR_Control\[7\] segment_test.vhd(23) " "Inferred latch for \"HEXR_Control\[7\]\" at segment_test.vhd(23)" {  } { { "../comp/segment_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/segment_test.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305440291 "|DE10_LITE|segment_display:Display|segment_test:SEGMENT_Test_Control_0"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1743305440686 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1743305440686 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743305440720 "|DE10_LITE|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743305440720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743305440775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743305441132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743305441132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|DRAM_DQ[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743305441154 "|DE10_LITE|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743305441154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743305441155 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743305441155 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1743305441155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743305441155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743305441155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743305441160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 22:30:41 2025 " "Processing ended: Sat Mar 29 22:30:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743305441160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743305441160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743305441160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743305441160 ""}
