#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug 16 14:59:05 2021
# Process ID: 14676
# Current directory: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2812 C:\Users\DarkWave\Desktop\WTFHE\wtfhe-fpga\v1_8_arm_version\wtfhe.xpr
# Log file: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/vivado.log
# Journal file: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.121 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
ERROR: [VRFC 10-2989] 'ram_we_addr' is not declared [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:181]
ERROR: [VRFC 10-3559] near 'unsigned' ; type conversion expression type cannot be determined uniquely [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:181]
ERROR: [VRFC 10-2989] 'ram_we' is not declared [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:250]
ERROR: [VRFC 10-3782] unit 'bootstrapping_arm_body' ignored due to previous errors [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:29]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <TLWE_REF> does not exist in entity <ARM_WRAPPER>.  Please compare the definition of block <ARM_WRAPPER> to its component declaration and its instantion to detect the mismatch. [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.121 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
ERROR: [VRFC 10-719] formal port/generic <tlwe_ref> is not declared in <bootstrapping_arm> [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd:86]
ERROR: [VRFC 10-3782] unit 'arm_wrapper_body' ignored due to previous errors [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd:22]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 12
[Mon Aug 16 18:33:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
ERROR: [VRFC 10-2935] 'tlwe_out' is already declared in this region [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd:65]
ERROR: [VRFC 10-3782] unit 'arm_wrapper_body' ignored due to previous errors [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd:22]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
ERROR: [VRFC 10-2935] 'tlwe_out' is already declared in this region [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:139]
ERROR: [VRFC 10-3782] unit 'bootstrapping_arm_body' ignored due to previous errors [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:29]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 18:35:02 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1041.809 ; gain = 6.688
run 150 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1044.742 ; gain = 0.000
run 150 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.797 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 18:42:56 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1052.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1052.797 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.797 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1052.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1052.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1052.797 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1052.797 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1076.613 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.613 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.633 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.633 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1082.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ARM_WRAPPER [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1082.664 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 20:36:39 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1082.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1082.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1082.664 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1082.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1082.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.664 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 20:50:28 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.664 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 20:53:25 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.664 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.469 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1095.469 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1121.711 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.707 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 21:04:34 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1139.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1139.707 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1139.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1139.707 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1139.707 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1139.707 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1139.707 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 123925 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1139.707 ; gain = 0.000
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 23:49:33 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1153.758 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1153.758 ; gain = 0.000
run 150 us
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124005 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_REG'
ERROR: [VRFC 10-3208] cannot update 'in' object 'tlwe_out' [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd:25]
ERROR: [VRFC 10-3208] cannot update 'in' object 'tlwe_out' [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd:27]
ERROR: [VRFC 10-3782] unit 'tlwe_reg_body' ignored due to previous errors [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.758 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 23:52:31 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1153.758 ; gain = 0.000
run 150 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-664] expression has 22 elements ; expected 32 [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:453]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1153.758 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 17 00:02:40 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1153.758 ; gain = 0.000
run 150 us
ERROR: Index 63 out of bound 4 downto 0
Time: 124005 ns  Iteration: 2  Process: /TB_ARM/uut/bs/line__280
  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd

HDL Line: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:453
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.758 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1153.758 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1153.758 ; gain = 0.000
run 150 us
ERROR: Index 63 out of bound 4 downto 0
Time: 124015 ns  Iteration: 2  Process: /TB_ARM/uut/bs/line__281
  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd

HDL Line: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:455
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.758 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1153.758 ; gain = 0.000
run 150 us
ERROR: Index 63 out of bound 4 downto 0
Time: 124015 ns  Iteration: 2  Process: /TB_ARM/uut/bs/line__281
  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd

HDL Line: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:455
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.758 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1153.758 ; gain = 0.000
run 150 us
ERROR: Index 63 out of bound 4 downto 0
Time: 124015 ns  Iteration: 2  Process: /TB_ARM/uut/bs/line__281
  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd

HDL Line: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd:455
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 17 00:11:33 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1153.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.793 ; gain = 3.035
run 150 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.891 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1158.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.891 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1158.891 ; gain = 0.000
run 150 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.891 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1159.641 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1159.641 ; gain = 0.000
run 150 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
ERROR: [VRFC 10-719] formal port/generic <tlwe_out> is not declared in <bootstrapping_arm> [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd:75]
ERROR: [VRFC 10-3782] unit 'arm_wrapper_body' ignored due to previous errors [C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd:22]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1167.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/xsim.dir/TB_ARM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 17 00:30:33 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1167.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1169.328 ; gain = 2.059
run 150 us
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1171.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top BOOTSTRAPPING_ARM [current_fileset]
update_compile_order -fileset sources_1
create_bd_design "wtfhe_arm"
Wrote  : <C:\Users\DarkWave\Desktop\WTFHE\wtfhe-fpga\v1_8_arm_version\wtfhe.srcs\sources_1\bd\wtfhe_arm\wtfhe_arm.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1192.332 ; gain = 20.941
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : <C:\Users\DarkWave\Desktop\WTFHE\wtfhe-fpga\v1_8_arm_version\wtfhe.srcs\sources_1\bd\wtfhe_arm\wtfhe_arm.bd> 
Wrote  : <C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/ui/bd_cba63ee3.ui> 
close_bd_design [get_bd_designs wtfhe_arm]
open_bd_design {C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Successfully read diagram <wtfhe_arm> from BD file <C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd>
close_bd_design [get_bd_designs wtfhe_arm]
Wrote  : <C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/ui/bd_cba63ee3.ui> 
ipx::package_project -root_dir c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version -vendor xilinx.com -library user -taxonomy /UserIP
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/BOOTSTRAPPING_RAM.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MERGER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/REG.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/RS232.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/SPLITTER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MAIN.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/TORUSMULT.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd'.
CRITICAL WARNING: [IP_Flow 19-5655] Packaging a component with a VHDL-2008 top file is not fully supported. Please refer to UG118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
ERROR: [IP_Flow 19-627] Port 'DOUTB': XPath expression failed: Undefined parameter "DATA_WIDTH" used in expression "(DATA_WIDTH - 1)".
ERROR: [IP_Flow 19-627] Port 'ADDRB': XPath expression failed: Undefined parameter "ADDR_WIDTH" used in expression "(ADDR_WIDTH - 1)".
ERROR: [IP_Flow 19-627] Port 'DINB': XPath expression failed: Undefined parameter "DATA_WIDTH" used in expression "(DATA_WIDTH - 1)".
WARNING: [IP_Flow 19-4296] File 'wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ERROR: [Common 17-39] 'ipx::package_project' failed due to earlier errors.
ipx::package_project -root_dir c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version -vendor xilinx.com -library user -taxonomy /UserIP
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/BOOTSTRAPPING_RAM.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MERGER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/REG.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/RS232.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/SPLITTER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MAIN.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/TORUSMULT.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd'.
CRITICAL WARNING: [IP_Flow 19-5655] Packaging a component with a VHDL-2008 top file is not fully supported. Please refer to UG118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RST'.
WARNING: [IP_Flow 19-4296] File 'wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version'.
open_bd_design {C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Successfully read diagram <wtfhe_arm> from BD file <C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BOOTSTRAPPING_ARM:1.0 BOOTSTRAPPING_ARM_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {1 132 -153} [get_bd_cells BOOTSTRAPPING_ARM_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] wtfhe_arm_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] wtfhe_arm_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
set_property location {1 146 -23} [get_bd_cells BOOTSTRAPPING_ARM_0]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/WEB] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/ADDRB] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/DINB] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/DOUTB] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/ENB] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BOOTSTRAPPING_ARM_0/CLK]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/DONE] [get_bd_pins processing_system7_0/IRQ_F2P]
WARNING: [BD 41-1731] Type mismatch between connected pins: /BOOTSTRAPPING_ARM_0/DONE(undef) and /processing_system7_0/IRQ_F2P(intr)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
delete_bd_objs [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets BOOTSTRAPPING_ARM_0_DONE]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/DONE] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'HAS_LOCK' of cell '/m01_exit_pipeline/m01_exit' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/BOOTSTRAPPING_ARM_0/START

validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.418 ; gain = 66.711
save_bd_design
Wrote  : <C:\Users\DarkWave\Desktop\WTFHE\wtfhe-fpga\v1_8_arm_version\wtfhe.srcs\sources_1\bd\wtfhe_arm\wtfhe_arm.bd> 
Wrote  : <C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/ui/bd_cba63ee3.ui> 
update_ip_catalog -delete_ip xilinx.com:user:BOOTSTRAPPING_ARM:1.0 -repo_path c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version
WARNING: [IP_Flow 19-868] Failed to delete file: c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/imports/bootstrapping_2nd_25_11/matrix_in.dat
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:BOOTSTRAPPING_ARM:1.0' from repository 'c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version' at c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version'
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd
update_compile_order -fileset sources_1
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd]
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_EXP.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_EXP.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_ROUNDING.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_ROUNDING.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd' cannot be added to the project because it already exists in the project, skipping this file
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MPX.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MPX.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ADDR_REG.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ADDR_REG.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_ACC.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_ACC.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_REG.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_REG.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_ADD.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_ADD.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTERNAL_PRODUCT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTERNAL_PRODUCT.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd' cannot be added to the project because it already exists in the project, skipping this file
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd' cannot be added to the project because it already exists in the project, skipping this file
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MULT_CONTROLLER.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MULT_CONTROLLER.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LATCH.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LATCH.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ACCUMULATOR.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ACCUMULATOR.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd}
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LSM.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LSM.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/NEGACYCLIC_MEM.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/NEGACYCLIC_MEM.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/COUNTER.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/COUNTER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/ram.coe
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/component.xml
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/ram.coe] -no_script -reset -force -quiet
remove_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/ram.coe
create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name xbip_dsp48_macro_1 -dir c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip
set_property -dict [list CONFIG.instruction1 {A*B+P} CONFIG.pipeline_options {Expert} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.mreg_5 {false} CONFIG.a_width {23} CONFIG.b_width {4} CONFIG.has_sclr {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0}] [get_ips xbip_dsp48_macro_1]
generate_target {instantiation_template} [get_files c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xbip_dsp48_macro_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xbip_dsp48_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xbip_dsp48_macro_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xbip_dsp48_macro_1'...
catch { config_ip_cache -export [get_ips -all xbip_dsp48_macro_1] }
export_ip_user_files -of_objects [get_files c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
launch_runs xbip_dsp48_macro_1_synth_1 -jobs 12
[Tue Aug 17 01:20:37 2021] Launched xbip_dsp48_macro_1_synth_1...
Run output will be captured here: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.runs/xbip_dsp48_macro_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci] -directory C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.ip_user_files -ipstatic_source_dir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.cache/compile_simlib/modelsim} {questa=C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.cache/compile_simlib/questa} {riviera=C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.cache/compile_simlib/riviera} {activehdl=C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::unload_core c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/component.xml
export_ip_user_files -of_objects  [get_files c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/component.xml] -no_script -reset -force -quiet
remove_files  c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/component.xml
file mkdir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd w ]
add_files -fileset sim_1 C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Applications/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ARM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/sc_xtlm_wtfhe_arm_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim/matrix_in.dat'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/ip/wtfhe_arm_xlslice_0_0/wtfhe_arm_xlslice_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_ARM_vlog.prj"
"xvhdl --incr --relax -prj TB_ARM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ACCUMULATOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ACCUMULATOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ADDR_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTERNAL_PRODUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTERNAL_PRODUCT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LATCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LATCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_ACC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_ACC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MULT_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MULT_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/NEGACYCLIC_MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NEGACYCLICMEM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_ADD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_ADD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_EXP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_EXP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MPX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MPX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_ROUNDING.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_ROUNDING'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARM_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BOOTSTRAPPING_ARM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EXTENDED_COUNTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MATRIX_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_MULT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POLY_SPLIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SAMPLE_EXTRACT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TLWE_REG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_ARM'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.250 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
"xelab -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc8af310a0c34f82aa564e00fbe784ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_ARM_behav xil_defaultlib.TB_ARM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.const
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture sample_extract_body of entity xil_defaultlib.SAMPLE_EXTRACT [sample_extract_default]
Compiling architecture extended_counter_body of entity xil_defaultlib.EXTENDED_COUNTER [extended_counter_default]
Compiling architecture tlwe_rounding_body of entity xil_defaultlib.TLWE_ROUNDING [tlwe_rounding_default]
Compiling architecture tlwe_reg_body of entity xil_defaultlib.TLWE_REG [tlwe_reg_default]
Compiling architecture poly_exp_body of entity xil_defaultlib.POLY_EXP [poly_exp_default]
Compiling architecture poly_mpx_body of entity xil_defaultlib.POLY_MPX [poly_mpx_default]
Compiling architecture poly_reg_body of entity xil_defaultlib.POLY_REG [poly_reg_default]
Compiling architecture poly_add_body of entity xil_defaultlib.POLY_ADD [poly_add_default]
Compiling architecture poly_split_body of entity xil_defaultlib.POLY_SPLIT [poly_split_default]
Compiling architecture accumulator_body of entity xil_defaultlib.ACCUMULATOR [accumulator_default]
Compiling architecture mult_controller_body of entity xil_defaultlib.MULT_CONTROLLER [mult_controller_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_sclr...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture xbip_dsp48_macro_0_arch of entity xil_defaultlib.xbip_dsp48_macro_0 [xbip_dsp48_macro_0_default]
Compiling architecture negacyclicmem_body of entity xil_defaultlib.NEGACYCLICMEM [negacyclicmem_default]
Compiling architecture lsm_body of entity xil_defaultlib.LSM [lsm_default]
Compiling architecture counter_body of entity xil_defaultlib.COUNTER [counter_default]
Compiling architecture poly_mult_body of entity xil_defaultlib.POLY_MULT [poly_mult_default]
Compiling architecture latch_body of entity xil_defaultlib.LATCH [latch_default]
Compiling architecture matrix_mult_body of entity xil_defaultlib.MATRIX_MULT [matrix_mult_default]
Compiling architecture external_product_body of entity xil_defaultlib.EXTERNAL_PRODUCT [external_product_default]
Compiling architecture matrix_acc_body of entity xil_defaultlib.MATRIX_ACC [matrix_acc_default]
Compiling architecture addr_reg_body of entity xil_defaultlib.ADDR_REG [addr_reg_default]
Compiling architecture bootstrapping_arm_body of entity xil_defaultlib.BOOTSTRAPPING_ARM [bootstrapping_arm_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture arm_wrapper_body of entity xil_defaultlib.ARM_WRAPPER [arm_wrapper_default]
Compiling architecture tb_arm_body of entity xil_defaultlib.tb_arm
Built simulation snapshot TB_ARM_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1920.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ARM_behav -key {Behavioral:sim_1:Functional:TB_ARM} -tclbatch {TB_ARM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TB_ARM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_ARM.uut.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ARM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1927.812 ; gain = 7.562
run 150 us
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
Error: fail tlwe
Time: 124075 ns  Iteration: 3  Process: /TB_ARM/stim_proc  File: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1928.895 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_bd_design [get_bd_designs wtfhe_arm]
ipx::package_project -root_dir c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs -vendor xilinx.com -library user -taxonomy /UserIP
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/BOOTSTRAPPING_RAM.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MERGER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/REG.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/RS232.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/SPLITTER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MAIN.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/TORUSMULT.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd'.
CRITICAL WARNING: [IP_Flow 19-5655] Packaging a component with a VHDL-2008 top file is not fully supported. Please refer to UG118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'HW_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-4296] File 'sources_1/new/CONST.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'sources_1/new/CONST.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file 'constrs_1/imports/new/main.xdc' (c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/imports/new/main.xdc) does not exist.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ACCUMULATOR.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ADDR_REG.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTERNAL_PRODUCT.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_ACC.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_ADD.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/COUNTER.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LSM.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LATCH.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MULT_CONTROLLER.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/NEGACYCLIC_MEM.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_REG.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_EXP.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MPX.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_ROUNDING.vhd]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci
file mkdir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/imports/new
file mkdir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/new
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/new/main.xdc w ]
add_files -fileset constrs_1 C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/new/main.xdc
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/imports/new/main.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/imports/new/main.xdc
ipx::merge_project_changes files [ipx::current_core]
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ARM_WRAPPER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/BOOTSTRAPPING_RAM.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MERGER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/REG.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/RS232.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/SPLITTER.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MAIN.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/TORUSMULT.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/imports/new/main.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version'
open_bd_design {C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:BOOTSTRAPPING_ARM:1.0 - BOOTSTRAPPING_ARM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <wtfhe_arm> from BD file <C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.785 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BOOTSTRAPPING_ARM:1.0 BOOTSTRAPPING_ARM_1
endgroup
delete_bd_objs [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets BOOTSTRAPPING_ARM_0_ENB] [get_bd_nets BOOTSTRAPPING_ARM_0_WEB] [get_bd_nets BOOTSTRAPPING_ARM_0_ADDRB] [get_bd_nets BOOTSTRAPPING_ARM_0_DINB] [get_bd_nets BOOTSTRAPPING_ARM_0_DONE] [get_bd_cells BOOTSTRAPPING_ARM_0]
set_property location {2 509 49} [get_bd_cells BOOTSTRAPPING_ARM_1]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/DONE] [get_bd_pins processing_system7_0/IRQ_F2P]
WARNING: [BD 41-1731] Type mismatch between connected pins: /BOOTSTRAPPING_ARM_1/DONE(undef) and /processing_system7_0/IRQ_F2P(intr)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 1046 7} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {2} CONFIG.DIN_WIDTH {3} CONFIG.DOUT_WIDTH {2}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {2}] [get_bd_cells xlslice_0]
set_property location {3 1060 348} [get_bd_cells processing_system7_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {3 753 501} [get_bd_cells xlslice_1]
set_property location {3 926 366} [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins xlslice_0/Din]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins BOOTSTRAPPING_ARM_1/CONTROL]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/ENB] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/WEB] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/ADDRB] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/DINB] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/DOUTB] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BOOTSTRAPPING_ARM_1/CLK]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
startgroup
endgroup
create_bd_port -dir I HW_RST
connect_bd_net [get_bd_ports HW_RST] [get_bd_pins BOOTSTRAPPING_ARM_1/HW_RST]
create_bd_port -dir O -from 7 -to 0 LED
startgroup
connect_bd_net [get_bd_ports LED] [get_bd_pins BOOTSTRAPPING_ARM_1/LED]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {2}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O] [get_bd_nets xlslice_0_Dout] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins BOOTSTRAPPING_ARM_1/CONTROL]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\DarkWave\Desktop\WTFHE\wtfhe-fpga\v1_8_arm_version\wtfhe.srcs\sources_1\bd\wtfhe_arm\wtfhe_arm.bd> 
Wrote  : <C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/ui/bd_cba63ee3.ui> 
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'HAS_LOCK' of cell '/m01_exit_pipeline/m01_exit' is ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1974.449 ; gain = 12.660
save_bd_design
Wrote  : <C:\Users\DarkWave\Desktop\WTFHE\wtfhe-fpga\v1_8_arm_version\wtfhe.srcs\sources_1\bd\wtfhe_arm\wtfhe_arm.bd> 
Wrote  : <C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/ui/bd_cba63ee3.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 17 01:45:57 2021...
