
          Lattice Mapping Report File for Design Module 'alu_fetch'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     alu_fetch_implAluFetch.ngd -o alu_fetch_implAluFetch_map.ncd -pr
     alu_fetch_implAluFetch.prf -mp alu_fetch_implAluFetch.mrp -lpf
     C:/Users/Cassandra/Desktop/Arqui2/implAluFetch/alu_fetch_implAluFetch.lpf
     -lpf C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  04/07/24  23:55:25

Design Summary
--------------

   Number of registers:    159 out of  7209 (2%)
      PFU registers:          159 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       108 out of  3432 (3%)
      SLICEs as Logic/ROM:    108 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         28 out of  3432 (1%)
   Number of LUT4s:        214 out of  6864 (3%)
      Number used as logic LUTs:        158
      Number used as distributed RAM:     0
      Number used as ripple logic:       56
      Number used as shift registers:     0
   Number of PIO sites used: 36 + 4(JTAG) out of 115 (35%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  6
     Net clk: 41 loads, 41 rising, 0 falling (Driver: OSCinst0 )
     Net CI_23__N_36: 16 loads, 16 rising, 0 falling (Driver: state_FSM__i4 )
     Net MBR_23__N_90: 12 loads, 12 rising, 0 falling (Driver: state_FSM__i3 )

                                    Page 1




Design:  alu_fetch                                     Date:  04/07/24  23:55:25

Design Summary (cont)
---------------------
     Net clk_0: 17 loads, 17 rising, 0 falling (Driver: clk_0_638 )
     Net MAR_7__N_65: 4 loads, 4 rising, 0 falling (Driver: i1293_1_lut_3_lut )
     Net address_bus_7__N_99: 4 loads, 4 rising, 0 falling (Driver:
     i1_2_lut_adj_57 )
   Number of Clock Enables:  6
     Net reset_c: 24 loads, 24 LSLICEs
     Net clk_enable_52: 4 loads, 4 LSLICEs
     Net clk_enable_49: 2 loads, 2 LSLICEs
     Net clk_enable_54: 4 loads, 4 LSLICEs
     Net clk_enable_67: 3 loads, 3 LSLICEs
     Net clk_enable_61: 1 loads, 1 LSLICEs
   Number of LSRs:  16
     Net reset_c: 2 loads, 0 LSLICEs
     Net n3073: 13 loads, 13 LSLICEs
     Net CI_23__N_36: 16 loads, 16 LSLICEs
     Net MBR_23__N_90: 12 loads, 12 LSLICEs
     Net n3802: 4 loads, 4 LSLICEs
     Net clk_enable_49: 10 loads, 10 LSLICEs
     Net n2992: 1 loads, 1 LSLICEs
     Net n2973: 1 loads, 1 LSLICEs
     Net n3803: 1 loads, 1 LSLICEs
     Net n3757: 2 loads, 2 LSLICEs
     Net n2915: 1 loads, 1 LSLICEs
     Net n3777: 1 loads, 1 LSLICEs
     Net n3755: 2 loads, 2 LSLICEs
     Net n3759: 1 loads, 1 LSLICEs
     Net n3070: 1 loads, 1 LSLICEs
     Net n3013: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_c: 66 loads
     Net ROM_imp/data_out_23__N_457: 24 loads
     Net n3073: 13 loads
     Net bcd_out_15__N_415: 12 loads
     Net clk_enable_49: 12 loads
     Net imp_binBCD/bcd_out_15__N_369: 12 loads
     Net n3778: 12 loads
     Net n1473: 11 loads
     Net Q_0: 11 loads
     Net Q_4: 11 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'stop_run' has no legal load.
WARNING - map: IO buffer missing for top level port stop_run...logic will be
     discarded.



                                    Page 2




Design:  alu_fetch                                     Date:  04/07/24  23:55:25

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| display[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[11]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[13]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[14]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[15]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[16]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[17]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[18]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[19]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[20]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[21]              | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  alu_fetch                                     Date:  04/07/24  23:55:25

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| CI[22]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[23]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal n3068 was merged into signal CI_23__N_36
Signal n3067 was merged into signal MBR_23__N_90
Signal clk_enable_65 was merged into signal reset_c
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal n3888 undriven or does not drive anything - clipped.
Signal Q_7__I_0_1/S0 undriven or does not drive anything - clipped.
Signal Q_7__I_0_1/CI undriven or does not drive anything - clipped.
Signal Q_7__I_0_9/S1 undriven or does not drive anything - clipped.
Signal Q_7__I_0_9/CO undriven or does not drive anything - clipped.
Signal ALU_imp.count_1370_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal ALU_imp.count_1370_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal ALU_imp.count_1370_add_4_19/S1 undriven or does not drive anything -
     clipped.
Signal ALU_imp.count_1370_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal ALU_imp.count1_1368_add_4_25/CO undriven or does not drive anything -
     clipped.
Signal ALU_imp.count1_1368_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal ALU_imp.count1_1368_add_4_1/CI undriven or does not drive anything -
     clipped.
Block i1937_1_lut was optimized away.
Block i1936_1_lut was optimized away.
Block i1803_1_lut_rep_94 was optimized away.
Block i1 was optimized away.
Block i2 was optimized away.
Block m0_lut was optimized away.


                                    Page 4




Design:  alu_fetch                                     Date:  04/07/24  23:55:25

Memory Usage
------------

/ROM_imp:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR mux_1117:  TYPE= PDPW8KC,  Width= 6,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR mux_1116:  TYPE= PDPW8KC,  Width= 18,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      26.60

ASIC Components
---------------

Instance Name: OSCinst0
         Type: OSCH
Instance Name: ROM_imp/mux_1117
         Type: PDPW8KC
Instance Name: ROM_imp/mux_1116
         Type: PDPW8KC

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'reset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 127 
   PDPW8KC = 2

                                    Page 5




Design:  alu_fetch                                     Date:  04/07/24  23:55:25

GSR Usage (cont)
----------------

     Type and instance name of component: 
   Register : ALU_imp.count1_1368__i21
   Register : clk_0_638
   Register : ALU_imp.count1_1368__i12
   Register : MAR_7__I_0_i1
   Register : ALU_imp.count1_1368__i14
   Register : ALU_imp.count1_1368__i5
   Register : ALU_imp.count1_1368__i9
   Register : ALU_imp.count1_1368__i13
   Register : ALU_imp.count_1370__i0
   Register : ALU_imp.count_1370__i1
   Register : CI_23__I_0_822_i1
   Register : sel_i0_i1
   Register : ALU_imp.count1_1368__i15
   Register : ALU_imp.count1_1368__i17
   Register : ALU_imp.count_1370__i2
   Register : ALU_imp.count1_1368__i6
   Register : ALU_imp.count_1370__i3
   Register : display_i0_i7
   Register : ALU_imp.count_1370__i4
   Register : display_i0_i6
   Register : display_i0_i5
   Register : display_i0_i4
   Register : ALU_imp.count_1370__i5
   Register : display_i0_i3
   Register : ALU_imp.count_1370__i6
   Register : ALU_imp.count1_1368__i7
   Register : ALU_imp.count_1370__i7
   Register : ALU_imp.count1_1368__i16
   Register : ALU_imp.count_1370__i8
   Register : ALU_imp.count1_1368__i19
   Register : ALU_imp.count_1370__i9
   Register : ALU_imp.count1_1368__i0
   Register : ALU_imp.count_1370__i10
   Register : address_bus_7__I_0_i2
   Register : address_bus_7__I_0_i3
   Register : address_bus_7__I_0_i4
   Register : address_bus_7__I_0_i5
   Register : address_bus_7__I_0_i6
   Register : address_bus_7__I_0_i7
   Register : address_bus_7__I_0_i8
   Register : MAR_7__I_0_i2
   Register : MAR_7__I_0_i3
   Register : MAR_7__I_0_i4
   Register : MAR_7__I_0_i5
   Register : MAR_7__I_0_i6
   Register : MAR_7__I_0_i7
   Register : MAR_7__I_0_i8
   Register : MBR_23__I_0_i2
   Register : MBR_23__I_0_i3
   Register : MBR_23__I_0_i4
   Register : MBR_23__I_0_i5
   Register : MBR_23__I_0_i6
   Register : MBR_23__I_0_i7
   Register : MBR_23__I_0_i8

                                    Page 6




Design:  alu_fetch                                     Date:  04/07/24  23:55:25

GSR Usage (cont)
----------------
   Register : MBR_23__I_0_i9
   Register : MBR_23__I_0_i10
   Register : MBR_23__I_0_i11
   Register : MBR_23__I_0_i12
   Register : MBR_23__I_0_i13
   Register : MBR_23__I_0_i14
   Register : MBR_23__I_0_i15
   Register : MBR_23__I_0_i16
   Register : MBR_23__I_0_i17
   Register : MBR_23__I_0_i18
   Register : MBR_23__I_0_i19
   Register : MBR_23__I_0_i20
   Register : MBR_23__I_0_i21
   Register : MBR_23__I_0_i22
   Register : MBR_23__I_0_i23
   Register : MBR_23__I_0_i24
   Register : Q_7__I_0_821_i2
   Register : Q_7__I_0_821_i3
   Register : Q_7__I_0_821_i4
   Register : Q_7__I_0_821_i5
   Register : Q_7__I_0_821_i6
   Register : Q_7__I_0_821_i7
   Register : Q_7__I_0_821_i8
   Register : CI_23__I_0_822_i2
   Register : CI_23__I_0_822_i3
   Register : CI_23__I_0_822_i4
   Register : CI_23__I_0_822_i5
   Register : CI_23__I_0_822_i6
   Register : CI_23__I_0_822_i7
   Register : CI_23__I_0_822_i8
   Register : CI_23__I_0_822_i9
   Register : CI_23__I_0_822_i10
   Register : CI_23__I_0_822_i11
   Register : CI_23__I_0_822_i12
   Register : CI_23__I_0_822_i13
   Register : CI_23__I_0_822_i14
   Register : CI_23__I_0_822_i15
   Register : CI_23__I_0_822_i16
   Register : CI_23__I_0_822_i17
   Register : CI_23__I_0_822_i18
   Register : CI_23__I_0_822_i19
   Register : CI_23__I_0_822_i20
   Register : CI_23__I_0_822_i21
   Register : CI_23__I_0_822_i22
   Register : CI_23__I_0_822_i23
   Register : CI_23__I_0_822_i24
   Register : ALU_imp.count1_1368__i18
   Register : ALU_imp.count1_1368__i20
   Register : ALU_imp.count_1370__i11
   Register : ALU_imp.count1_1368__i22
   Register : ALU_imp.count1_1368__i24
   Register : display_i0_i1
   Register : Q_7__I_0_821_i1
   Register : address_bus_7__I_0_i1
   Register : ALU_imp.count_1370__i12
   Register : sel_i0_i4

                                    Page 7




Design:  alu_fetch                                     Date:  04/07/24  23:55:25

GSR Usage (cont)
----------------
   Register : MBR_23__I_0_i1
   Register : ALU_imp.count1_1368__i8
   Register : sel_i0_i3
   Register : ALU_imp.count_1370__i13
   Register : sel_i0_i2
   Register : ALU_imp.count_1370__i14
   Register : ALU_imp.count1_1368__i10
   Register : ALU_imp.count_1370__i15
   Register : display_i0_i2
   Register : ALU_imp.count_1370__i16
   Register : ALU_imp.count1_1368__i23
   Register : ALU_imp.count1_1368__i11
   Register : ALU_imp.count_1370__i17
   Register : ALU_imp.count1_1368__i1
   Register : ALU_imp.count1_1368__i2
   Register : ALU_imp.count1_1368__i3
   Register : ALU_imp.count1_1368__i4
   PDPW8KC : ROM_imp/mux_1117
   PDPW8KC : ROM_imp/mux_1116

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'reset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 12 

     Type and instance name of component: 
   Register : unidades/DISPLAY_i0
   Register : unidades/DISPLAY_i1
   Register : unidades/DISPLAY_i2
   Register : unidades/DISPLAY_i5
   Register : unidades/DISPLAY_i3
   Register : centenas/DISPLAY_i2
   Register : centenas/DISPLAY_i1
   Register : decenas/DISPLAY_i0
   Register : decenas/DISPLAY_i1
   Register : decenas/DISPLAY_i5
   Register : decenas/DISPLAY_i3
   Register : decenas/DISPLAY_i2

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 61 MB
        





                                    Page 8


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
