# âš¡ UTS FPGA Network Engineering Team

> â€œTurning logic into reality â€” one bitstream at a time.â€

ğŸ‘‹ **Hi there!**  
Weâ€™re a team of **Electrical and Electronic Engineers** from the **University of Technology Sydney (UTS)** specialising in **FPGA design, embedded systems**, and **digital hardware development**.  
Our projects span everything from Ethernet PHY implementations and custom CRC modules to sustainable embedded control systems and signal processing.

---

## ğŸ§  What We Do

- ğŸ”§ **FPGA Design & Verification** â€” VHDL/Verilog, simulation, synthesis, and timing closure  
- ğŸŒ **Network Systems** â€” 10BASE-T Ethernet, Manchester encoding/decoding, CRC-32, and MAC-layer logic  
- âš™ï¸ **Embedded Systems** â€” Microcontroller integration, peripheral interfacing, and real-time signal handling  
- ğŸ“ˆ **System Modelling & Testing** â€” Testbenches, timing analysis, and verification frameworks  

---

## ğŸ§© Our Current Projects

| Project | Description | Technologies |
|:--|:--|:--|
| **Cyclone IV Ethernet Switch** | Custom 10BASE-T FPGA switch with CRC, buffer control, and Manchester coding | VHDL Â· Quartus Prime Â· ModelSim |

---

## ğŸ§‘â€ğŸ’» Meet the Team

Weâ€™re a mix of problem-solvers, circuit designers, and firmware tinkerers who love turning theory into functioning prototypes.  
We believe in **open collaboration**, **continuous learning**, and **cleanly-synthesised HDL**.

> ğŸ§  *â€œMeasure twice, simulate once, synthesise forever.â€*

---

## ğŸ§¾ Attribution

ğŸ‘¤ **Profile Artwork:** PFP designed by [Freepik](https://www.freepik.com)  
ğŸ“š **University:** University of Technology Sydney (UTS)  
ğŸ› ï¸ **Focus Areas:** FPGA Â· Digital Systems Â· Embedded Electronics Â· Engineering Innovation  

---

## ğŸ’¬ Connect with Us

ğŸ“« Reach out through our repositoriesâ€™ Discussions or Issues tab â€” weâ€™re always keen to collaborate or chat about HDL design, testing frameworks, and engineering workflows.  
â­ Donâ€™t forget to star our projects if you find them useful!

---

<div align="center">

**_FPGA Engineers @ UTS â€” Crafting tomorrowâ€™s logic today._**

</div>
