// Seed: 1403162988
module module_0;
  parameter id_1 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12
);
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd4,
    parameter id_4  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  input wire id_11;
  output wire _id_10;
  inout wire id_9;
  module_0 modCall_1 ();
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 : id_10] id_12;
  wire [id_4 : 1  +  -1 'b0] id_13;
  assign id_12 = 1;
  wire id_14;
  wire id_15;
endmodule
