|adcdac_test
STBY_ADC <= <GND>
CLK_ADC <= inst11.DB_MAX_OUTPUT_PORT_TYPE
CLK => PLL:inst20.inclk0
CLK_ADC_1 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
STBY_ADC_1 <= <GND>
CLK_DAC <= inst13.DB_MAX_OUTPUT_PORT_TYPE
DAT_DAC[0] <= DAC_interface:inst2.DAT2DAC[0]
DAT_DAC[1] <= DAC_interface:inst2.DAT2DAC[1]
DAT_DAC[2] <= DAC_interface:inst2.DAT2DAC[2]
DAT_DAC[3] <= DAC_interface:inst2.DAT2DAC[3]
DAT_DAC[4] <= DAC_interface:inst2.DAT2DAC[4]
DAT_DAC[5] <= DAC_interface:inst2.DAT2DAC[5]
DAT_DAC[6] <= DAC_interface:inst2.DAT2DAC[6]
DAT_DAC[7] <= DAC_interface:inst2.DAT2DAC[7]
DAT_DAC[8] <= DAC_interface:inst2.DAT2DAC[8]
DAT_DAC[9] <= DAC_interface:inst2.DAT2DAC[9]
DAT_DAC[10] <= DAC_interface:inst2.DAT2DAC[10]
DAT_DAC[11] <= DAC_interface:inst2.DAT2DAC[11]
switch[0] => BUSMUX:inst5.sel
switch[0] => BUSMUX:inst27.sel
switch[0] => BUSMUX:inst26.sel
LED[0] <= PLL:inst20.locked
LED[1] <= adc1otr.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= adc2otr.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= NCO:inst1.ce_out
KEY[0] => adc_sample:inst17.rst
KEY[0] => adc_sample:inst18.rst
KEY[0] => Cnt_sin2cos:inst19.reset
KEY[0] => Cnt_sin2cos_L:inst25.reset
KEY[0] => unsigned2signed:inst3.rst_n
KEY[0] => unsigned2signed:inst7.rst_n
KEY[0] => unsigned2signed:inst6.rst_n
KEY[0] => Lowpass:inst28.reset_n
KEY[0] => Lowpass:inst29.reset_n
KEY[0] => Lowpass:inst30.reset_n
OTR_ADC => adc_sample:inst17.otr_adc
DAT_ADC[0] => adc_sample:inst17.adc_data[0]
DAT_ADC[1] => adc_sample:inst17.adc_data[1]
DAT_ADC[2] => adc_sample:inst17.adc_data[2]
DAT_ADC[3] => adc_sample:inst17.adc_data[3]
DAT_ADC[4] => adc_sample:inst17.adc_data[4]
DAT_ADC[5] => adc_sample:inst17.adc_data[5]
DAT_ADC[6] => adc_sample:inst17.adc_data[6]
DAT_ADC[7] => adc_sample:inst17.adc_data[7]
DAT_ADC[8] => adc_sample:inst17.adc_data[8]
DAT_ADC[9] => adc_sample:inst17.adc_data[9]
OTR_ADC_1 => adc_sample:inst18.otr_adc
DAT_ADC_1[0] => adc_sample:inst18.adc_data[0]
DAT_ADC_1[1] => adc_sample:inst18.adc_data[1]
DAT_ADC_1[2] => adc_sample:inst18.adc_data[2]
DAT_ADC_1[3] => adc_sample:inst18.adc_data[3]
DAT_ADC_1[4] => adc_sample:inst18.adc_data[4]
DAT_ADC_1[5] => adc_sample:inst18.adc_data[5]
DAT_ADC_1[6] => adc_sample:inst18.adc_data[6]
DAT_ADC_1[7] => adc_sample:inst18.adc_data[7]
DAT_ADC_1[8] => adc_sample:inst18.adc_data[8]
DAT_ADC_1[9] => adc_sample:inst18.adc_data[9]


|adcdac_test|PLL:inst20
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|adcdac_test|PLL:inst20|altpll:altpll_component
inclk[0] => PLL_altpll2:auto_generated.inclk[0]
inclk[1] => PLL_altpll2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|adcdac_test|PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|adcdac_test|DAC_interface:inst2
CLKIN => DAT2DAC[0]~reg0.CLK
CLKIN => DAT2DAC[1]~reg0.CLK
CLKIN => DAT2DAC[2]~reg0.CLK
CLKIN => DAT2DAC[3]~reg0.CLK
CLKIN => DAT2DAC[4]~reg0.CLK
CLKIN => DAT2DAC[5]~reg0.CLK
CLKIN => DAT2DAC[6]~reg0.CLK
CLKIN => DAT2DAC[7]~reg0.CLK
CLKIN => DAT2DAC[8]~reg0.CLK
CLKIN => DAT2DAC[9]~reg0.CLK
CLKIN => DAT2DAC[10]~reg0.CLK
CLKIN => DAT2DAC[11]~reg0.CLK
CLKIN => datin_R1[1].CLK
CLKIN => datin_R1[2].CLK
CLKIN => datin_R1[3].CLK
CLKIN => datin_R1[4].CLK
CLKIN => datin_R1[5].CLK
CLKIN => datin_R1[6].CLK
CLKIN => datin_R1[7].CLK
CLKIN => datin_R1[8].CLK
CLKIN => datin_R1[9].CLK
CLKIN => datin_R1[10].CLK
CLKIN => datin_R1[11].CLK
DATIN[0] => ~NO_FANOUT~
DATIN[1] => datin_R1[1].DATAIN
DATIN[2] => datin_R1[2].DATAIN
DATIN[3] => datin_R1[3].DATAIN
DATIN[4] => datin_R1[4].DATAIN
DATIN[5] => datin_R1[5].DATAIN
DATIN[6] => datin_R1[6].DATAIN
DATIN[7] => datin_R1[7].DATAIN
DATIN[8] => datin_R1[8].DATAIN
DATIN[9] => datin_R1[9].DATAIN
DATIN[10] => datin_R1[10].DATAIN
DATIN[11] => datin_R1[11].DATAIN
DAT2DAC[0] <= DAT2DAC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[1] <= DAT2DAC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[2] <= DAT2DAC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[3] <= DAT2DAC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[4] <= DAT2DAC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[5] <= DAT2DAC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[6] <= DAT2DAC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[7] <= DAT2DAC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[8] <= DAT2DAC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[9] <= DAT2DAC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[10] <= DAT2DAC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAT2DAC[11] <= DAT2DAC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst1
clk => clk.IN1
reset => reset.IN1
clk_enable => clk_enable.IN1
Inc[0] => Inc[0].IN1
Inc[1] => Inc[1].IN1
Inc[2] => Inc[2].IN1
Inc[3] => Inc[3].IN1
Inc[4] => Inc[4].IN1
Inc[5] => Inc[5].IN1
Inc[6] => Inc[6].IN1
Inc[7] => Inc[7].IN1
Inc[8] => Inc[8].IN1
Inc[9] => Inc[9].IN1
Inc[10] => Inc[10].IN1
Inc[11] => Inc[11].IN1
Inc[12] => Inc[12].IN1
Inc[13] => Inc[13].IN1
Inc[14] => Inc[14].IN1
Inc[15] => Inc[15].IN1
Inc[16] => Inc[16].IN1
Inc[17] => Inc[17].IN1
Inc[18] => Inc[18].IN1
Inc[19] => Inc[19].IN1
Inc[20] => Inc[20].IN1
Inc[21] => Inc[21].IN1
Inc[22] => Inc[22].IN1
Inc[23] => Inc[23].IN1
Inc[24] => Inc[24].IN1
Inc[25] => Inc[25].IN1
Inc[26] => Inc[26].IN1
Inc[27] => Inc[27].IN1
Inc[28] => Inc[28].IN1
Inc[29] => Inc[29].IN1
Inc[30] => Inc[30].IN1
Inc[31] => Inc[31].IN1
ValidIn => ValidIn.IN1
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
Sin[0] <= NCO1:u_NCO1.sine
Sin[1] <= NCO1:u_NCO1.sine
Sin[2] <= NCO1:u_NCO1.sine
Sin[3] <= NCO1:u_NCO1.sine
Sin[4] <= NCO1:u_NCO1.sine
Sin[5] <= NCO1:u_NCO1.sine
Sin[6] <= NCO1:u_NCO1.sine
Sin[7] <= NCO1:u_NCO1.sine
Sin[8] <= NCO1:u_NCO1.sine
Sin[9] <= NCO1:u_NCO1.sine
Sin[10] <= NCO1:u_NCO1.sine
Sin[11] <= NCO1:u_NCO1.sine
ValidOut <= NCO1:u_NCO1.validOut


|adcdac_test|NCO:inst1|NCO1:u_NCO1
clk => clk.IN2
reset => reset.IN2
enb => enb.IN2
inc[0] => validPInc[0].DATAA
inc[1] => validPInc[1].DATAA
inc[2] => validPInc[2].DATAA
inc[3] => validPInc[3].DATAA
inc[4] => validPInc[4].DATAA
inc[5] => validPInc[5].DATAA
inc[6] => validPInc[6].DATAA
inc[7] => validPInc[7].DATAA
inc[8] => validPInc[8].DATAA
inc[9] => validPInc[9].DATAA
inc[10] => validPInc[10].DATAA
inc[11] => validPInc[11].DATAA
inc[12] => validPInc[12].DATAA
inc[13] => validPInc[13].DATAA
inc[14] => validPInc[14].DATAA
inc[15] => validPInc[15].DATAA
inc[16] => validPInc[16].DATAA
inc[17] => validPInc[17].DATAA
inc[18] => validPInc[18].DATAA
inc[19] => validPInc[19].DATAA
inc[20] => validPInc[20].DATAA
inc[21] => validPInc[21].DATAA
inc[22] => validPInc[22].DATAA
inc[23] => validPInc[23].DATAA
inc[24] => validPInc[24].DATAA
inc[25] => validPInc[25].DATAA
inc[26] => validPInc[26].DATAA
inc[27] => validPInc[27].DATAA
inc[28] => validPInc[28].DATAA
inc[29] => validPInc[29].DATAA
inc[30] => validPInc[30].DATAA
inc[31] => ~NO_FANOUT~
validIn => validIn.IN1
sine[0] <= sine_1[0].DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine_1[1].DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine_1[2].DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine_1[3].DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine_1[4].DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine_1[5].DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine_1[6].DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine_1[7].DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine_1[8].DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine_1[9].DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine_1[10].DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine_1[11].DB_MAX_OUTPUT_PORT_TYPE
validOut <= validOut_1.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst1|NCO1:u_NCO1|DitherGen:u_dither_inst
clk => pn_reg[0].CLK
clk => pn_reg[1].CLK
clk => pn_reg[2].CLK
clk => pn_reg[3].CLK
clk => pn_reg[4].CLK
clk => pn_reg[5].CLK
clk => pn_reg[6].CLK
clk => pn_reg[7].CLK
clk => pn_reg[8].CLK
clk => pn_reg[9].CLK
clk => pn_reg[10].CLK
clk => pn_reg[11].CLK
clk => pn_reg[12].CLK
clk => pn_reg[13].CLK
clk => pn_reg[14].CLK
clk => pn_reg[15].CLK
clk => pn_reg[16].CLK
clk => pn_reg[17].CLK
clk => pn_reg[18].CLK
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
reset => pn_reg.OUTPUTSELECT
enb => always0.IN0
validIn => always0.IN1
dither[0] <= pn_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dither[1] <= pn_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dither[2] <= pn_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dither[3] <= pn_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst
clk => clk.IN1
reset => reset.IN1
enb => enb.IN1
phaseIdx[0] => phaseIdxReg.DATAB
phaseIdx[1] => phaseIdxReg.DATAB
phaseIdx[2] => phaseIdxReg.DATAB
phaseIdx[3] => phaseIdxReg.DATAB
phaseIdx[4] => phaseIdxReg.DATAB
phaseIdx[5] => phaseIdxReg.DATAB
phaseIdx[6] => phaseIdxReg.DATAB
phaseIdx[7] => phaseIdxReg.DATAB
phaseIdx[8] => phaseIdxReg.DATAB
phaseIdx[9] => phaseIdxReg.DATAB
phaseIdx[10] => phaseIdxReg.DATAB
phaseIdx[11] => phaseIdxReg.DATAB
sine[0] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst
clk => lutoutput_1[0].CLK
clk => lutoutput_1[1].CLK
clk => lutoutput_1[2].CLK
clk => lutoutput_1[3].CLK
clk => lutoutput_1[4].CLK
clk => lutoutput_1[5].CLK
clk => lutoutput_1[6].CLK
clk => lutoutput_1[7].CLK
clk => lutoutput_1[8].CLK
clk => lutoutput_1[9].CLK
clk => lutoutput_1[10].CLK
clk => lutoutput_1[11].CLK
clk => lutout_reg[0].CLK
clk => lutout_reg[1].CLK
clk => lutout_reg[2].CLK
clk => lutout_reg[3].CLK
clk => lutout_reg[4].CLK
clk => lutout_reg[5].CLK
clk => lutout_reg[6].CLK
clk => lutout_reg[7].CLK
clk => lutout_reg[8].CLK
clk => lutout_reg[9].CLK
clk => lutout_reg[10].CLK
clk => lutout_reg[11].CLK
clk => lutaddrInReg[0].CLK
clk => lutaddrInReg[1].CLK
clk => lutaddrInReg[2].CLK
clk => lutaddrInReg[3].CLK
clk => lutaddrInReg[4].CLK
clk => lutaddrInReg[5].CLK
clk => lutaddrInReg[6].CLK
clk => lutaddrInReg[7].CLK
clk => lutaddrInReg[8].CLK
clk => lutaddrInReg[9].CLK
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
reset => lutoutput_1.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutaddrInReg.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutoutput_1.OUTPUTSELECT
enb => lutout_reg[0].ENA
enb => lutout_reg[1].ENA
enb => lutout_reg[2].ENA
enb => lutout_reg[3].ENA
enb => lutout_reg[4].ENA
enb => lutout_reg[5].ENA
enb => lutout_reg[6].ENA
enb => lutout_reg[7].ENA
enb => lutout_reg[8].ENA
enb => lutout_reg[9].ENA
enb => lutout_reg[10].ENA
enb => lutout_reg[11].ENA
lutaddr[0] => lutaddrInReg.DATAB
lutaddr[1] => lutaddrInReg.DATAB
lutaddr[2] => lutaddrInReg.DATAB
lutaddr[3] => lutaddrInReg.DATAB
lutaddr[4] => lutaddrInReg.DATAB
lutaddr[5] => lutaddrInReg.DATAB
lutaddr[6] => lutaddrInReg.DATAB
lutaddr[7] => lutaddrInReg.DATAB
lutaddr[8] => lutaddrInReg.DATAB
lutaddr[9] => lutaddrInReg.DATAB
lutoutput[0] <= lutoutput_1[0].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[1] <= lutoutput_1[1].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[2] <= lutoutput_1[2].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[3] <= lutoutput_1[3].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[4] <= lutoutput_1[4].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[5] <= lutoutput_1[5].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[6] <= lutoutput_1[6].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[7] <= lutoutput_1[7].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[8] <= lutoutput_1[8].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[9] <= lutoutput_1[9].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[10] <= lutoutput_1[10].DB_MAX_OUTPUT_PORT_TYPE
lutoutput[11] <= lutoutput_1[11].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table
in1[0] => prelookup_idx_sat.DATAA
in1[0] => Equal0.IN9
in1[0] => Equal1.IN9
in1[1] => prelookup_idx_sat.DATAA
in1[1] => Equal0.IN8
in1[1] => Equal1.IN8
in1[2] => prelookup_idx_sat.DATAA
in1[2] => Equal0.IN7
in1[2] => Equal1.IN7
in1[3] => prelookup_idx_sat.DATAA
in1[3] => Equal0.IN6
in1[3] => Equal1.IN6
in1[4] => prelookup_idx_sat.DATAA
in1[4] => Equal0.IN5
in1[4] => Equal1.IN5
in1[5] => prelookup_idx_sat.DATAA
in1[5] => Equal0.IN4
in1[5] => Equal1.IN4
in1[6] => prelookup_idx_sat.DATAA
in1[6] => Equal0.IN3
in1[6] => Equal1.IN3
in1[7] => prelookup_idx_sat.DATAA
in1[7] => Equal0.IN2
in1[7] => Equal1.IN2
in1[8] => prelookup_idx_sat.DATAA
in1[8] => Equal0.IN1
in1[8] => Equal1.IN1
in1[9] => prelookup_idx_sat.DATAA
in1[9] => Equal0.IN0
in1[9] => Equal1.IN0
out[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= <GND>


|adcdac_test|busmux:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|adcdac_test|busmux:inst5|lpm_mux:$00000
data[0][0] => mux_rsc:auto_generated.data[0]
data[0][1] => mux_rsc:auto_generated.data[1]
data[0][2] => mux_rsc:auto_generated.data[2]
data[0][3] => mux_rsc:auto_generated.data[3]
data[0][4] => mux_rsc:auto_generated.data[4]
data[0][5] => mux_rsc:auto_generated.data[5]
data[0][6] => mux_rsc:auto_generated.data[6]
data[0][7] => mux_rsc:auto_generated.data[7]
data[0][8] => mux_rsc:auto_generated.data[8]
data[0][9] => mux_rsc:auto_generated.data[9]
data[0][10] => mux_rsc:auto_generated.data[10]
data[0][11] => mux_rsc:auto_generated.data[11]
data[0][12] => mux_rsc:auto_generated.data[12]
data[0][13] => mux_rsc:auto_generated.data[13]
data[0][14] => mux_rsc:auto_generated.data[14]
data[0][15] => mux_rsc:auto_generated.data[15]
data[0][16] => mux_rsc:auto_generated.data[16]
data[0][17] => mux_rsc:auto_generated.data[17]
data[0][18] => mux_rsc:auto_generated.data[18]
data[0][19] => mux_rsc:auto_generated.data[19]
data[0][20] => mux_rsc:auto_generated.data[20]
data[0][21] => mux_rsc:auto_generated.data[21]
data[0][22] => mux_rsc:auto_generated.data[22]
data[0][23] => mux_rsc:auto_generated.data[23]
data[0][24] => mux_rsc:auto_generated.data[24]
data[0][25] => mux_rsc:auto_generated.data[25]
data[0][26] => mux_rsc:auto_generated.data[26]
data[0][27] => mux_rsc:auto_generated.data[27]
data[0][28] => mux_rsc:auto_generated.data[28]
data[0][29] => mux_rsc:auto_generated.data[29]
data[0][30] => mux_rsc:auto_generated.data[30]
data[0][31] => mux_rsc:auto_generated.data[31]
data[1][0] => mux_rsc:auto_generated.data[32]
data[1][1] => mux_rsc:auto_generated.data[33]
data[1][2] => mux_rsc:auto_generated.data[34]
data[1][3] => mux_rsc:auto_generated.data[35]
data[1][4] => mux_rsc:auto_generated.data[36]
data[1][5] => mux_rsc:auto_generated.data[37]
data[1][6] => mux_rsc:auto_generated.data[38]
data[1][7] => mux_rsc:auto_generated.data[39]
data[1][8] => mux_rsc:auto_generated.data[40]
data[1][9] => mux_rsc:auto_generated.data[41]
data[1][10] => mux_rsc:auto_generated.data[42]
data[1][11] => mux_rsc:auto_generated.data[43]
data[1][12] => mux_rsc:auto_generated.data[44]
data[1][13] => mux_rsc:auto_generated.data[45]
data[1][14] => mux_rsc:auto_generated.data[46]
data[1][15] => mux_rsc:auto_generated.data[47]
data[1][16] => mux_rsc:auto_generated.data[48]
data[1][17] => mux_rsc:auto_generated.data[49]
data[1][18] => mux_rsc:auto_generated.data[50]
data[1][19] => mux_rsc:auto_generated.data[51]
data[1][20] => mux_rsc:auto_generated.data[52]
data[1][21] => mux_rsc:auto_generated.data[53]
data[1][22] => mux_rsc:auto_generated.data[54]
data[1][23] => mux_rsc:auto_generated.data[55]
data[1][24] => mux_rsc:auto_generated.data[56]
data[1][25] => mux_rsc:auto_generated.data[57]
data[1][26] => mux_rsc:auto_generated.data[58]
data[1][27] => mux_rsc:auto_generated.data[59]
data[1][28] => mux_rsc:auto_generated.data[60]
data[1][29] => mux_rsc:auto_generated.data[61]
data[1][30] => mux_rsc:auto_generated.data[62]
data[1][31] => mux_rsc:auto_generated.data[63]
sel[0] => mux_rsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rsc:auto_generated.result[0]
result[1] <= mux_rsc:auto_generated.result[1]
result[2] <= mux_rsc:auto_generated.result[2]
result[3] <= mux_rsc:auto_generated.result[3]
result[4] <= mux_rsc:auto_generated.result[4]
result[5] <= mux_rsc:auto_generated.result[5]
result[6] <= mux_rsc:auto_generated.result[6]
result[7] <= mux_rsc:auto_generated.result[7]
result[8] <= mux_rsc:auto_generated.result[8]
result[9] <= mux_rsc:auto_generated.result[9]
result[10] <= mux_rsc:auto_generated.result[10]
result[11] <= mux_rsc:auto_generated.result[11]
result[12] <= mux_rsc:auto_generated.result[12]
result[13] <= mux_rsc:auto_generated.result[13]
result[14] <= mux_rsc:auto_generated.result[14]
result[15] <= mux_rsc:auto_generated.result[15]
result[16] <= mux_rsc:auto_generated.result[16]
result[17] <= mux_rsc:auto_generated.result[17]
result[18] <= mux_rsc:auto_generated.result[18]
result[19] <= mux_rsc:auto_generated.result[19]
result[20] <= mux_rsc:auto_generated.result[20]
result[21] <= mux_rsc:auto_generated.result[21]
result[22] <= mux_rsc:auto_generated.result[22]
result[23] <= mux_rsc:auto_generated.result[23]
result[24] <= mux_rsc:auto_generated.result[24]
result[25] <= mux_rsc:auto_generated.result[25]
result[26] <= mux_rsc:auto_generated.result[26]
result[27] <= mux_rsc:auto_generated.result[27]
result[28] <= mux_rsc:auto_generated.result[28]
result[29] <= mux_rsc:auto_generated.result[29]
result[30] <= mux_rsc:auto_generated.result[30]
result[31] <= mux_rsc:auto_generated.result[31]


|adcdac_test|busmux:inst5|lpm_mux:$00000|mux_rsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|adcdac_test|lpm_constant0:inst8
result[0] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[1] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[2] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[3] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[4] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[5] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[6] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[7] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[8] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[9] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[10] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[11] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[12] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[13] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[14] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[15] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[16] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[17] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[18] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[19] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[20] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[21] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[22] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[23] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[24] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[25] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[26] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[27] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[28] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[29] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[30] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result
result[31] <= lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component.result


|adcdac_test|lpm_constant0:inst8|lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <GND>
result[12] <= <VCC>
result[13] <= <GND>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <VCC>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|adcdac_test|lpm_constant1:inst10
result[0] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[1] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[2] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[3] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[4] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[5] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[6] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[7] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[8] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[9] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[10] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[11] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[12] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[13] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[14] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[15] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[16] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[17] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[18] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[19] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[20] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[21] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[22] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[23] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[24] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[25] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[26] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[27] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[28] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[29] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[30] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result
result[31] <= lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component.result


|adcdac_test|lpm_constant1:inst10|lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|adcdac_test|adc_sample:inst17
adc_clk => adc_buf_wr~reg0.CLK
adc_clk => sample_cnt[0].CLK
adc_clk => sample_cnt[1].CLK
adc_clk => sample_cnt[2].CLK
adc_clk => sample_cnt[3].CLK
adc_clk => sample_cnt[4].CLK
adc_clk => sample_cnt[5].CLK
adc_clk => sample_cnt[6].CLK
adc_clk => sample_cnt[7].CLK
adc_clk => sample_cnt[8].CLK
adc_clk => sample_cnt[9].CLK
adc_clk => wait_cnt[0].CLK
adc_clk => wait_cnt[1].CLK
adc_clk => wait_cnt[2].CLK
adc_clk => wait_cnt[3].CLK
adc_clk => wait_cnt[4].CLK
adc_clk => wait_cnt[5].CLK
adc_clk => wait_cnt[6].CLK
adc_clk => wait_cnt[7].CLK
adc_clk => wait_cnt[8].CLK
adc_clk => wait_cnt[9].CLK
adc_clk => wait_cnt[10].CLK
adc_clk => wait_cnt[11].CLK
adc_clk => wait_cnt[12].CLK
adc_clk => wait_cnt[13].CLK
adc_clk => wait_cnt[14].CLK
adc_clk => wait_cnt[15].CLK
adc_clk => wait_cnt[16].CLK
adc_clk => wait_cnt[17].CLK
adc_clk => wait_cnt[18].CLK
adc_clk => wait_cnt[19].CLK
adc_clk => wait_cnt[20].CLK
adc_clk => wait_cnt[21].CLK
adc_clk => wait_cnt[22].CLK
adc_clk => wait_cnt[23].CLK
adc_clk => wait_cnt[24].CLK
adc_clk => wait_cnt[25].CLK
adc_clk => wait_cnt[26].CLK
adc_clk => wait_cnt[27].CLK
adc_clk => wait_cnt[28].CLK
adc_clk => wait_cnt[29].CLK
adc_clk => wait_cnt[30].CLK
adc_clk => wait_cnt[31].CLK
adc_clk => adc_data_narrow[0].CLK
adc_clk => adc_data_narrow[1].CLK
adc_clk => adc_data_narrow[2].CLK
adc_clk => adc_data_narrow[3].CLK
adc_clk => adc_data_narrow[4].CLK
adc_clk => adc_data_narrow[5].CLK
adc_clk => adc_data_narrow[6].CLK
adc_clk => adc_data_narrow[7].CLK
adc_clk => state~4.DATAIN
rst => adc_buf_wr~reg0.ACLR
rst => sample_cnt[0].ACLR
rst => sample_cnt[1].ACLR
rst => sample_cnt[2].ACLR
rst => sample_cnt[3].ACLR
rst => sample_cnt[4].ACLR
rst => sample_cnt[5].ACLR
rst => sample_cnt[6].ACLR
rst => sample_cnt[7].ACLR
rst => sample_cnt[8].ACLR
rst => sample_cnt[9].ACLR
rst => wait_cnt[0].ACLR
rst => wait_cnt[1].ACLR
rst => wait_cnt[2].ACLR
rst => wait_cnt[3].ACLR
rst => wait_cnt[4].ACLR
rst => wait_cnt[5].ACLR
rst => wait_cnt[6].ACLR
rst => wait_cnt[7].ACLR
rst => wait_cnt[8].ACLR
rst => wait_cnt[9].ACLR
rst => wait_cnt[10].ACLR
rst => wait_cnt[11].ACLR
rst => wait_cnt[12].ACLR
rst => wait_cnt[13].ACLR
rst => wait_cnt[14].ACLR
rst => wait_cnt[15].ACLR
rst => wait_cnt[16].ACLR
rst => wait_cnt[17].ACLR
rst => wait_cnt[18].ACLR
rst => wait_cnt[19].ACLR
rst => wait_cnt[20].ACLR
rst => wait_cnt[21].ACLR
rst => wait_cnt[22].ACLR
rst => wait_cnt[23].ACLR
rst => wait_cnt[24].ACLR
rst => wait_cnt[25].ACLR
rst => wait_cnt[26].ACLR
rst => wait_cnt[27].ACLR
rst => wait_cnt[28].ACLR
rst => wait_cnt[29].ACLR
rst => wait_cnt[30].ACLR
rst => wait_cnt[31].ACLR
rst => adc_data_narrow[0].ACLR
rst => adc_data_narrow[1].ACLR
rst => adc_data_narrow[2].ACLR
rst => adc_data_narrow[3].ACLR
rst => adc_data_narrow[4].ACLR
rst => adc_data_narrow[5].ACLR
rst => adc_data_narrow[6].ACLR
rst => adc_data_narrow[7].ACLR
rst => state~6.DATAIN
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => adc_buf_wr.OUTPUTSELECT
otr_adc => otr_out.DATAIN
adc_data[0] => ~NO_FANOUT~
adc_data[1] => ~NO_FANOUT~
adc_data[2] => adc_data_narrow[0].DATAIN
adc_data[3] => adc_data_narrow[1].DATAIN
adc_data[4] => adc_data_narrow[2].DATAIN
adc_data[5] => adc_data_narrow[3].DATAIN
adc_data[6] => adc_data_narrow[4].DATAIN
adc_data[7] => adc_data_narrow[5].DATAIN
adc_data[8] => adc_data_narrow[6].DATAIN
adc_data[9] => adc_data_narrow[7].DATAIN
adc_buf_wr <= adc_buf_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[0] <= sample_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[1] <= sample_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[2] <= sample_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[3] <= sample_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[4] <= sample_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[5] <= sample_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[6] <= sample_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[7] <= sample_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[8] <= sample_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[9] <= sample_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
otr_out <= otr_adc.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[0] <= adc_data_narrow[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[1] <= adc_data_narrow[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[2] <= adc_data_narrow[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[3] <= adc_data_narrow[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[4] <= adc_data_narrow[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[5] <= adc_data_narrow[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[6] <= adc_data_narrow[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[7] <= adc_data_narrow[7].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|adc_sample:inst18
adc_clk => adc_buf_wr~reg0.CLK
adc_clk => sample_cnt[0].CLK
adc_clk => sample_cnt[1].CLK
adc_clk => sample_cnt[2].CLK
adc_clk => sample_cnt[3].CLK
adc_clk => sample_cnt[4].CLK
adc_clk => sample_cnt[5].CLK
adc_clk => sample_cnt[6].CLK
adc_clk => sample_cnt[7].CLK
adc_clk => sample_cnt[8].CLK
adc_clk => sample_cnt[9].CLK
adc_clk => wait_cnt[0].CLK
adc_clk => wait_cnt[1].CLK
adc_clk => wait_cnt[2].CLK
adc_clk => wait_cnt[3].CLK
adc_clk => wait_cnt[4].CLK
adc_clk => wait_cnt[5].CLK
adc_clk => wait_cnt[6].CLK
adc_clk => wait_cnt[7].CLK
adc_clk => wait_cnt[8].CLK
adc_clk => wait_cnt[9].CLK
adc_clk => wait_cnt[10].CLK
adc_clk => wait_cnt[11].CLK
adc_clk => wait_cnt[12].CLK
adc_clk => wait_cnt[13].CLK
adc_clk => wait_cnt[14].CLK
adc_clk => wait_cnt[15].CLK
adc_clk => wait_cnt[16].CLK
adc_clk => wait_cnt[17].CLK
adc_clk => wait_cnt[18].CLK
adc_clk => wait_cnt[19].CLK
adc_clk => wait_cnt[20].CLK
adc_clk => wait_cnt[21].CLK
adc_clk => wait_cnt[22].CLK
adc_clk => wait_cnt[23].CLK
adc_clk => wait_cnt[24].CLK
adc_clk => wait_cnt[25].CLK
adc_clk => wait_cnt[26].CLK
adc_clk => wait_cnt[27].CLK
adc_clk => wait_cnt[28].CLK
adc_clk => wait_cnt[29].CLK
adc_clk => wait_cnt[30].CLK
adc_clk => wait_cnt[31].CLK
adc_clk => adc_data_narrow[0].CLK
adc_clk => adc_data_narrow[1].CLK
adc_clk => adc_data_narrow[2].CLK
adc_clk => adc_data_narrow[3].CLK
adc_clk => adc_data_narrow[4].CLK
adc_clk => adc_data_narrow[5].CLK
adc_clk => adc_data_narrow[6].CLK
adc_clk => adc_data_narrow[7].CLK
adc_clk => state~4.DATAIN
rst => adc_buf_wr~reg0.ACLR
rst => sample_cnt[0].ACLR
rst => sample_cnt[1].ACLR
rst => sample_cnt[2].ACLR
rst => sample_cnt[3].ACLR
rst => sample_cnt[4].ACLR
rst => sample_cnt[5].ACLR
rst => sample_cnt[6].ACLR
rst => sample_cnt[7].ACLR
rst => sample_cnt[8].ACLR
rst => sample_cnt[9].ACLR
rst => wait_cnt[0].ACLR
rst => wait_cnt[1].ACLR
rst => wait_cnt[2].ACLR
rst => wait_cnt[3].ACLR
rst => wait_cnt[4].ACLR
rst => wait_cnt[5].ACLR
rst => wait_cnt[6].ACLR
rst => wait_cnt[7].ACLR
rst => wait_cnt[8].ACLR
rst => wait_cnt[9].ACLR
rst => wait_cnt[10].ACLR
rst => wait_cnt[11].ACLR
rst => wait_cnt[12].ACLR
rst => wait_cnt[13].ACLR
rst => wait_cnt[14].ACLR
rst => wait_cnt[15].ACLR
rst => wait_cnt[16].ACLR
rst => wait_cnt[17].ACLR
rst => wait_cnt[18].ACLR
rst => wait_cnt[19].ACLR
rst => wait_cnt[20].ACLR
rst => wait_cnt[21].ACLR
rst => wait_cnt[22].ACLR
rst => wait_cnt[23].ACLR
rst => wait_cnt[24].ACLR
rst => wait_cnt[25].ACLR
rst => wait_cnt[26].ACLR
rst => wait_cnt[27].ACLR
rst => wait_cnt[28].ACLR
rst => wait_cnt[29].ACLR
rst => wait_cnt[30].ACLR
rst => wait_cnt[31].ACLR
rst => adc_data_narrow[0].ACLR
rst => adc_data_narrow[1].ACLR
rst => adc_data_narrow[2].ACLR
rst => adc_data_narrow[3].ACLR
rst => adc_data_narrow[4].ACLR
rst => adc_data_narrow[5].ACLR
rst => adc_data_narrow[6].ACLR
rst => adc_data_narrow[7].ACLR
rst => state~6.DATAIN
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => sample_cnt.OUTPUTSELECT
otr_adc => adc_buf_wr.OUTPUTSELECT
otr_adc => otr_out.DATAIN
adc_data[0] => ~NO_FANOUT~
adc_data[1] => ~NO_FANOUT~
adc_data[2] => adc_data_narrow[0].DATAIN
adc_data[3] => adc_data_narrow[1].DATAIN
adc_data[4] => adc_data_narrow[2].DATAIN
adc_data[5] => adc_data_narrow[3].DATAIN
adc_data[6] => adc_data_narrow[4].DATAIN
adc_data[7] => adc_data_narrow[5].DATAIN
adc_data[8] => adc_data_narrow[6].DATAIN
adc_data[9] => adc_data_narrow[7].DATAIN
adc_buf_wr <= adc_buf_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[0] <= sample_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[1] <= sample_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[2] <= sample_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[3] <= sample_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[4] <= sample_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[5] <= sample_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[6] <= sample_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[7] <= sample_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[8] <= sample_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[9] <= sample_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
otr_out <= otr_adc.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[0] <= adc_data_narrow[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[1] <= adc_data_narrow[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[2] <= adc_data_narrow[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[3] <= adc_data_narrow[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[4] <= adc_data_narrow[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[5] <= adc_data_narrow[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[6] <= adc_data_narrow[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[7] <= adc_data_narrow[7].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|DualRam:inst15
clk => clk.IN1
clk_enable => clk_enable.IN1
wr_din[0] => wr_din[0].IN1
wr_din[1] => wr_din[1].IN1
wr_din[2] => wr_din[2].IN1
wr_din[3] => wr_din[3].IN1
wr_din[4] => wr_din[4].IN1
wr_din[5] => wr_din[5].IN1
wr_din[6] => wr_din[6].IN1
wr_din[7] => wr_din[7].IN1
wr_addr[0] => wr_addr[0].IN1
wr_addr[1] => wr_addr[1].IN1
wr_addr[2] => wr_addr[2].IN1
wr_addr[3] => wr_addr[3].IN1
wr_addr[4] => wr_addr[4].IN1
wr_addr[5] => wr_addr[5].IN1
wr_addr[6] => wr_addr[6].IN1
wr_addr[7] => wr_addr[7].IN1
wr_addr[8] => wr_addr[8].IN1
wr_addr[9] => wr_addr[9].IN1
wr_en => wr_en.IN1
rd_addr[0] => rd_addr[0].IN1
rd_addr[1] => rd_addr[1].IN1
rd_addr[2] => rd_addr[2].IN1
rd_addr[3] => rd_addr[3].IN1
rd_addr[4] => rd_addr[4].IN1
rd_addr[5] => rd_addr[5].IN1
rd_addr[6] => rd_addr[6].IN1
rd_addr[7] => rd_addr[7].IN1
rd_addr[8] => rd_addr[8].IN1
rd_addr[9] => rd_addr[9].IN1
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[0] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[1] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[2] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[3] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[4] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[5] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[6] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[7] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
rd_dout[0] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[1] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[2] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[3] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[4] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[5] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[6] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[7] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout


|adcdac_test|DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM
clk => ram.we_a.CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => dout_b[0].CLK
clk => dout_b[1].CLK
clk => dout_b[2].CLK
clk => dout_b[3].CLK
clk => dout_b[4].CLK
clk => dout_b[5].CLK
clk => dout_b[6].CLK
clk => dout_b[7].CLK
clk => dout_a[0].CLK
clk => dout_a[1].CLK
clk => dout_a[2].CLK
clk => dout_a[3].CLK
clk => dout_a[4].CLK
clk => dout_a[5].CLK
clk => dout_a[6].CLK
clk => dout_a[7].CLK
clk => ram.CLK0
enb => ram.OUTPUTSELECT
enb => dout_b[0].ENA
enb => dout_b[1].ENA
enb => dout_b[2].ENA
enb => dout_b[3].ENA
enb => dout_b[4].ENA
enb => dout_b[5].ENA
enb => dout_b[6].ENA
enb => dout_b[7].ENA
enb => dout_a[0].ENA
enb => dout_a[1].ENA
enb => dout_a[2].ENA
enb => dout_a[3].ENA
enb => dout_a[4].ENA
enb => dout_a[5].ENA
enb => dout_a[6].ENA
enb => dout_a[7].ENA
wr_din[0] => dout_a.DATAB
wr_din[0] => ram.data_a[0].DATAIN
wr_din[0] => ram.DATAIN
wr_din[1] => dout_a.DATAB
wr_din[1] => ram.data_a[1].DATAIN
wr_din[1] => ram.DATAIN1
wr_din[2] => dout_a.DATAB
wr_din[2] => ram.data_a[2].DATAIN
wr_din[2] => ram.DATAIN2
wr_din[3] => dout_a.DATAB
wr_din[3] => ram.data_a[3].DATAIN
wr_din[3] => ram.DATAIN3
wr_din[4] => dout_a.DATAB
wr_din[4] => ram.data_a[4].DATAIN
wr_din[4] => ram.DATAIN4
wr_din[5] => dout_a.DATAB
wr_din[5] => ram.data_a[5].DATAIN
wr_din[5] => ram.DATAIN5
wr_din[6] => dout_a.DATAB
wr_din[6] => ram.data_a[6].DATAIN
wr_din[6] => ram.DATAIN6
wr_din[7] => dout_a.DATAB
wr_din[7] => ram.data_a[7].DATAIN
wr_din[7] => ram.DATAIN7
wr_addr[0] => ram.waddr_a[0].DATAIN
wr_addr[0] => ram.WADDR
wr_addr[0] => ram.RADDR
wr_addr[1] => ram.waddr_a[1].DATAIN
wr_addr[1] => ram.WADDR1
wr_addr[1] => ram.RADDR1
wr_addr[2] => ram.waddr_a[2].DATAIN
wr_addr[2] => ram.WADDR2
wr_addr[2] => ram.RADDR2
wr_addr[3] => ram.waddr_a[3].DATAIN
wr_addr[3] => ram.WADDR3
wr_addr[3] => ram.RADDR3
wr_addr[4] => ram.waddr_a[4].DATAIN
wr_addr[4] => ram.WADDR4
wr_addr[4] => ram.RADDR4
wr_addr[5] => ram.waddr_a[5].DATAIN
wr_addr[5] => ram.WADDR5
wr_addr[5] => ram.RADDR5
wr_addr[6] => ram.waddr_a[6].DATAIN
wr_addr[6] => ram.WADDR6
wr_addr[6] => ram.RADDR6
wr_addr[7] => ram.waddr_a[7].DATAIN
wr_addr[7] => ram.WADDR7
wr_addr[7] => ram.RADDR7
wr_addr[8] => ram.waddr_a[8].DATAIN
wr_addr[8] => ram.WADDR8
wr_addr[8] => ram.RADDR8
wr_addr[9] => ram.waddr_a[9].DATAIN
wr_addr[9] => ram.WADDR9
wr_addr[9] => ram.RADDR9
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => ram.DATAB
rd_addr[0] => ram.PORTBRADDR
rd_addr[1] => ram.PORTBRADDR1
rd_addr[2] => ram.PORTBRADDR2
rd_addr[3] => ram.PORTBRADDR3
rd_addr[4] => ram.PORTBRADDR4
rd_addr[5] => ram.PORTBRADDR5
rd_addr[6] => ram.PORTBRADDR6
rd_addr[7] => ram.PORTBRADDR7
rd_addr[8] => ram.PORTBRADDR8
rd_addr[9] => ram.PORTBRADDR9
wr_dout[0] <= dout_a[0].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[1] <= dout_a[1].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[2] <= dout_a[2].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[3] <= dout_a[3].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[4] <= dout_a[4].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[5] <= dout_a[5].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[6] <= dout_a[6].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[7] <= dout_a[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[0] <= dout_b[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= dout_b[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= dout_b[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= dout_b[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= dout_b[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= dout_b[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= dout_b[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= dout_b[7].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|busmux:inst27
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]


|adcdac_test|busmux:inst27|lpm_mux:$00000
data[0][0] => mux_nsc:auto_generated.data[0]
data[0][1] => mux_nsc:auto_generated.data[1]
data[0][2] => mux_nsc:auto_generated.data[2]
data[0][3] => mux_nsc:auto_generated.data[3]
data[0][4] => mux_nsc:auto_generated.data[4]
data[0][5] => mux_nsc:auto_generated.data[5]
data[0][6] => mux_nsc:auto_generated.data[6]
data[0][7] => mux_nsc:auto_generated.data[7]
data[0][8] => mux_nsc:auto_generated.data[8]
data[0][9] => mux_nsc:auto_generated.data[9]
data[1][0] => mux_nsc:auto_generated.data[10]
data[1][1] => mux_nsc:auto_generated.data[11]
data[1][2] => mux_nsc:auto_generated.data[12]
data[1][3] => mux_nsc:auto_generated.data[13]
data[1][4] => mux_nsc:auto_generated.data[14]
data[1][5] => mux_nsc:auto_generated.data[15]
data[1][6] => mux_nsc:auto_generated.data[16]
data[1][7] => mux_nsc:auto_generated.data[17]
data[1][8] => mux_nsc:auto_generated.data[18]
data[1][9] => mux_nsc:auto_generated.data[19]
sel[0] => mux_nsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nsc:auto_generated.result[0]
result[1] <= mux_nsc:auto_generated.result[1]
result[2] <= mux_nsc:auto_generated.result[2]
result[3] <= mux_nsc:auto_generated.result[3]
result[4] <= mux_nsc:auto_generated.result[4]
result[5] <= mux_nsc:auto_generated.result[5]
result[6] <= mux_nsc:auto_generated.result[6]
result[7] <= mux_nsc:auto_generated.result[7]
result[8] <= mux_nsc:auto_generated.result[8]
result[9] <= mux_nsc:auto_generated.result[9]


|adcdac_test|busmux:inst27|lpm_mux:$00000|mux_nsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[0].IN1
data[11] => result_node[1].IN1
data[12] => result_node[2].IN1
data[13] => result_node[3].IN1
data[14] => result_node[4].IN1
data[15] => result_node[5].IN1
data[16] => result_node[6].IN1
data[17] => result_node[7].IN1
data[18] => result_node[8].IN1
data[19] => result_node[9].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|adcdac_test|Cnt_sin2cos:inst19
clk => HDL_Counter1_out[0].CLK
clk => HDL_Counter1_out[1].CLK
clk => HDL_Counter1_out[2].CLK
clk => HDL_Counter1_out[3].CLK
clk => HDL_Counter1_out[4].CLK
clk => HDL_Counter1_out[5].CLK
clk => HDL_Counter1_out[6].CLK
clk => HDL_Counter1_out[7].CLK
clk => HDL_Counter1_out[8].CLK
clk => HDL_Counter1_out[9].CLK
clk => HDL_Counter1_ctrl_delay_out.CLK
clk => HDL_Counter_out[0].CLK
clk => HDL_Counter_out[1].CLK
clk => HDL_Counter_out[2].CLK
clk => HDL_Counter_out[3].CLK
clk => HDL_Counter_out[4].CLK
clk => HDL_Counter_out[5].CLK
clk => HDL_Counter_out[6].CLK
clk => HDL_Counter_out[7].CLK
clk => HDL_Counter_out[8].CLK
clk => HDL_Counter_out[9].CLK
clk => HDL_Counter_ctrl_delay_out.CLK
reset => HDL_Counter_ctrl_delay_out.OUTPUTSELECT
reset => HDL_Counter1_ctrl_delay_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_ctrl_delay_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter1_ctrl_delay_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => ce_out.DATAIN
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[0] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[1] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[2] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[3] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[4] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[5] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[6] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[7] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[8] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[9] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[0] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[1] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[2] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[3] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[4] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[5] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[6] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[7] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[8] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[9] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Cnt_sin2cos_L:inst25
clk => HDL_Counter1_out[0].CLK
clk => HDL_Counter1_out[1].CLK
clk => HDL_Counter1_out[2].CLK
clk => HDL_Counter1_out[3].CLK
clk => HDL_Counter1_out[4].CLK
clk => HDL_Counter1_out[5].CLK
clk => HDL_Counter1_out[6].CLK
clk => HDL_Counter1_out[7].CLK
clk => HDL_Counter1_out[8].CLK
clk => HDL_Counter1_out[9].CLK
clk => HDL_Counter1_ctrl_delay_out.CLK
clk => HDL_Counter_out[0].CLK
clk => HDL_Counter_out[1].CLK
clk => HDL_Counter_out[2].CLK
clk => HDL_Counter_out[3].CLK
clk => HDL_Counter_out[4].CLK
clk => HDL_Counter_out[5].CLK
clk => HDL_Counter_out[6].CLK
clk => HDL_Counter_out[7].CLK
clk => HDL_Counter_out[8].CLK
clk => HDL_Counter_out[9].CLK
clk => HDL_Counter_ctrl_delay_out.CLK
reset => HDL_Counter_ctrl_delay_out.OUTPUTSELECT
reset => HDL_Counter1_ctrl_delay_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter1_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
reset => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_ctrl_delay_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter_out.OUTPUTSELECT
clk_enable => HDL_Counter1_ctrl_delay_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => HDL_Counter1_out.OUTPUTSELECT
clk_enable => ce_out.DATAIN
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[0] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[1] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[2] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[3] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[4] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[5] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[6] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[7] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[8] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOutPhaseShift[9] <= HDL_Counter_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[0] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[1] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[2] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[3] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[4] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[5] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[6] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[7] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[8] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE
CntOut[9] <= HDL_Counter1_out1.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|DualRam:inst16
clk => clk.IN1
clk_enable => clk_enable.IN1
wr_din[0] => wr_din[0].IN1
wr_din[1] => wr_din[1].IN1
wr_din[2] => wr_din[2].IN1
wr_din[3] => wr_din[3].IN1
wr_din[4] => wr_din[4].IN1
wr_din[5] => wr_din[5].IN1
wr_din[6] => wr_din[6].IN1
wr_din[7] => wr_din[7].IN1
wr_addr[0] => wr_addr[0].IN1
wr_addr[1] => wr_addr[1].IN1
wr_addr[2] => wr_addr[2].IN1
wr_addr[3] => wr_addr[3].IN1
wr_addr[4] => wr_addr[4].IN1
wr_addr[5] => wr_addr[5].IN1
wr_addr[6] => wr_addr[6].IN1
wr_addr[7] => wr_addr[7].IN1
wr_addr[8] => wr_addr[8].IN1
wr_addr[9] => wr_addr[9].IN1
wr_en => wr_en.IN1
rd_addr[0] => rd_addr[0].IN1
rd_addr[1] => rd_addr[1].IN1
rd_addr[2] => rd_addr[2].IN1
rd_addr[3] => rd_addr[3].IN1
rd_addr[4] => rd_addr[4].IN1
rd_addr[5] => rd_addr[5].IN1
rd_addr[6] => rd_addr[6].IN1
rd_addr[7] => rd_addr[7].IN1
rd_addr[8] => rd_addr[8].IN1
rd_addr[9] => rd_addr[9].IN1
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[0] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[1] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[2] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[3] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[4] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[5] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[6] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[7] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
rd_dout[0] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[1] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[2] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[3] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[4] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[5] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[6] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[7] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout


|adcdac_test|DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM
clk => ram.we_a.CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => dout_b[0].CLK
clk => dout_b[1].CLK
clk => dout_b[2].CLK
clk => dout_b[3].CLK
clk => dout_b[4].CLK
clk => dout_b[5].CLK
clk => dout_b[6].CLK
clk => dout_b[7].CLK
clk => dout_a[0].CLK
clk => dout_a[1].CLK
clk => dout_a[2].CLK
clk => dout_a[3].CLK
clk => dout_a[4].CLK
clk => dout_a[5].CLK
clk => dout_a[6].CLK
clk => dout_a[7].CLK
clk => ram.CLK0
enb => ram.OUTPUTSELECT
enb => dout_b[0].ENA
enb => dout_b[1].ENA
enb => dout_b[2].ENA
enb => dout_b[3].ENA
enb => dout_b[4].ENA
enb => dout_b[5].ENA
enb => dout_b[6].ENA
enb => dout_b[7].ENA
enb => dout_a[0].ENA
enb => dout_a[1].ENA
enb => dout_a[2].ENA
enb => dout_a[3].ENA
enb => dout_a[4].ENA
enb => dout_a[5].ENA
enb => dout_a[6].ENA
enb => dout_a[7].ENA
wr_din[0] => dout_a.DATAB
wr_din[0] => ram.data_a[0].DATAIN
wr_din[0] => ram.DATAIN
wr_din[1] => dout_a.DATAB
wr_din[1] => ram.data_a[1].DATAIN
wr_din[1] => ram.DATAIN1
wr_din[2] => dout_a.DATAB
wr_din[2] => ram.data_a[2].DATAIN
wr_din[2] => ram.DATAIN2
wr_din[3] => dout_a.DATAB
wr_din[3] => ram.data_a[3].DATAIN
wr_din[3] => ram.DATAIN3
wr_din[4] => dout_a.DATAB
wr_din[4] => ram.data_a[4].DATAIN
wr_din[4] => ram.DATAIN4
wr_din[5] => dout_a.DATAB
wr_din[5] => ram.data_a[5].DATAIN
wr_din[5] => ram.DATAIN5
wr_din[6] => dout_a.DATAB
wr_din[6] => ram.data_a[6].DATAIN
wr_din[6] => ram.DATAIN6
wr_din[7] => dout_a.DATAB
wr_din[7] => ram.data_a[7].DATAIN
wr_din[7] => ram.DATAIN7
wr_addr[0] => ram.waddr_a[0].DATAIN
wr_addr[0] => ram.WADDR
wr_addr[0] => ram.RADDR
wr_addr[1] => ram.waddr_a[1].DATAIN
wr_addr[1] => ram.WADDR1
wr_addr[1] => ram.RADDR1
wr_addr[2] => ram.waddr_a[2].DATAIN
wr_addr[2] => ram.WADDR2
wr_addr[2] => ram.RADDR2
wr_addr[3] => ram.waddr_a[3].DATAIN
wr_addr[3] => ram.WADDR3
wr_addr[3] => ram.RADDR3
wr_addr[4] => ram.waddr_a[4].DATAIN
wr_addr[4] => ram.WADDR4
wr_addr[4] => ram.RADDR4
wr_addr[5] => ram.waddr_a[5].DATAIN
wr_addr[5] => ram.WADDR5
wr_addr[5] => ram.RADDR5
wr_addr[6] => ram.waddr_a[6].DATAIN
wr_addr[6] => ram.WADDR6
wr_addr[6] => ram.RADDR6
wr_addr[7] => ram.waddr_a[7].DATAIN
wr_addr[7] => ram.WADDR7
wr_addr[7] => ram.RADDR7
wr_addr[8] => ram.waddr_a[8].DATAIN
wr_addr[8] => ram.WADDR8
wr_addr[8] => ram.RADDR8
wr_addr[9] => ram.waddr_a[9].DATAIN
wr_addr[9] => ram.WADDR9
wr_addr[9] => ram.RADDR9
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => ram.DATAB
rd_addr[0] => ram.PORTBRADDR
rd_addr[1] => ram.PORTBRADDR1
rd_addr[2] => ram.PORTBRADDR2
rd_addr[3] => ram.PORTBRADDR3
rd_addr[4] => ram.PORTBRADDR4
rd_addr[5] => ram.PORTBRADDR5
rd_addr[6] => ram.PORTBRADDR6
rd_addr[7] => ram.PORTBRADDR7
rd_addr[8] => ram.PORTBRADDR8
rd_addr[9] => ram.PORTBRADDR9
wr_dout[0] <= dout_a[0].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[1] <= dout_a[1].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[2] <= dout_a[2].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[3] <= dout_a[3].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[4] <= dout_a[4].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[5] <= dout_a[5].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[6] <= dout_a[6].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[7] <= dout_a[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[0] <= dout_b[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= dout_b[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= dout_b[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= dout_b[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= dout_b[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= dout_b[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= dout_b[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= dout_b[7].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|busmux:inst26
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]


|adcdac_test|busmux:inst26|lpm_mux:$00000
data[0][0] => mux_nsc:auto_generated.data[0]
data[0][1] => mux_nsc:auto_generated.data[1]
data[0][2] => mux_nsc:auto_generated.data[2]
data[0][3] => mux_nsc:auto_generated.data[3]
data[0][4] => mux_nsc:auto_generated.data[4]
data[0][5] => mux_nsc:auto_generated.data[5]
data[0][6] => mux_nsc:auto_generated.data[6]
data[0][7] => mux_nsc:auto_generated.data[7]
data[0][8] => mux_nsc:auto_generated.data[8]
data[0][9] => mux_nsc:auto_generated.data[9]
data[1][0] => mux_nsc:auto_generated.data[10]
data[1][1] => mux_nsc:auto_generated.data[11]
data[1][2] => mux_nsc:auto_generated.data[12]
data[1][3] => mux_nsc:auto_generated.data[13]
data[1][4] => mux_nsc:auto_generated.data[14]
data[1][5] => mux_nsc:auto_generated.data[15]
data[1][6] => mux_nsc:auto_generated.data[16]
data[1][7] => mux_nsc:auto_generated.data[17]
data[1][8] => mux_nsc:auto_generated.data[18]
data[1][9] => mux_nsc:auto_generated.data[19]
sel[0] => mux_nsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nsc:auto_generated.result[0]
result[1] <= mux_nsc:auto_generated.result[1]
result[2] <= mux_nsc:auto_generated.result[2]
result[3] <= mux_nsc:auto_generated.result[3]
result[4] <= mux_nsc:auto_generated.result[4]
result[5] <= mux_nsc:auto_generated.result[5]
result[6] <= mux_nsc:auto_generated.result[6]
result[7] <= mux_nsc:auto_generated.result[7]
result[8] <= mux_nsc:auto_generated.result[8]
result[9] <= mux_nsc:auto_generated.result[9]


|adcdac_test|busmux:inst26|lpm_mux:$00000|mux_nsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[0].IN1
data[11] => result_node[1].IN1
data[12] => result_node[2].IN1
data[13] => result_node[3].IN1
data[14] => result_node[4].IN1
data[15] => result_node[5].IN1
data[16] => result_node[6].IN1
data[17] => result_node[7].IN1
data[18] => result_node[8].IN1
data[19] => result_node[9].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|adcdac_test|DualRam:inst21
clk => clk.IN1
clk_enable => clk_enable.IN1
wr_din[0] => wr_din[0].IN1
wr_din[1] => wr_din[1].IN1
wr_din[2] => wr_din[2].IN1
wr_din[3] => wr_din[3].IN1
wr_din[4] => wr_din[4].IN1
wr_din[5] => wr_din[5].IN1
wr_din[6] => wr_din[6].IN1
wr_din[7] => wr_din[7].IN1
wr_addr[0] => wr_addr[0].IN1
wr_addr[1] => wr_addr[1].IN1
wr_addr[2] => wr_addr[2].IN1
wr_addr[3] => wr_addr[3].IN1
wr_addr[4] => wr_addr[4].IN1
wr_addr[5] => wr_addr[5].IN1
wr_addr[6] => wr_addr[6].IN1
wr_addr[7] => wr_addr[7].IN1
wr_addr[8] => wr_addr[8].IN1
wr_addr[9] => wr_addr[9].IN1
wr_en => wr_en.IN1
rd_addr[0] => rd_addr[0].IN1
rd_addr[1] => rd_addr[1].IN1
rd_addr[2] => rd_addr[2].IN1
rd_addr[3] => rd_addr[3].IN1
rd_addr[4] => rd_addr[4].IN1
rd_addr[5] => rd_addr[5].IN1
rd_addr[6] => rd_addr[6].IN1
rd_addr[7] => rd_addr[7].IN1
rd_addr[8] => rd_addr[8].IN1
rd_addr[9] => rd_addr[9].IN1
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[0] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[1] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[2] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[3] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[4] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[5] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[6] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
wr_dout[7] <= DualPortRAM_generic:u_Dual_Port_RAM.wr_dout
rd_dout[0] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[1] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[2] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[3] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[4] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[5] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[6] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout
rd_dout[7] <= DualPortRAM_generic:u_Dual_Port_RAM.rd_dout


|adcdac_test|DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM
clk => ram.we_a.CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => dout_b[0].CLK
clk => dout_b[1].CLK
clk => dout_b[2].CLK
clk => dout_b[3].CLK
clk => dout_b[4].CLK
clk => dout_b[5].CLK
clk => dout_b[6].CLK
clk => dout_b[7].CLK
clk => dout_a[0].CLK
clk => dout_a[1].CLK
clk => dout_a[2].CLK
clk => dout_a[3].CLK
clk => dout_a[4].CLK
clk => dout_a[5].CLK
clk => dout_a[6].CLK
clk => dout_a[7].CLK
clk => ram.CLK0
enb => ram.OUTPUTSELECT
enb => dout_b[0].ENA
enb => dout_b[1].ENA
enb => dout_b[2].ENA
enb => dout_b[3].ENA
enb => dout_b[4].ENA
enb => dout_b[5].ENA
enb => dout_b[6].ENA
enb => dout_b[7].ENA
enb => dout_a[0].ENA
enb => dout_a[1].ENA
enb => dout_a[2].ENA
enb => dout_a[3].ENA
enb => dout_a[4].ENA
enb => dout_a[5].ENA
enb => dout_a[6].ENA
enb => dout_a[7].ENA
wr_din[0] => dout_a.DATAB
wr_din[0] => ram.data_a[0].DATAIN
wr_din[0] => ram.DATAIN
wr_din[1] => dout_a.DATAB
wr_din[1] => ram.data_a[1].DATAIN
wr_din[1] => ram.DATAIN1
wr_din[2] => dout_a.DATAB
wr_din[2] => ram.data_a[2].DATAIN
wr_din[2] => ram.DATAIN2
wr_din[3] => dout_a.DATAB
wr_din[3] => ram.data_a[3].DATAIN
wr_din[3] => ram.DATAIN3
wr_din[4] => dout_a.DATAB
wr_din[4] => ram.data_a[4].DATAIN
wr_din[4] => ram.DATAIN4
wr_din[5] => dout_a.DATAB
wr_din[5] => ram.data_a[5].DATAIN
wr_din[5] => ram.DATAIN5
wr_din[6] => dout_a.DATAB
wr_din[6] => ram.data_a[6].DATAIN
wr_din[6] => ram.DATAIN6
wr_din[7] => dout_a.DATAB
wr_din[7] => ram.data_a[7].DATAIN
wr_din[7] => ram.DATAIN7
wr_addr[0] => ram.waddr_a[0].DATAIN
wr_addr[0] => ram.WADDR
wr_addr[0] => ram.RADDR
wr_addr[1] => ram.waddr_a[1].DATAIN
wr_addr[1] => ram.WADDR1
wr_addr[1] => ram.RADDR1
wr_addr[2] => ram.waddr_a[2].DATAIN
wr_addr[2] => ram.WADDR2
wr_addr[2] => ram.RADDR2
wr_addr[3] => ram.waddr_a[3].DATAIN
wr_addr[3] => ram.WADDR3
wr_addr[3] => ram.RADDR3
wr_addr[4] => ram.waddr_a[4].DATAIN
wr_addr[4] => ram.WADDR4
wr_addr[4] => ram.RADDR4
wr_addr[5] => ram.waddr_a[5].DATAIN
wr_addr[5] => ram.WADDR5
wr_addr[5] => ram.RADDR5
wr_addr[6] => ram.waddr_a[6].DATAIN
wr_addr[6] => ram.WADDR6
wr_addr[6] => ram.RADDR6
wr_addr[7] => ram.waddr_a[7].DATAIN
wr_addr[7] => ram.WADDR7
wr_addr[7] => ram.RADDR7
wr_addr[8] => ram.waddr_a[8].DATAIN
wr_addr[8] => ram.WADDR8
wr_addr[8] => ram.RADDR8
wr_addr[9] => ram.waddr_a[9].DATAIN
wr_addr[9] => ram.WADDR9
wr_addr[9] => ram.RADDR9
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => ram.DATAB
rd_addr[0] => ram.PORTBRADDR
rd_addr[1] => ram.PORTBRADDR1
rd_addr[2] => ram.PORTBRADDR2
rd_addr[3] => ram.PORTBRADDR3
rd_addr[4] => ram.PORTBRADDR4
rd_addr[5] => ram.PORTBRADDR5
rd_addr[6] => ram.PORTBRADDR6
rd_addr[7] => ram.PORTBRADDR7
rd_addr[8] => ram.PORTBRADDR8
rd_addr[9] => ram.PORTBRADDR9
wr_dout[0] <= dout_a[0].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[1] <= dout_a[1].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[2] <= dout_a[2].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[3] <= dout_a[3].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[4] <= dout_a[4].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[5] <= dout_a[5].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[6] <= dout_a[6].DB_MAX_OUTPUT_PORT_TYPE
wr_dout[7] <= dout_a[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[0] <= dout_b[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= dout_b[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= dout_b[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= dout_b[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= dout_b[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= dout_b[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= dout_b[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= dout_b[7].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|mul:inst22
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|adcdac_test|mul:inst22|lpm_mult:lpm_mult_component
dataa[0] => mult_p3p:auto_generated.dataa[0]
dataa[1] => mult_p3p:auto_generated.dataa[1]
dataa[2] => mult_p3p:auto_generated.dataa[2]
dataa[3] => mult_p3p:auto_generated.dataa[3]
dataa[4] => mult_p3p:auto_generated.dataa[4]
dataa[5] => mult_p3p:auto_generated.dataa[5]
dataa[6] => mult_p3p:auto_generated.dataa[6]
dataa[7] => mult_p3p:auto_generated.dataa[7]
datab[0] => mult_p3p:auto_generated.datab[0]
datab[1] => mult_p3p:auto_generated.datab[1]
datab[2] => mult_p3p:auto_generated.datab[2]
datab[3] => mult_p3p:auto_generated.datab[3]
datab[4] => mult_p3p:auto_generated.datab[4]
datab[5] => mult_p3p:auto_generated.datab[5]
datab[6] => mult_p3p:auto_generated.datab[6]
datab[7] => mult_p3p:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_p3p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_p3p:auto_generated.result[0]
result[1] <= mult_p3p:auto_generated.result[1]
result[2] <= mult_p3p:auto_generated.result[2]
result[3] <= mult_p3p:auto_generated.result[3]
result[4] <= mult_p3p:auto_generated.result[4]
result[5] <= mult_p3p:auto_generated.result[5]
result[6] <= mult_p3p:auto_generated.result[6]
result[7] <= mult_p3p:auto_generated.result[7]
result[8] <= mult_p3p:auto_generated.result[8]
result[9] <= mult_p3p:auto_generated.result[9]
result[10] <= mult_p3p:auto_generated.result[10]
result[11] <= mult_p3p:auto_generated.result[11]
result[12] <= mult_p3p:auto_generated.result[12]
result[13] <= mult_p3p:auto_generated.result[13]
result[14] <= mult_p3p:auto_generated.result[14]
result[15] <= mult_p3p:auto_generated.result[15]


|adcdac_test|mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated
clock => mac_mult1.CLK
clock => mac_out2.CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clock => dffe4a[15].CLK
clock => dffe4a[14].CLK
clock => dffe4a[13].CLK
clock => dffe4a[12].CLK
clock => dffe4a[11].CLK
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clock => dffe5a[15].CLK
clock => dffe5a[14].CLK
clock => dffe5a[13].CLK
clock => dffe5a[12].CLK
clock => dffe5a[11].CLK
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clock => dffe6a[15].CLK
clock => dffe6a[14].CLK
clock => dffe6a[13].CLK
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[15].CLK
clock => dffe7a[14].CLK
clock => dffe7a[13].CLK
clock => dffe7a[12].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[15].CLK
clock => dffe8a[14].CLK
clock => dffe8a[13].CLK
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[15].CLK
clock => dffe9a[14].CLK
clock => dffe9a[13].CLK
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe9a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe9a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe9a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe9a[15].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|unsigned2signed:inst3
clk => dataTemp[0].CLK
clk => dataTemp[1].CLK
clk => dataTemp[2].CLK
clk => dataTemp[3].CLK
clk => dataTemp[4].CLK
clk => dataTemp[5].CLK
clk => dataTemp[6].CLK
clk => dataTemp[7].CLK
clk => signedDataOut[0]~reg0.CLK
clk => signedDataOut[1]~reg0.CLK
clk => signedDataOut[2]~reg0.CLK
clk => signedDataOut[3]~reg0.CLK
clk => signedDataOut[4]~reg0.CLK
clk => signedDataOut[5]~reg0.CLK
clk => signedDataOut[6]~reg0.CLK
clk => signedDataOut[7]~reg0.CLK
rst_n => signedDataOut[0]~reg0.ACLR
rst_n => signedDataOut[1]~reg0.ACLR
rst_n => signedDataOut[2]~reg0.ACLR
rst_n => signedDataOut[3]~reg0.ACLR
rst_n => signedDataOut[4]~reg0.ACLR
rst_n => signedDataOut[5]~reg0.ACLR
rst_n => signedDataOut[6]~reg0.ACLR
rst_n => signedDataOut[7]~reg0.ACLR
rst_n => dataTemp[0].ENA
rst_n => dataTemp[7].ENA
rst_n => dataTemp[6].ENA
rst_n => dataTemp[5].ENA
rst_n => dataTemp[4].ENA
rst_n => dataTemp[3].ENA
rst_n => dataTemp[2].ENA
rst_n => dataTemp[1].ENA
unsignedDataIn[0] => dataTemp[0].DATAIN
unsignedDataIn[1] => dataTemp[1].DATAIN
unsignedDataIn[2] => dataTemp[2].DATAIN
unsignedDataIn[3] => dataTemp[3].DATAIN
unsignedDataIn[4] => dataTemp[4].DATAIN
unsignedDataIn[5] => dataTemp[5].DATAIN
unsignedDataIn[6] => dataTemp[6].DATAIN
unsignedDataIn[7] => dataTemp[7].DATAIN
signedDataOut[0] <= signedDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[1] <= signedDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[2] <= signedDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[3] <= signedDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[4] <= signedDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[5] <= signedDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[6] <= signedDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[7] <= signedDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|unsigned2signed:inst7
clk => dataTemp[0].CLK
clk => dataTemp[1].CLK
clk => dataTemp[2].CLK
clk => dataTemp[3].CLK
clk => dataTemp[4].CLK
clk => dataTemp[5].CLK
clk => dataTemp[6].CLK
clk => dataTemp[7].CLK
clk => signedDataOut[0]~reg0.CLK
clk => signedDataOut[1]~reg0.CLK
clk => signedDataOut[2]~reg0.CLK
clk => signedDataOut[3]~reg0.CLK
clk => signedDataOut[4]~reg0.CLK
clk => signedDataOut[5]~reg0.CLK
clk => signedDataOut[6]~reg0.CLK
clk => signedDataOut[7]~reg0.CLK
rst_n => signedDataOut[0]~reg0.ACLR
rst_n => signedDataOut[1]~reg0.ACLR
rst_n => signedDataOut[2]~reg0.ACLR
rst_n => signedDataOut[3]~reg0.ACLR
rst_n => signedDataOut[4]~reg0.ACLR
rst_n => signedDataOut[5]~reg0.ACLR
rst_n => signedDataOut[6]~reg0.ACLR
rst_n => signedDataOut[7]~reg0.ACLR
rst_n => dataTemp[0].ENA
rst_n => dataTemp[7].ENA
rst_n => dataTemp[6].ENA
rst_n => dataTemp[5].ENA
rst_n => dataTemp[4].ENA
rst_n => dataTemp[3].ENA
rst_n => dataTemp[2].ENA
rst_n => dataTemp[1].ENA
unsignedDataIn[0] => dataTemp[0].DATAIN
unsignedDataIn[1] => dataTemp[1].DATAIN
unsignedDataIn[2] => dataTemp[2].DATAIN
unsignedDataIn[3] => dataTemp[3].DATAIN
unsignedDataIn[4] => dataTemp[4].DATAIN
unsignedDataIn[5] => dataTemp[5].DATAIN
unsignedDataIn[6] => dataTemp[6].DATAIN
unsignedDataIn[7] => dataTemp[7].DATAIN
signedDataOut[0] <= signedDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[1] <= signedDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[2] <= signedDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[3] <= signedDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[4] <= signedDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[5] <= signedDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[6] <= signedDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[7] <= signedDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|mul:inst23
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|adcdac_test|mul:inst23|lpm_mult:lpm_mult_component
dataa[0] => mult_p3p:auto_generated.dataa[0]
dataa[1] => mult_p3p:auto_generated.dataa[1]
dataa[2] => mult_p3p:auto_generated.dataa[2]
dataa[3] => mult_p3p:auto_generated.dataa[3]
dataa[4] => mult_p3p:auto_generated.dataa[4]
dataa[5] => mult_p3p:auto_generated.dataa[5]
dataa[6] => mult_p3p:auto_generated.dataa[6]
dataa[7] => mult_p3p:auto_generated.dataa[7]
datab[0] => mult_p3p:auto_generated.datab[0]
datab[1] => mult_p3p:auto_generated.datab[1]
datab[2] => mult_p3p:auto_generated.datab[2]
datab[3] => mult_p3p:auto_generated.datab[3]
datab[4] => mult_p3p:auto_generated.datab[4]
datab[5] => mult_p3p:auto_generated.datab[5]
datab[6] => mult_p3p:auto_generated.datab[6]
datab[7] => mult_p3p:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_p3p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_p3p:auto_generated.result[0]
result[1] <= mult_p3p:auto_generated.result[1]
result[2] <= mult_p3p:auto_generated.result[2]
result[3] <= mult_p3p:auto_generated.result[3]
result[4] <= mult_p3p:auto_generated.result[4]
result[5] <= mult_p3p:auto_generated.result[5]
result[6] <= mult_p3p:auto_generated.result[6]
result[7] <= mult_p3p:auto_generated.result[7]
result[8] <= mult_p3p:auto_generated.result[8]
result[9] <= mult_p3p:auto_generated.result[9]
result[10] <= mult_p3p:auto_generated.result[10]
result[11] <= mult_p3p:auto_generated.result[11]
result[12] <= mult_p3p:auto_generated.result[12]
result[13] <= mult_p3p:auto_generated.result[13]
result[14] <= mult_p3p:auto_generated.result[14]
result[15] <= mult_p3p:auto_generated.result[15]


|adcdac_test|mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated
clock => mac_mult1.CLK
clock => mac_out2.CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clock => dffe4a[15].CLK
clock => dffe4a[14].CLK
clock => dffe4a[13].CLK
clock => dffe4a[12].CLK
clock => dffe4a[11].CLK
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clock => dffe5a[15].CLK
clock => dffe5a[14].CLK
clock => dffe5a[13].CLK
clock => dffe5a[12].CLK
clock => dffe5a[11].CLK
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clock => dffe6a[15].CLK
clock => dffe6a[14].CLK
clock => dffe6a[13].CLK
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[15].CLK
clock => dffe7a[14].CLK
clock => dffe7a[13].CLK
clock => dffe7a[12].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[15].CLK
clock => dffe8a[14].CLK
clock => dffe8a[13].CLK
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[15].CLK
clock => dffe9a[14].CLK
clock => dffe9a[13].CLK
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe9a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe9a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe9a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe9a[15].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|unsigned2signed:inst6
clk => dataTemp[0].CLK
clk => dataTemp[1].CLK
clk => dataTemp[2].CLK
clk => dataTemp[3].CLK
clk => dataTemp[4].CLK
clk => dataTemp[5].CLK
clk => dataTemp[6].CLK
clk => dataTemp[7].CLK
clk => signedDataOut[0]~reg0.CLK
clk => signedDataOut[1]~reg0.CLK
clk => signedDataOut[2]~reg0.CLK
clk => signedDataOut[3]~reg0.CLK
clk => signedDataOut[4]~reg0.CLK
clk => signedDataOut[5]~reg0.CLK
clk => signedDataOut[6]~reg0.CLK
clk => signedDataOut[7]~reg0.CLK
rst_n => signedDataOut[0]~reg0.ACLR
rst_n => signedDataOut[1]~reg0.ACLR
rst_n => signedDataOut[2]~reg0.ACLR
rst_n => signedDataOut[3]~reg0.ACLR
rst_n => signedDataOut[4]~reg0.ACLR
rst_n => signedDataOut[5]~reg0.ACLR
rst_n => signedDataOut[6]~reg0.ACLR
rst_n => signedDataOut[7]~reg0.ACLR
rst_n => dataTemp[0].ENA
rst_n => dataTemp[7].ENA
rst_n => dataTemp[6].ENA
rst_n => dataTemp[5].ENA
rst_n => dataTemp[4].ENA
rst_n => dataTemp[3].ENA
rst_n => dataTemp[2].ENA
rst_n => dataTemp[1].ENA
unsignedDataIn[0] => dataTemp[0].DATAIN
unsignedDataIn[1] => dataTemp[1].DATAIN
unsignedDataIn[2] => dataTemp[2].DATAIN
unsignedDataIn[3] => dataTemp[3].DATAIN
unsignedDataIn[4] => dataTemp[4].DATAIN
unsignedDataIn[5] => dataTemp[5].DATAIN
unsignedDataIn[6] => dataTemp[6].DATAIN
unsignedDataIn[7] => dataTemp[7].DATAIN
signedDataOut[0] <= signedDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[1] <= signedDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[2] <= signedDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[3] <= signedDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[4] <= signedDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[5] <= signedDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[6] <= signedDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signedDataOut[7] <= signedDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|mul:inst24
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|adcdac_test|mul:inst24|lpm_mult:lpm_mult_component
dataa[0] => mult_p3p:auto_generated.dataa[0]
dataa[1] => mult_p3p:auto_generated.dataa[1]
dataa[2] => mult_p3p:auto_generated.dataa[2]
dataa[3] => mult_p3p:auto_generated.dataa[3]
dataa[4] => mult_p3p:auto_generated.dataa[4]
dataa[5] => mult_p3p:auto_generated.dataa[5]
dataa[6] => mult_p3p:auto_generated.dataa[6]
dataa[7] => mult_p3p:auto_generated.dataa[7]
datab[0] => mult_p3p:auto_generated.datab[0]
datab[1] => mult_p3p:auto_generated.datab[1]
datab[2] => mult_p3p:auto_generated.datab[2]
datab[3] => mult_p3p:auto_generated.datab[3]
datab[4] => mult_p3p:auto_generated.datab[4]
datab[5] => mult_p3p:auto_generated.datab[5]
datab[6] => mult_p3p:auto_generated.datab[6]
datab[7] => mult_p3p:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_p3p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_p3p:auto_generated.result[0]
result[1] <= mult_p3p:auto_generated.result[1]
result[2] <= mult_p3p:auto_generated.result[2]
result[3] <= mult_p3p:auto_generated.result[3]
result[4] <= mult_p3p:auto_generated.result[4]
result[5] <= mult_p3p:auto_generated.result[5]
result[6] <= mult_p3p:auto_generated.result[6]
result[7] <= mult_p3p:auto_generated.result[7]
result[8] <= mult_p3p:auto_generated.result[8]
result[9] <= mult_p3p:auto_generated.result[9]
result[10] <= mult_p3p:auto_generated.result[10]
result[11] <= mult_p3p:auto_generated.result[11]
result[12] <= mult_p3p:auto_generated.result[12]
result[13] <= mult_p3p:auto_generated.result[13]
result[14] <= mult_p3p:auto_generated.result[14]
result[15] <= mult_p3p:auto_generated.result[15]


|adcdac_test|mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated
clock => mac_mult1.CLK
clock => mac_out2.CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clock => dffe4a[15].CLK
clock => dffe4a[14].CLK
clock => dffe4a[13].CLK
clock => dffe4a[12].CLK
clock => dffe4a[11].CLK
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clock => dffe5a[15].CLK
clock => dffe5a[14].CLK
clock => dffe5a[13].CLK
clock => dffe5a[12].CLK
clock => dffe5a[11].CLK
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clock => dffe6a[15].CLK
clock => dffe6a[14].CLK
clock => dffe6a[13].CLK
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[15].CLK
clock => dffe7a[14].CLK
clock => dffe7a[13].CLK
clock => dffe7a[12].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[15].CLK
clock => dffe8a[14].CLK
clock => dffe8a[13].CLK
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[15].CLK
clock => dffe9a[14].CLK
clock => dffe9a[13].CLK
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe9a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe9a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe9a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe9a[15].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[1] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[2] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[3] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[4] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[5] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[6] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[7] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[8] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[9] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[10] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[11] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[12] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[13] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[14] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[15] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_sink_ready <= Lowpass_ast:Lowpass_ast_inst.ast_sink_ready
ast_source_valid <= Lowpass_ast:Lowpass_ast_inst.ast_source_valid
ast_source_error[0] <= Lowpass_ast:Lowpass_ast_inst.ast_source_error
ast_source_error[1] <= Lowpass_ast:Lowpass_ast_inst.ast_source_error


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_131:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_131:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl.clk
clk => Lowpass_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_131:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_131:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[15]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_131:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_error[1]


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_chh1:auto_generated.data[0]
data[1] => scfifo_chh1:auto_generated.data[1]
data[2] => scfifo_chh1:auto_generated.data[2]
data[3] => scfifo_chh1:auto_generated.data[3]
data[4] => scfifo_chh1:auto_generated.data[4]
data[5] => scfifo_chh1:auto_generated.data[5]
data[6] => scfifo_chh1:auto_generated.data[6]
data[7] => scfifo_chh1:auto_generated.data[7]
data[8] => scfifo_chh1:auto_generated.data[8]
data[9] => scfifo_chh1:auto_generated.data[9]
data[10] => scfifo_chh1:auto_generated.data[10]
data[11] => scfifo_chh1:auto_generated.data[11]
data[12] => scfifo_chh1:auto_generated.data[12]
data[13] => scfifo_chh1:auto_generated.data[13]
data[14] => scfifo_chh1:auto_generated.data[14]
data[15] => scfifo_chh1:auto_generated.data[15]
data[16] => scfifo_chh1:auto_generated.data[16]
data[17] => scfifo_chh1:auto_generated.data[17]
q[0] <= scfifo_chh1:auto_generated.q[0]
q[1] <= scfifo_chh1:auto_generated.q[1]
q[2] <= scfifo_chh1:auto_generated.q[2]
q[3] <= scfifo_chh1:auto_generated.q[3]
q[4] <= scfifo_chh1:auto_generated.q[4]
q[5] <= scfifo_chh1:auto_generated.q[5]
q[6] <= scfifo_chh1:auto_generated.q[6]
q[7] <= scfifo_chh1:auto_generated.q[7]
q[8] <= scfifo_chh1:auto_generated.q[8]
q[9] <= scfifo_chh1:auto_generated.q[9]
q[10] <= scfifo_chh1:auto_generated.q[10]
q[11] <= scfifo_chh1:auto_generated.q[11]
q[12] <= scfifo_chh1:auto_generated.q[12]
q[13] <= scfifo_chh1:auto_generated.q[13]
q[14] <= scfifo_chh1:auto_generated.q[14]
q[15] <= scfifo_chh1:auto_generated.q[15]
q[16] <= scfifo_chh1:auto_generated.q[16]
q[17] <= scfifo_chh1:auto_generated.q[17]
wrreq => scfifo_chh1:auto_generated.wrreq
rdreq => scfifo_chh1:auto_generated.rdreq
clock => scfifo_chh1:auto_generated.clock
aclr => scfifo_chh1:auto_generated.aclr
sclr => scfifo_chh1:auto_generated.sclr
empty <= scfifo_chh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_chh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_chh1:auto_generated.usedw[0]
usedw[1] <= scfifo_chh1:auto_generated.usedw[1]
usedw[2] <= scfifo_chh1:auto_generated.usedw[2]


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated
aclr => a_dpfifo_7s81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_7s81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_7s81:dpfifo.data[0]
data[1] => a_dpfifo_7s81:dpfifo.data[1]
data[2] => a_dpfifo_7s81:dpfifo.data[2]
data[3] => a_dpfifo_7s81:dpfifo.data[3]
data[4] => a_dpfifo_7s81:dpfifo.data[4]
data[5] => a_dpfifo_7s81:dpfifo.data[5]
data[6] => a_dpfifo_7s81:dpfifo.data[6]
data[7] => a_dpfifo_7s81:dpfifo.data[7]
data[8] => a_dpfifo_7s81:dpfifo.data[8]
data[9] => a_dpfifo_7s81:dpfifo.data[9]
data[10] => a_dpfifo_7s81:dpfifo.data[10]
data[11] => a_dpfifo_7s81:dpfifo.data[11]
data[12] => a_dpfifo_7s81:dpfifo.data[12]
data[13] => a_dpfifo_7s81:dpfifo.data[13]
data[14] => a_dpfifo_7s81:dpfifo.data[14]
data[15] => a_dpfifo_7s81:dpfifo.data[15]
data[16] => a_dpfifo_7s81:dpfifo.data[16]
data[17] => a_dpfifo_7s81:dpfifo.data[17]
empty <= a_dpfifo_7s81:dpfifo.empty
q[0] <= a_dpfifo_7s81:dpfifo.q[0]
q[1] <= a_dpfifo_7s81:dpfifo.q[1]
q[2] <= a_dpfifo_7s81:dpfifo.q[2]
q[3] <= a_dpfifo_7s81:dpfifo.q[3]
q[4] <= a_dpfifo_7s81:dpfifo.q[4]
q[5] <= a_dpfifo_7s81:dpfifo.q[5]
q[6] <= a_dpfifo_7s81:dpfifo.q[6]
q[7] <= a_dpfifo_7s81:dpfifo.q[7]
q[8] <= a_dpfifo_7s81:dpfifo.q[8]
q[9] <= a_dpfifo_7s81:dpfifo.q[9]
q[10] <= a_dpfifo_7s81:dpfifo.q[10]
q[11] <= a_dpfifo_7s81:dpfifo.q[11]
q[12] <= a_dpfifo_7s81:dpfifo.q[12]
q[13] <= a_dpfifo_7s81:dpfifo.q[13]
q[14] <= a_dpfifo_7s81:dpfifo.q[14]
q[15] <= a_dpfifo_7s81:dpfifo.q[15]
q[16] <= a_dpfifo_7s81:dpfifo.q[16]
q[17] <= a_dpfifo_7s81:dpfifo.q[17]
rdreq => a_dpfifo_7s81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_7s81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_7s81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_7s81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_7s81:dpfifo.usedw[2]
wrreq => a_dpfifo_7s81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_0tf1:FIFOram.clock0
clock => altsyncram_0tf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_0tf1:FIFOram.data_a[0]
data[1] => altsyncram_0tf1:FIFOram.data_a[1]
data[2] => altsyncram_0tf1:FIFOram.data_a[2]
data[3] => altsyncram_0tf1:FIFOram.data_a[3]
data[4] => altsyncram_0tf1:FIFOram.data_a[4]
data[5] => altsyncram_0tf1:FIFOram.data_a[5]
data[6] => altsyncram_0tf1:FIFOram.data_a[6]
data[7] => altsyncram_0tf1:FIFOram.data_a[7]
data[8] => altsyncram_0tf1:FIFOram.data_a[8]
data[9] => altsyncram_0tf1:FIFOram.data_a[9]
data[10] => altsyncram_0tf1:FIFOram.data_a[10]
data[11] => altsyncram_0tf1:FIFOram.data_a[11]
data[12] => altsyncram_0tf1:FIFOram.data_a[12]
data[13] => altsyncram_0tf1:FIFOram.data_a[13]
data[14] => altsyncram_0tf1:FIFOram.data_a[14]
data[15] => altsyncram_0tf1:FIFOram.data_a[15]
data[16] => altsyncram_0tf1:FIFOram.data_a[16]
data[17] => altsyncram_0tf1:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_0tf1:FIFOram.q_b[0]
q[1] <= altsyncram_0tf1:FIFOram.q_b[1]
q[2] <= altsyncram_0tf1:FIFOram.q_b[2]
q[3] <= altsyncram_0tf1:FIFOram.q_b[3]
q[4] <= altsyncram_0tf1:FIFOram.q_b[4]
q[5] <= altsyncram_0tf1:FIFOram.q_b[5]
q[6] <= altsyncram_0tf1:FIFOram.q_b[6]
q[7] <= altsyncram_0tf1:FIFOram.q_b[7]
q[8] <= altsyncram_0tf1:FIFOram.q_b[8]
q[9] <= altsyncram_0tf1:FIFOram.q_b[9]
q[10] <= altsyncram_0tf1:FIFOram.q_b[10]
q[11] <= altsyncram_0tf1:FIFOram.q_b[11]
q[12] <= altsyncram_0tf1:FIFOram.q_b[12]
q[13] <= altsyncram_0tf1:FIFOram.q_b[13]
q[14] <= altsyncram_0tf1:FIFOram.q_b[14]
q[15] <= altsyncram_0tf1:FIFOram.q_b[15]
q[16] <= altsyncram_0tf1:FIFOram.q_b[16]
q[17] <= altsyncram_0tf1:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_0tf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_0tf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore
clk => clk.IN3
rst => rst.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
clk_en => clk_en.IN3
fir_result[0] <= rnd_dat:Urnd.data_out
fir_result[1] <= rnd_dat:Urnd.data_out
fir_result[2] <= rnd_dat:Urnd.data_out
fir_result[3] <= rnd_dat:Urnd.data_out
fir_result[4] <= rnd_dat:Urnd.data_out
fir_result[5] <= rnd_dat:Urnd.data_out
fir_result[6] <= rnd_dat:Urnd.data_out
fir_result[7] <= rnd_dat:Urnd.data_out
fir_result[8] <= rnd_dat:Urnd.data_out
fir_result[9] <= rnd_dat:Urnd.data_out
fir_result[10] <= rnd_dat:Urnd.data_out
fir_result[11] <= rnd_dat:Urnd.data_out
fir_result[12] <= rnd_dat:Urnd.data_out
fir_result[13] <= rnd_dat:Urnd.data_out
fir_result[14] <= rnd_dat:Urnd.data_out
fir_result[15] <= rnd_dat:Urnd.data_out
rdy_to_ld <= Lowpass_st_s:U1_n.rdy_to_ld
done <= Lowpass_st_s:U1_n.done


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
clk => clk.IN72
rst => rst.IN7
data_in[0] => data_ee[0].IN1
data_in[1] => data_ee[1].IN1
data_in[2] => data_ee[2].IN1
data_in[3] => data_ee[3].IN1
data_in[4] => data_ee[4].IN1
data_in[5] => data_ee[5].IN1
data_in[6] => data_ee[6].IN1
data_in[7] => data_ee[7].IN1
clk_en => clk_en.IN71
rdy_to_ld <= ser_ctrl_cen:Usc.rdy_to_ld
done <= ser_ctrl_cen:Usc.done
fir_result[0] <= scale_shft_comb_cen:Usscx.res
fir_result[1] <= scale_shft_comb_cen:Usscx.res
fir_result[2] <= scale_shft_comb_cen:Usscx.res
fir_result[3] <= scale_shft_comb_cen:Usscx.res
fir_result[4] <= scale_shft_comb_cen:Usscx.res
fir_result[5] <= scale_shft_comb_cen:Usscx.res
fir_result[6] <= scale_shft_comb_cen:Usscx.res
fir_result[7] <= scale_shft_comb_cen:Usscx.res
fir_result[8] <= scale_shft_comb_cen:Usscx.res
fir_result[9] <= scale_shft_comb_cen:Usscx.res
fir_result[10] <= scale_shft_comb_cen:Usscx.res
fir_result[11] <= scale_shft_comb_cen:Usscx.res
fir_result[12] <= scale_shft_comb_cen:Usscx.res
fir_result[13] <= scale_shft_comb_cen:Usscx.res
fir_result[14] <= scale_shft_comb_cen:Usscx.res
fir_result[15] <= scale_shft_comb_cen:Usscx.res
fir_result[16] <= scale_shft_comb_cen:Usscx.res
fir_result[17] <= scale_shft_comb_cen:Usscx.res
fir_result[18] <= scale_shft_comb_cen:Usscx.res
fir_result[19] <= scale_shft_comb_cen:Usscx.res
fir_result[20] <= scale_shft_comb_cen:Usscx.res
fir_result[21] <= scale_shft_comb_cen:Usscx.res
fir_result[22] <= scale_shft_comb_cen:Usscx.res
fir_result[23] <= scale_shft_comb_cen:Usscx.res
fir_result[24] <= scale_shft_comb_cen:Usscx.res
fir_result[25] <= scale_shft_comb_cen:Usscx.res
fir_result[26] <= scale_shft_comb_cen:Usscx.res
fir_result[27] <= scale_shft_comb_cen:Usscx.res
fir_result[28] <= scale_shft_comb_cen:Usscx.res
fir_result[29] <= scale_shft_comb_cen:Usscx.res


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a
clk => add_dly2[1].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => add_dly2.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => add_dly2.OUTPUTSELECT
data_in[0] => data_reg.DATAA
data_in[1] => data_reg.DATAA
data_in[2] => data_reg.DATAA
data_in[3] => data_reg.DATAA
data_in[4] => data_reg.DATAA
data_in[5] => data_reg.DATAA
data_in[6] => data_reg.DATAA
data_in[7] => data_reg.DATAA
data_in[8] => data_reg.DATAA
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
data_out <= add_dly2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out_eab_apx <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_1_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_2_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_3_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_4_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_1_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_2_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_3_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_4_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_5_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_6_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_7_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_8_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_9_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_10_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_11_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_12_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_13_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_14_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_15_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_16_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_17_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_18_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_19_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_20_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_21_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_22_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_23_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_24_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_25_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_26_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_27_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_28_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_29_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_30_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_31_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_32_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_33_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_34_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_35_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_36_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_37_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_38_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => data_out[5]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => data_out[1]~reg0.DATAIN
addr_in[3] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder4.IN0
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
ain[0] => Add0.IN22
ain[1] => Add0.IN21
ain[2] => Add0.IN20
ain[3] => Add0.IN19
ain[4] => Add0.IN18
ain[5] => Add0.IN17
ain[6] => Add0.IN16
ain[7] => Add0.IN15
ain[8] => Add0.IN14
ain[9] => Add0.IN13
ain[10] => Add0.IN12
ain[11] => Add0.IN11
ain[12] => Add0.IN10
ain[13] => Add0.IN9
ain[14] => Add0.IN8
ain[15] => Add0.IN7
ain[16] => Add0.IN6
ain[17] => Add0.IN5
ain[18] => Add0.IN4
ain[19] => Add0.IN3
ain[20] => Add0.IN1
ain[20] => Add0.IN2
bin[0] => Add0.IN44
bin[1] => Add0.IN43
bin[2] => Add0.IN42
bin[3] => Add0.IN41
bin[4] => Add0.IN40
bin[5] => Add0.IN39
bin[6] => Add0.IN38
bin[7] => Add0.IN37
bin[8] => Add0.IN36
bin[9] => Add0.IN35
bin[10] => Add0.IN34
bin[11] => Add0.IN33
bin[12] => Add0.IN32
bin[13] => Add0.IN31
bin[14] => Add0.IN30
bin[15] => Add0.IN29
bin[16] => Add0.IN28
bin[17] => Add0.IN27
bin[18] => Add0.IN26
bin[19] => Add0.IN25
bin[20] => Add0.IN23
bin[20] => Add0.IN24
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa
clk => accum[0].CLK
clk => accum[1].CLK
clk => accum[2].CLK
clk => accum[3].CLK
clk => accum[4].CLK
clk => accum[5].CLK
clk => accum[6].CLK
clk => accum[7].CLK
clk => accum[8].CLK
clk => accum[9].CLK
clk => accum[10].CLK
clk => accum[11].CLK
clk => accum[12].CLK
clk => accum[13].CLK
clk => accum[14].CLK
clk => accum[15].CLK
clk => accum[16].CLK
clk => accum[17].CLK
clk => accum[18].CLK
clk => accum[19].CLK
clk => accum[20].CLK
clk => accum[21].CLK
clk => accum[22].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
clk => a_reg[16].CLK
clk => a_reg[17].CLK
clk => a_reg[18].CLK
clk => a_reg[19].CLK
clk => a_reg[20].CLK
clk => a_reg[21].CLK
clk => a_inv_mx[0].CLK
clk => a_inv_mx[1].CLK
clk => a_inv_mx[2].CLK
clk => a_inv_mx[3].CLK
clk => a_inv_mx[4].CLK
clk => a_inv_mx[5].CLK
clk => a_inv_mx[6].CLK
clk => a_inv_mx[7].CLK
clk => a_inv_mx[8].CLK
clk => a_inv_mx[9].CLK
clk => a_inv_mx[10].CLK
clk => a_inv_mx[11].CLK
clk => a_inv_mx[12].CLK
clk => a_inv_mx[13].CLK
clk => a_inv_mx[14].CLK
clk => a_inv_mx[15].CLK
clk => a_inv_mx[16].CLK
clk => a_inv_mx[17].CLK
clk => a_inv_mx[18].CLK
clk => a_inv_mx[19].CLK
clk => a_inv_mx[20].CLK
clk => a_inv_mx[21].CLK
clk => a_inv_mx[22].CLK
clk => rst_dly.CLK
gclk_en => accum[2].ENA
gclk_en => accum[1].ENA
gclk_en => rst_dly.ENA
gclk_en => accum[0].ENA
gclk_en => a_inv_mx[0].ENA
gclk_en => a_reg[0].ENA
gclk_en => accum[3].ENA
gclk_en => accum[4].ENA
gclk_en => accum[5].ENA
gclk_en => accum[6].ENA
gclk_en => accum[7].ENA
gclk_en => accum[8].ENA
gclk_en => accum[9].ENA
gclk_en => accum[10].ENA
gclk_en => accum[11].ENA
gclk_en => accum[12].ENA
gclk_en => accum[13].ENA
gclk_en => accum[14].ENA
gclk_en => accum[15].ENA
gclk_en => accum[16].ENA
gclk_en => accum[17].ENA
gclk_en => accum[18].ENA
gclk_en => accum[19].ENA
gclk_en => accum[20].ENA
gclk_en => accum[21].ENA
gclk_en => accum[22].ENA
gclk_en => a_reg[1].ENA
gclk_en => a_reg[2].ENA
gclk_en => a_reg[3].ENA
gclk_en => a_reg[4].ENA
gclk_en => a_reg[5].ENA
gclk_en => a_reg[6].ENA
gclk_en => a_reg[7].ENA
gclk_en => a_reg[8].ENA
gclk_en => a_reg[9].ENA
gclk_en => a_reg[10].ENA
gclk_en => a_reg[11].ENA
gclk_en => a_reg[12].ENA
gclk_en => a_reg[13].ENA
gclk_en => a_reg[14].ENA
gclk_en => a_reg[15].ENA
gclk_en => a_reg[16].ENA
gclk_en => a_reg[17].ENA
gclk_en => a_reg[18].ENA
gclk_en => a_reg[19].ENA
gclk_en => a_reg[20].ENA
gclk_en => a_reg[21].ENA
gclk_en => a_inv_mx[1].ENA
gclk_en => a_inv_mx[2].ENA
gclk_en => a_inv_mx[3].ENA
gclk_en => a_inv_mx[4].ENA
gclk_en => a_inv_mx[5].ENA
gclk_en => a_inv_mx[6].ENA
gclk_en => a_inv_mx[7].ENA
gclk_en => a_inv_mx[8].ENA
gclk_en => a_inv_mx[9].ENA
gclk_en => a_inv_mx[10].ENA
gclk_en => a_inv_mx[11].ENA
gclk_en => a_inv_mx[12].ENA
gclk_en => a_inv_mx[13].ENA
gclk_en => a_inv_mx[14].ENA
gclk_en => a_inv_mx[15].ENA
gclk_en => a_inv_mx[16].ENA
gclk_en => a_inv_mx[17].ENA
gclk_en => a_inv_mx[18].ENA
gclk_en => a_inv_mx[19].ENA
gclk_en => a_inv_mx[20].ENA
gclk_en => a_inv_mx[21].ENA
gclk_en => a_inv_mx[22].ENA
rst => rst_dly.DATAIN
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
ain[0] => a_inv_mx.DATAA
ain[0] => Add0.IN46
ain[0] => a_reg[0].DATAIN
ain[1] => a_inv_mx.DATAA
ain[1] => Add0.IN45
ain[1] => a_reg[1].DATAIN
ain[2] => a_inv_mx.DATAA
ain[2] => Add0.IN44
ain[2] => a_reg[2].DATAIN
ain[3] => a_inv_mx.DATAA
ain[3] => Add0.IN43
ain[3] => a_reg[3].DATAIN
ain[4] => a_inv_mx.DATAA
ain[4] => Add0.IN42
ain[4] => a_reg[4].DATAIN
ain[5] => a_inv_mx.DATAA
ain[5] => Add0.IN41
ain[5] => a_reg[5].DATAIN
ain[6] => a_inv_mx.DATAA
ain[6] => Add0.IN40
ain[6] => a_reg[6].DATAIN
ain[7] => a_inv_mx.DATAA
ain[7] => Add0.IN39
ain[7] => a_reg[7].DATAIN
ain[8] => a_inv_mx.DATAA
ain[8] => Add0.IN38
ain[8] => a_reg[8].DATAIN
ain[9] => a_inv_mx.DATAA
ain[9] => Add0.IN37
ain[9] => a_reg[9].DATAIN
ain[10] => a_inv_mx.DATAA
ain[10] => Add0.IN36
ain[10] => a_reg[10].DATAIN
ain[11] => a_inv_mx.DATAA
ain[11] => Add0.IN35
ain[11] => a_reg[11].DATAIN
ain[12] => a_inv_mx.DATAA
ain[12] => Add0.IN34
ain[12] => a_reg[12].DATAIN
ain[13] => a_inv_mx.DATAA
ain[13] => Add0.IN33
ain[13] => a_reg[13].DATAIN
ain[14] => a_inv_mx.DATAA
ain[14] => Add0.IN32
ain[14] => a_reg[14].DATAIN
ain[15] => a_inv_mx.DATAA
ain[15] => Add0.IN31
ain[15] => a_reg[15].DATAIN
ain[16] => a_inv_mx.DATAA
ain[16] => Add0.IN30
ain[16] => a_reg[16].DATAIN
ain[17] => a_inv_mx.DATAA
ain[17] => Add0.IN29
ain[17] => a_reg[17].DATAIN
ain[18] => a_inv_mx.DATAA
ain[18] => Add0.IN28
ain[18] => a_reg[18].DATAIN
ain[19] => a_inv_mx.DATAA
ain[19] => Add0.IN27
ain[19] => a_reg[19].DATAIN
ain[20] => a_inv_mx.DATAA
ain[20] => Add0.IN26
ain[20] => a_reg[20].DATAIN
ain[21] => a_inv_mx.DATAA
ain[21] => a_inv_mx.DATAA
ain[21] => Add0.IN24
ain[21] => Add0.IN25
ain[21] => a_reg[21].DATAIN
accum_out[0] <= accum[0].DB_MAX_OUTPUT_PORT_TYPE
accum_out[1] <= accum[1].DB_MAX_OUTPUT_PORT_TYPE
accum_out[2] <= accum[2].DB_MAX_OUTPUT_PORT_TYPE
accum_out[3] <= accum[3].DB_MAX_OUTPUT_PORT_TYPE
accum_out[4] <= accum[4].DB_MAX_OUTPUT_PORT_TYPE
accum_out[5] <= accum[5].DB_MAX_OUTPUT_PORT_TYPE
accum_out[6] <= accum[6].DB_MAX_OUTPUT_PORT_TYPE
accum_out[7] <= accum[7].DB_MAX_OUTPUT_PORT_TYPE
accum_out[8] <= accum[8].DB_MAX_OUTPUT_PORT_TYPE
accum_out[9] <= accum[9].DB_MAX_OUTPUT_PORT_TYPE
accum_out[10] <= accum[10].DB_MAX_OUTPUT_PORT_TYPE
accum_out[11] <= accum[11].DB_MAX_OUTPUT_PORT_TYPE
accum_out[12] <= accum[12].DB_MAX_OUTPUT_PORT_TYPE
accum_out[13] <= accum[13].DB_MAX_OUTPUT_PORT_TYPE
accum_out[14] <= accum[14].DB_MAX_OUTPUT_PORT_TYPE
accum_out[15] <= accum[15].DB_MAX_OUTPUT_PORT_TYPE
accum_out[16] <= accum[16].DB_MAX_OUTPUT_PORT_TYPE
accum_out[17] <= accum[17].DB_MAX_OUTPUT_PORT_TYPE
accum_out[18] <= accum[18].DB_MAX_OUTPUT_PORT_TYPE
accum_out[19] <= accum[19].DB_MAX_OUTPUT_PORT_TYPE
accum_out[20] <= accum[20].DB_MAX_OUTPUT_PORT_TYPE
accum_out[21] <= accum[21].DB_MAX_OUTPUT_PORT_TYPE
accum_out[22] <= accum[22].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft
clk => shft_out[0]~reg0.CLK
clk => shft_out[1]~reg0.CLK
clk => shft_out[2]~reg0.CLK
clk => shft_out[3]~reg0.CLK
clk => shft_out[4]~reg0.CLK
clk => shft_out[5]~reg0.CLK
clk => shft_out[6]~reg0.CLK
clk => shft_out[7]~reg0.CLK
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
ain => shft_out.DATAB
shft_out[0] <= shft_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[1] <= shft_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[2] <= shft_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[3] <= shft_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[4] <= shft_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[5] <= shft_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[6] <= shft_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[7] <= shft_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
clk => res[20]~reg0.CLK
clk => res[21]~reg0.CLK
clk => res[22]~reg0.CLK
clk => res[23]~reg0.CLK
clk => res[24]~reg0.CLK
clk => res[25]~reg0.CLK
clk => res[26]~reg0.CLK
clk => res[27]~reg0.CLK
clk => res[28]~reg0.CLK
clk => res[29]~reg0.CLK
clk => res[30]~reg0.CLK
gclk_en => always0.IN0
ce => always0.IN1
accum[0] => res[8]~reg0.DATAIN
accum[1] => res[9]~reg0.DATAIN
accum[2] => res[10]~reg0.DATAIN
accum[3] => res[11]~reg0.DATAIN
accum[4] => res[12]~reg0.DATAIN
accum[5] => res[13]~reg0.DATAIN
accum[6] => res[14]~reg0.DATAIN
accum[7] => res[15]~reg0.DATAIN
accum[8] => res[16]~reg0.DATAIN
accum[9] => res[17]~reg0.DATAIN
accum[10] => res[18]~reg0.DATAIN
accum[11] => res[19]~reg0.DATAIN
accum[12] => res[20]~reg0.DATAIN
accum[13] => res[21]~reg0.DATAIN
accum[14] => res[22]~reg0.DATAIN
accum[15] => res[23]~reg0.DATAIN
accum[16] => res[24]~reg0.DATAIN
accum[17] => res[25]~reg0.DATAIN
accum[18] => res[26]~reg0.DATAIN
accum[19] => res[27]~reg0.DATAIN
accum[20] => res[28]~reg0.DATAIN
accum[21] => res[29]~reg0.DATAIN
accum[22] => res[30]~reg0.DATAIN
shft[0] => res[0]~reg0.DATAIN
shft[1] => res[1]~reg0.DATAIN
shft[2] => res[2]~reg0.DATAIN
shft[3] => res[3]~reg0.DATAIN
shft[4] => res[4]~reg0.DATAIN
shft[5] => res[5]~reg0.DATAIN
shft[6] => res[6]~reg0.DATAIN
shft[7] => res[7]~reg0.DATAIN
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc
rst => done_cnt.OUTPUTSELECT
rst => done_cnt.OUTPUTSELECT
rst => data_ld.OUTPUTSELECT
rst => done_flag.OUTPUTSELECT
rst => tdl_rdy.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => done_int_del.OUTPUTSELECT
rst => pre_rdy_del.OUTPUTSELECT
rst => sa_rst_out_del.OUTPUTSELECT
rst => ser_inv_out_del.OUTPUTSELECT
rst => tdl_ld_del.OUTPUTSELECT
rst => sym_rst_del.OUTPUTSELECT
rst => done_flag_del.OUTPUTSELECT
clk => done_flag_del.CLK
clk => sym_rst_del.CLK
clk => tdl_ld_del.CLK
clk => ser_inv_out_del.CLK
clk => sa_rst_out_del.CLK
clk => pre_rdy_del.CLK
clk => done_int_del.CLK
clk => tdl_wait[0].CLK
clk => tdl_wait[1].CLK
clk => tdl_wait[2].CLK
clk => tdl_wait[3].CLK
clk => tdl_wait[4].CLK
clk => tdl_wait[5].CLK
clk => tdl_wait[6].CLK
clk => tdl_wait[7].CLK
clk => tdl_wait[8].CLK
clk => tdl_rdy.CLK
clk => done_flag.CLK
clk => data_ld~reg0.CLK
clk => done_cnt[0].CLK
clk => done_cnt[1].CLK
clk_en => done_cnt.OUTPUTSELECT
clk_en => done_cnt.OUTPUTSELECT
clk_en => always1.IN1
clk_en => always2.IN1
clk_en => tdl_rdy.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => done_int_del.OUTPUTSELECT
clk_en => pre_rdy_del.OUTPUTSELECT
clk_en => sa_rst_out_del.OUTPUTSELECT
clk_en => ser_inv_out_del.OUTPUTSELECT
clk_en => tdl_ld_del.OUTPUTSELECT
clk_en => sym_rst_del.OUTPUTSELECT
clk_en => done_flag_del.OUTPUTSELECT
sa_rst_out <= sa_rst_out_del.DB_MAX_OUTPUT_PORT_TYPE
ser_inv_out <= ser_inv_out_del.DB_MAX_OUTPUT_PORT_TYPE
tdl_ld <= tdl_ld_del.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= tdl_wait[0].DB_MAX_OUTPUT_PORT_TYPE
pre_rdy <= pre_rdy_del.DB_MAX_OUTPUT_PORT_TYPE
sym_rst <= sym_rst_del.DB_MAX_OUTPUT_PORT_TYPE
done_int <= done_int_del.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>
data_ld <= data_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
clk => clk.IN72
rst => rst.IN7
data_in[0] => data_ee[0].IN1
data_in[1] => data_ee[1].IN1
data_in[2] => data_ee[2].IN1
data_in[3] => data_ee[3].IN1
data_in[4] => data_ee[4].IN1
data_in[5] => data_ee[5].IN1
data_in[6] => data_ee[6].IN1
data_in[7] => data_ee[7].IN2
clk_en => clk_en.IN71
rdy_to_ld <= ser_ctrl_cen:Usc.rdy_to_ld
done <= ser_ctrl_cen:Usc.done
fir_result[0] <= scale_shft_comb_cen:Usscx.res
fir_result[1] <= scale_shft_comb_cen:Usscx.res
fir_result[2] <= scale_shft_comb_cen:Usscx.res
fir_result[3] <= scale_shft_comb_cen:Usscx.res
fir_result[4] <= scale_shft_comb_cen:Usscx.res
fir_result[5] <= scale_shft_comb_cen:Usscx.res
fir_result[6] <= scale_shft_comb_cen:Usscx.res
fir_result[7] <= scale_shft_comb_cen:Usscx.res
fir_result[8] <= scale_shft_comb_cen:Usscx.res
fir_result[9] <= scale_shft_comb_cen:Usscx.res
fir_result[10] <= scale_shft_comb_cen:Usscx.res
fir_result[11] <= scale_shft_comb_cen:Usscx.res
fir_result[12] <= scale_shft_comb_cen:Usscx.res
fir_result[13] <= scale_shft_comb_cen:Usscx.res
fir_result[14] <= scale_shft_comb_cen:Usscx.res
fir_result[15] <= scale_shft_comb_cen:Usscx.res
fir_result[16] <= scale_shft_comb_cen:Usscx.res
fir_result[17] <= scale_shft_comb_cen:Usscx.res
fir_result[18] <= scale_shft_comb_cen:Usscx.res
fir_result[19] <= scale_shft_comb_cen:Usscx.res
fir_result[20] <= scale_shft_comb_cen:Usscx.res
fir_result[21] <= scale_shft_comb_cen:Usscx.res
fir_result[22] <= scale_shft_comb_cen:Usscx.res
fir_result[23] <= scale_shft_comb_cen:Usscx.res
fir_result[24] <= scale_shft_comb_cen:Usscx.res
fir_result[25] <= scale_shft_comb_cen:Usscx.res
fir_result[26] <= scale_shft_comb_cen:Usscx.res
fir_result[27] <= scale_shft_comb_cen:Usscx.res
fir_result[28] <= scale_shft_comb_cen:Usscx.res
fir_result[29] <= scale_shft_comb_cen:Usscx.res


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a
clk => add_dly2[1].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => add_dly2.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => add_dly2.OUTPUTSELECT
data_in[0] => data_reg.DATAA
data_in[1] => data_reg.DATAA
data_in[2] => data_reg.DATAA
data_in[3] => data_reg.DATAA
data_in[4] => data_reg.DATAA
data_in[5] => data_reg.DATAA
data_in[6] => data_reg.DATAA
data_in[7] => data_reg.DATAA
data_in[8] => data_reg.DATAA
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
data_out <= add_dly2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out_eab_apx <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_0_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_1_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_2_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_3_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_4_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_0_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_1_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_2_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_3_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_4_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_5_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_6_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_7_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_8_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_9_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_10_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_11_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_12_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_13_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_14_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_15_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_16_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_17_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_18_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_19_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_20_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_21_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_22_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_23_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_24_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_25_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_26_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_27_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_28_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_29_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_30_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_31_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_32_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_33_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_34_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_35_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_36_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_37_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_38_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => data_out[5]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => data_out[1]~reg0.DATAIN
addr_in[3] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder4.IN0
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
ain[0] => Add0.IN22
ain[1] => Add0.IN21
ain[2] => Add0.IN20
ain[3] => Add0.IN19
ain[4] => Add0.IN18
ain[5] => Add0.IN17
ain[6] => Add0.IN16
ain[7] => Add0.IN15
ain[8] => Add0.IN14
ain[9] => Add0.IN13
ain[10] => Add0.IN12
ain[11] => Add0.IN11
ain[12] => Add0.IN10
ain[13] => Add0.IN9
ain[14] => Add0.IN8
ain[15] => Add0.IN7
ain[16] => Add0.IN6
ain[17] => Add0.IN5
ain[18] => Add0.IN4
ain[19] => Add0.IN3
ain[20] => Add0.IN1
ain[20] => Add0.IN2
bin[0] => Add0.IN44
bin[1] => Add0.IN43
bin[2] => Add0.IN42
bin[3] => Add0.IN41
bin[4] => Add0.IN40
bin[5] => Add0.IN39
bin[6] => Add0.IN38
bin[7] => Add0.IN37
bin[8] => Add0.IN36
bin[9] => Add0.IN35
bin[10] => Add0.IN34
bin[11] => Add0.IN33
bin[12] => Add0.IN32
bin[13] => Add0.IN31
bin[14] => Add0.IN30
bin[15] => Add0.IN29
bin[16] => Add0.IN28
bin[17] => Add0.IN27
bin[18] => Add0.IN26
bin[19] => Add0.IN25
bin[20] => Add0.IN23
bin[20] => Add0.IN24
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa
clk => accum[0].CLK
clk => accum[1].CLK
clk => accum[2].CLK
clk => accum[3].CLK
clk => accum[4].CLK
clk => accum[5].CLK
clk => accum[6].CLK
clk => accum[7].CLK
clk => accum[8].CLK
clk => accum[9].CLK
clk => accum[10].CLK
clk => accum[11].CLK
clk => accum[12].CLK
clk => accum[13].CLK
clk => accum[14].CLK
clk => accum[15].CLK
clk => accum[16].CLK
clk => accum[17].CLK
clk => accum[18].CLK
clk => accum[19].CLK
clk => accum[20].CLK
clk => accum[21].CLK
clk => accum[22].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
clk => a_reg[16].CLK
clk => a_reg[17].CLK
clk => a_reg[18].CLK
clk => a_reg[19].CLK
clk => a_reg[20].CLK
clk => a_reg[21].CLK
clk => a_inv_mx[0].CLK
clk => a_inv_mx[1].CLK
clk => a_inv_mx[2].CLK
clk => a_inv_mx[3].CLK
clk => a_inv_mx[4].CLK
clk => a_inv_mx[5].CLK
clk => a_inv_mx[6].CLK
clk => a_inv_mx[7].CLK
clk => a_inv_mx[8].CLK
clk => a_inv_mx[9].CLK
clk => a_inv_mx[10].CLK
clk => a_inv_mx[11].CLK
clk => a_inv_mx[12].CLK
clk => a_inv_mx[13].CLK
clk => a_inv_mx[14].CLK
clk => a_inv_mx[15].CLK
clk => a_inv_mx[16].CLK
clk => a_inv_mx[17].CLK
clk => a_inv_mx[18].CLK
clk => a_inv_mx[19].CLK
clk => a_inv_mx[20].CLK
clk => a_inv_mx[21].CLK
clk => a_inv_mx[22].CLK
clk => rst_dly.CLK
gclk_en => accum[2].ENA
gclk_en => accum[1].ENA
gclk_en => rst_dly.ENA
gclk_en => accum[0].ENA
gclk_en => a_inv_mx[0].ENA
gclk_en => a_reg[0].ENA
gclk_en => accum[3].ENA
gclk_en => accum[4].ENA
gclk_en => accum[5].ENA
gclk_en => accum[6].ENA
gclk_en => accum[7].ENA
gclk_en => accum[8].ENA
gclk_en => accum[9].ENA
gclk_en => accum[10].ENA
gclk_en => accum[11].ENA
gclk_en => accum[12].ENA
gclk_en => accum[13].ENA
gclk_en => accum[14].ENA
gclk_en => accum[15].ENA
gclk_en => accum[16].ENA
gclk_en => accum[17].ENA
gclk_en => accum[18].ENA
gclk_en => accum[19].ENA
gclk_en => accum[20].ENA
gclk_en => accum[21].ENA
gclk_en => accum[22].ENA
gclk_en => a_reg[1].ENA
gclk_en => a_reg[2].ENA
gclk_en => a_reg[3].ENA
gclk_en => a_reg[4].ENA
gclk_en => a_reg[5].ENA
gclk_en => a_reg[6].ENA
gclk_en => a_reg[7].ENA
gclk_en => a_reg[8].ENA
gclk_en => a_reg[9].ENA
gclk_en => a_reg[10].ENA
gclk_en => a_reg[11].ENA
gclk_en => a_reg[12].ENA
gclk_en => a_reg[13].ENA
gclk_en => a_reg[14].ENA
gclk_en => a_reg[15].ENA
gclk_en => a_reg[16].ENA
gclk_en => a_reg[17].ENA
gclk_en => a_reg[18].ENA
gclk_en => a_reg[19].ENA
gclk_en => a_reg[20].ENA
gclk_en => a_reg[21].ENA
gclk_en => a_inv_mx[1].ENA
gclk_en => a_inv_mx[2].ENA
gclk_en => a_inv_mx[3].ENA
gclk_en => a_inv_mx[4].ENA
gclk_en => a_inv_mx[5].ENA
gclk_en => a_inv_mx[6].ENA
gclk_en => a_inv_mx[7].ENA
gclk_en => a_inv_mx[8].ENA
gclk_en => a_inv_mx[9].ENA
gclk_en => a_inv_mx[10].ENA
gclk_en => a_inv_mx[11].ENA
gclk_en => a_inv_mx[12].ENA
gclk_en => a_inv_mx[13].ENA
gclk_en => a_inv_mx[14].ENA
gclk_en => a_inv_mx[15].ENA
gclk_en => a_inv_mx[16].ENA
gclk_en => a_inv_mx[17].ENA
gclk_en => a_inv_mx[18].ENA
gclk_en => a_inv_mx[19].ENA
gclk_en => a_inv_mx[20].ENA
gclk_en => a_inv_mx[21].ENA
gclk_en => a_inv_mx[22].ENA
rst => rst_dly.DATAIN
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
ain[0] => a_inv_mx.DATAA
ain[0] => Add0.IN46
ain[0] => a_reg[0].DATAIN
ain[1] => a_inv_mx.DATAA
ain[1] => Add0.IN45
ain[1] => a_reg[1].DATAIN
ain[2] => a_inv_mx.DATAA
ain[2] => Add0.IN44
ain[2] => a_reg[2].DATAIN
ain[3] => a_inv_mx.DATAA
ain[3] => Add0.IN43
ain[3] => a_reg[3].DATAIN
ain[4] => a_inv_mx.DATAA
ain[4] => Add0.IN42
ain[4] => a_reg[4].DATAIN
ain[5] => a_inv_mx.DATAA
ain[5] => Add0.IN41
ain[5] => a_reg[5].DATAIN
ain[6] => a_inv_mx.DATAA
ain[6] => Add0.IN40
ain[6] => a_reg[6].DATAIN
ain[7] => a_inv_mx.DATAA
ain[7] => Add0.IN39
ain[7] => a_reg[7].DATAIN
ain[8] => a_inv_mx.DATAA
ain[8] => Add0.IN38
ain[8] => a_reg[8].DATAIN
ain[9] => a_inv_mx.DATAA
ain[9] => Add0.IN37
ain[9] => a_reg[9].DATAIN
ain[10] => a_inv_mx.DATAA
ain[10] => Add0.IN36
ain[10] => a_reg[10].DATAIN
ain[11] => a_inv_mx.DATAA
ain[11] => Add0.IN35
ain[11] => a_reg[11].DATAIN
ain[12] => a_inv_mx.DATAA
ain[12] => Add0.IN34
ain[12] => a_reg[12].DATAIN
ain[13] => a_inv_mx.DATAA
ain[13] => Add0.IN33
ain[13] => a_reg[13].DATAIN
ain[14] => a_inv_mx.DATAA
ain[14] => Add0.IN32
ain[14] => a_reg[14].DATAIN
ain[15] => a_inv_mx.DATAA
ain[15] => Add0.IN31
ain[15] => a_reg[15].DATAIN
ain[16] => a_inv_mx.DATAA
ain[16] => Add0.IN30
ain[16] => a_reg[16].DATAIN
ain[17] => a_inv_mx.DATAA
ain[17] => Add0.IN29
ain[17] => a_reg[17].DATAIN
ain[18] => a_inv_mx.DATAA
ain[18] => Add0.IN28
ain[18] => a_reg[18].DATAIN
ain[19] => a_inv_mx.DATAA
ain[19] => Add0.IN27
ain[19] => a_reg[19].DATAIN
ain[20] => a_inv_mx.DATAA
ain[20] => Add0.IN26
ain[20] => a_reg[20].DATAIN
ain[21] => a_inv_mx.DATAA
ain[21] => a_inv_mx.DATAA
ain[21] => Add0.IN24
ain[21] => Add0.IN25
ain[21] => a_reg[21].DATAIN
accum_out[0] <= accum[0].DB_MAX_OUTPUT_PORT_TYPE
accum_out[1] <= accum[1].DB_MAX_OUTPUT_PORT_TYPE
accum_out[2] <= accum[2].DB_MAX_OUTPUT_PORT_TYPE
accum_out[3] <= accum[3].DB_MAX_OUTPUT_PORT_TYPE
accum_out[4] <= accum[4].DB_MAX_OUTPUT_PORT_TYPE
accum_out[5] <= accum[5].DB_MAX_OUTPUT_PORT_TYPE
accum_out[6] <= accum[6].DB_MAX_OUTPUT_PORT_TYPE
accum_out[7] <= accum[7].DB_MAX_OUTPUT_PORT_TYPE
accum_out[8] <= accum[8].DB_MAX_OUTPUT_PORT_TYPE
accum_out[9] <= accum[9].DB_MAX_OUTPUT_PORT_TYPE
accum_out[10] <= accum[10].DB_MAX_OUTPUT_PORT_TYPE
accum_out[11] <= accum[11].DB_MAX_OUTPUT_PORT_TYPE
accum_out[12] <= accum[12].DB_MAX_OUTPUT_PORT_TYPE
accum_out[13] <= accum[13].DB_MAX_OUTPUT_PORT_TYPE
accum_out[14] <= accum[14].DB_MAX_OUTPUT_PORT_TYPE
accum_out[15] <= accum[15].DB_MAX_OUTPUT_PORT_TYPE
accum_out[16] <= accum[16].DB_MAX_OUTPUT_PORT_TYPE
accum_out[17] <= accum[17].DB_MAX_OUTPUT_PORT_TYPE
accum_out[18] <= accum[18].DB_MAX_OUTPUT_PORT_TYPE
accum_out[19] <= accum[19].DB_MAX_OUTPUT_PORT_TYPE
accum_out[20] <= accum[20].DB_MAX_OUTPUT_PORT_TYPE
accum_out[21] <= accum[21].DB_MAX_OUTPUT_PORT_TYPE
accum_out[22] <= accum[22].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_shft_cen:Usershft
clk => shft_out[0]~reg0.CLK
clk => shft_out[1]~reg0.CLK
clk => shft_out[2]~reg0.CLK
clk => shft_out[3]~reg0.CLK
clk => shft_out[4]~reg0.CLK
clk => shft_out[5]~reg0.CLK
clk => shft_out[6]~reg0.CLK
clk => shft_out[7]~reg0.CLK
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
ain => shft_out.DATAB
shft_out[0] <= shft_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[1] <= shft_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[2] <= shft_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[3] <= shft_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[4] <= shft_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[5] <= shft_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[6] <= shft_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[7] <= shft_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_shft_comb_cen:Usscx
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
clk => res[20]~reg0.CLK
clk => res[21]~reg0.CLK
clk => res[22]~reg0.CLK
clk => res[23]~reg0.CLK
clk => res[24]~reg0.CLK
clk => res[25]~reg0.CLK
clk => res[26]~reg0.CLK
clk => res[27]~reg0.CLK
clk => res[28]~reg0.CLK
clk => res[29]~reg0.CLK
clk => res[30]~reg0.CLK
gclk_en => always0.IN0
ce => always0.IN1
accum[0] => res[8]~reg0.DATAIN
accum[1] => res[9]~reg0.DATAIN
accum[2] => res[10]~reg0.DATAIN
accum[3] => res[11]~reg0.DATAIN
accum[4] => res[12]~reg0.DATAIN
accum[5] => res[13]~reg0.DATAIN
accum[6] => res[14]~reg0.DATAIN
accum[7] => res[15]~reg0.DATAIN
accum[8] => res[16]~reg0.DATAIN
accum[9] => res[17]~reg0.DATAIN
accum[10] => res[18]~reg0.DATAIN
accum[11] => res[19]~reg0.DATAIN
accum[12] => res[20]~reg0.DATAIN
accum[13] => res[21]~reg0.DATAIN
accum[14] => res[22]~reg0.DATAIN
accum[15] => res[23]~reg0.DATAIN
accum[16] => res[24]~reg0.DATAIN
accum[17] => res[25]~reg0.DATAIN
accum[18] => res[26]~reg0.DATAIN
accum[19] => res[27]~reg0.DATAIN
accum[20] => res[28]~reg0.DATAIN
accum[21] => res[29]~reg0.DATAIN
accum[22] => res[30]~reg0.DATAIN
shft[0] => res[0]~reg0.DATAIN
shft[1] => res[1]~reg0.DATAIN
shft[2] => res[2]~reg0.DATAIN
shft[3] => res[3]~reg0.DATAIN
shft[4] => res[4]~reg0.DATAIN
shft[5] => res[5]~reg0.DATAIN
shft[6] => res[6]~reg0.DATAIN
shft[7] => res[7]~reg0.DATAIN
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc
rst => done_cnt.OUTPUTSELECT
rst => done_cnt.OUTPUTSELECT
rst => data_ld.OUTPUTSELECT
rst => done_flag.OUTPUTSELECT
rst => tdl_rdy.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => done_int_del.OUTPUTSELECT
rst => pre_rdy_del.OUTPUTSELECT
rst => sa_rst_out_del.OUTPUTSELECT
rst => ser_inv_out_del.OUTPUTSELECT
rst => tdl_ld_del.OUTPUTSELECT
rst => sym_rst_del.OUTPUTSELECT
rst => done_flag_del.OUTPUTSELECT
clk => done_flag_del.CLK
clk => sym_rst_del.CLK
clk => tdl_ld_del.CLK
clk => ser_inv_out_del.CLK
clk => sa_rst_out_del.CLK
clk => pre_rdy_del.CLK
clk => done_int_del.CLK
clk => tdl_wait[0].CLK
clk => tdl_wait[1].CLK
clk => tdl_wait[2].CLK
clk => tdl_wait[3].CLK
clk => tdl_wait[4].CLK
clk => tdl_wait[5].CLK
clk => tdl_wait[6].CLK
clk => tdl_wait[7].CLK
clk => tdl_wait[8].CLK
clk => tdl_rdy.CLK
clk => done_flag.CLK
clk => data_ld~reg0.CLK
clk => done_cnt[0].CLK
clk => done_cnt[1].CLK
clk_en => done_cnt.OUTPUTSELECT
clk_en => done_cnt.OUTPUTSELECT
clk_en => always1.IN1
clk_en => always2.IN1
clk_en => tdl_rdy.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => done_int_del.OUTPUTSELECT
clk_en => pre_rdy_del.OUTPUTSELECT
clk_en => sa_rst_out_del.OUTPUTSELECT
clk_en => ser_inv_out_del.OUTPUTSELECT
clk_en => tdl_ld_del.OUTPUTSELECT
clk_en => sym_rst_del.OUTPUTSELECT
clk_en => done_flag_del.OUTPUTSELECT
sa_rst_out <= sa_rst_out_del.DB_MAX_OUTPUT_PORT_TYPE
ser_inv_out <= ser_inv_out_del.DB_MAX_OUTPUT_PORT_TYPE
tdl_ld <= tdl_ld_del.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= tdl_wait[0].DB_MAX_OUTPUT_PORT_TYPE
pre_rdy <= pre_rdy_del.DB_MAX_OUTPUT_PORT_TYPE
sym_rst <= sym_rst_del.DB_MAX_OUTPUT_PORT_TYPE
done_int <= done_int_del.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>
data_ld <= data_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|sadd_lpm_cen:Uadd_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
clk => pipe[0][36].CLK
clk => pipe[0][37].CLK
clk => pipe[0][38].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
gclk_en => pipe[0][36].ENA
gclk_en => pipe[0][37].ENA
gclk_en => pipe[0][38].ENA
ain[0] => Add0.IN39
ain[1] => Add0.IN38
ain[2] => Add0.IN37
ain[3] => Add0.IN36
ain[4] => Add0.IN35
ain[5] => Add0.IN34
ain[6] => Add0.IN33
ain[7] => Add0.IN32
ain[8] => Add0.IN31
ain[9] => Add0.IN30
ain[10] => Add0.IN29
ain[11] => Add0.IN28
ain[12] => Add0.IN27
ain[13] => Add0.IN26
ain[14] => Add0.IN25
ain[15] => Add0.IN24
ain[16] => Add0.IN23
ain[17] => Add0.IN22
ain[18] => Add0.IN21
ain[19] => Add0.IN20
ain[20] => Add0.IN19
ain[21] => Add0.IN18
ain[22] => Add0.IN17
ain[23] => Add0.IN16
ain[24] => Add0.IN15
ain[25] => Add0.IN14
ain[26] => Add0.IN13
ain[27] => Add0.IN12
ain[28] => Add0.IN11
ain[29] => Add0.IN10
ain[30] => Add0.IN9
ain[31] => Add0.IN8
ain[32] => Add0.IN7
ain[33] => Add0.IN6
ain[34] => Add0.IN5
ain[35] => Add0.IN4
ain[36] => Add0.IN3
ain[37] => Add0.IN1
ain[37] => Add0.IN2
bin[0] => Add0.IN78
bin[1] => Add0.IN77
bin[2] => Add0.IN76
bin[3] => Add0.IN75
bin[4] => Add0.IN74
bin[5] => Add0.IN73
bin[6] => Add0.IN72
bin[7] => Add0.IN71
bin[8] => Add0.IN70
bin[9] => Add0.IN69
bin[10] => Add0.IN68
bin[11] => Add0.IN67
bin[12] => Add0.IN66
bin[13] => Add0.IN65
bin[14] => Add0.IN64
bin[15] => Add0.IN63
bin[16] => Add0.IN62
bin[17] => Add0.IN61
bin[18] => Add0.IN60
bin[19] => Add0.IN59
bin[20] => Add0.IN58
bin[21] => Add0.IN57
bin[22] => Add0.IN56
bin[23] => Add0.IN55
bin[24] => Add0.IN54
bin[25] => Add0.IN53
bin[26] => Add0.IN52
bin[27] => Add0.IN51
bin[28] => Add0.IN50
bin[29] => Add0.IN49
bin[30] => Add0.IN48
bin[31] => Add0.IN47
bin[32] => Add0.IN46
bin[33] => Add0.IN45
bin[34] => Add0.IN44
bin[35] => Add0.IN43
bin[36] => Add0.IN42
bin[37] => Add0.IN40
bin[37] => Add0.IN41
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE
res[36] <= pipe[0][36].DB_MAX_OUTPUT_PORT_TYPE
res[37] <= pipe[0][37].DB_MAX_OUTPUT_PORT_TYPE
res[38] <= pipe[0][38].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd
data_in[0] => Add0.IN56
data_in[1] => Add0.IN55
data_in[2] => Add0.IN54
data_in[3] => Add0.IN53
data_in[4] => Add0.IN52
data_in[5] => Add0.IN51
data_in[6] => Add0.IN50
data_in[7] => Add0.IN49
data_in[8] => Add0.IN48
data_in[9] => Add0.IN47
data_in[10] => Add0.IN46
data_in[11] => Add0.IN45
data_in[12] => Add0.IN44
data_in[13] => Add0.IN43
data_in[14] => Add0.IN42
data_in[15] => Add0.IN41
data_in[16] => Add0.IN40
data_in[17] => Add0.IN39
data_in[18] => Add0.IN38
data_in[19] => Add0.IN37
data_in[20] => Add0.IN36
data_in[21] => Add0.IN35
data_in[22] => Add0.IN34
data_in[23] => Add0.IN33
data_in[24] => Add0.IN32
data_in[25] => Add0.IN31
data_in[26] => Add0.IN30
data_in[27] => Add0.IN29
data_in[28] => Add0.IN28
data_in[29] => Add0.IN27
data_in[30] => Add0.IN26
data_in[31] => Add0.IN25
data_in[32] => Add0.IN24
data_in[33] => Add0.IN23
data_in[34] => Add0.IN22
data_in[35] => Add0.IN21
data_in[36] => Add0.IN20
data_in[37] => Add0.IN18
data_in[37] => Add0.IN19
data_in[37] => Add0.IN57
data_in[37] => rnd_val[21].DATAIN
data_in[37] => Add0.IN58
data_in[37] => rnd_val[20].DATAIN
data_in[37] => Add0.IN59
data_in[37] => rnd_val[19].DATAIN
data_in[37] => Add0.IN60
data_in[37] => rnd_val[18].DATAIN
data_in[37] => Add0.IN61
data_in[37] => rnd_val[17].DATAIN
data_in[37] => Add0.IN62
data_in[37] => rnd_val[16].DATAIN
data_in[37] => Add0.IN63
data_in[37] => rnd_val[15].DATAIN
data_in[37] => Add0.IN64
data_in[37] => rnd_val[14].DATAIN
data_in[37] => Add0.IN65
data_in[37] => rnd_val[13].DATAIN
data_in[37] => Add0.IN66
data_in[37] => rnd_val[12].DATAIN
data_in[37] => Add0.IN67
data_in[37] => rnd_val[11].DATAIN
data_in[37] => Add0.IN68
data_in[37] => rnd_val[10].DATAIN
data_in[37] => Add0.IN69
data_in[37] => rnd_val[9].DATAIN
data_in[37] => Add0.IN70
data_in[37] => rnd_val[8].DATAIN
data_in[37] => Add0.IN71
data_in[37] => rnd_val[7].DATAIN
data_in[37] => Add0.IN72
data_in[37] => rnd_val[6].DATAIN
data_in[37] => Add0.IN73
data_in[37] => rnd_val[5].DATAIN
data_in[37] => Add0.IN74
data_in[37] => rnd_val[4].DATAIN
data_in[37] => Add0.IN75
data_in[37] => rnd_val[3].DATAIN
data_in[37] => Add0.IN76
data_in[37] => rnd_val[2].DATAIN
data_in[37] => Add0.IN77
data_in[37] => rnd_val[1].DATAIN
data_in[37] => Add0.IN78
data_in[37] => rnd_val[0].DATAIN
data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rnd_val[0] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[1] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[2] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[3] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[4] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[5] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[6] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[7] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[8] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[9] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[10] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[11] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[12] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[13] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[14] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[15] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[16] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[17] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[18] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[19] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[20] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[21] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[1] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[2] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[3] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[4] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[5] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[6] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[7] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[8] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[9] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[10] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[11] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[12] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[13] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[14] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[15] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_sink_ready <= Lowpass_ast:Lowpass_ast_inst.ast_sink_ready
ast_source_valid <= Lowpass_ast:Lowpass_ast_inst.ast_source_valid
ast_source_error[0] <= Lowpass_ast:Lowpass_ast_inst.ast_source_error
ast_source_error[1] <= Lowpass_ast:Lowpass_ast_inst.ast_source_error


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_131:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_131:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl.clk
clk => Lowpass_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_131:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_131:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[15]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_131:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_error[1]


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_chh1:auto_generated.data[0]
data[1] => scfifo_chh1:auto_generated.data[1]
data[2] => scfifo_chh1:auto_generated.data[2]
data[3] => scfifo_chh1:auto_generated.data[3]
data[4] => scfifo_chh1:auto_generated.data[4]
data[5] => scfifo_chh1:auto_generated.data[5]
data[6] => scfifo_chh1:auto_generated.data[6]
data[7] => scfifo_chh1:auto_generated.data[7]
data[8] => scfifo_chh1:auto_generated.data[8]
data[9] => scfifo_chh1:auto_generated.data[9]
data[10] => scfifo_chh1:auto_generated.data[10]
data[11] => scfifo_chh1:auto_generated.data[11]
data[12] => scfifo_chh1:auto_generated.data[12]
data[13] => scfifo_chh1:auto_generated.data[13]
data[14] => scfifo_chh1:auto_generated.data[14]
data[15] => scfifo_chh1:auto_generated.data[15]
data[16] => scfifo_chh1:auto_generated.data[16]
data[17] => scfifo_chh1:auto_generated.data[17]
q[0] <= scfifo_chh1:auto_generated.q[0]
q[1] <= scfifo_chh1:auto_generated.q[1]
q[2] <= scfifo_chh1:auto_generated.q[2]
q[3] <= scfifo_chh1:auto_generated.q[3]
q[4] <= scfifo_chh1:auto_generated.q[4]
q[5] <= scfifo_chh1:auto_generated.q[5]
q[6] <= scfifo_chh1:auto_generated.q[6]
q[7] <= scfifo_chh1:auto_generated.q[7]
q[8] <= scfifo_chh1:auto_generated.q[8]
q[9] <= scfifo_chh1:auto_generated.q[9]
q[10] <= scfifo_chh1:auto_generated.q[10]
q[11] <= scfifo_chh1:auto_generated.q[11]
q[12] <= scfifo_chh1:auto_generated.q[12]
q[13] <= scfifo_chh1:auto_generated.q[13]
q[14] <= scfifo_chh1:auto_generated.q[14]
q[15] <= scfifo_chh1:auto_generated.q[15]
q[16] <= scfifo_chh1:auto_generated.q[16]
q[17] <= scfifo_chh1:auto_generated.q[17]
wrreq => scfifo_chh1:auto_generated.wrreq
rdreq => scfifo_chh1:auto_generated.rdreq
clock => scfifo_chh1:auto_generated.clock
aclr => scfifo_chh1:auto_generated.aclr
sclr => scfifo_chh1:auto_generated.sclr
empty <= scfifo_chh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_chh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_chh1:auto_generated.usedw[0]
usedw[1] <= scfifo_chh1:auto_generated.usedw[1]
usedw[2] <= scfifo_chh1:auto_generated.usedw[2]


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated
aclr => a_dpfifo_7s81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_7s81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_7s81:dpfifo.data[0]
data[1] => a_dpfifo_7s81:dpfifo.data[1]
data[2] => a_dpfifo_7s81:dpfifo.data[2]
data[3] => a_dpfifo_7s81:dpfifo.data[3]
data[4] => a_dpfifo_7s81:dpfifo.data[4]
data[5] => a_dpfifo_7s81:dpfifo.data[5]
data[6] => a_dpfifo_7s81:dpfifo.data[6]
data[7] => a_dpfifo_7s81:dpfifo.data[7]
data[8] => a_dpfifo_7s81:dpfifo.data[8]
data[9] => a_dpfifo_7s81:dpfifo.data[9]
data[10] => a_dpfifo_7s81:dpfifo.data[10]
data[11] => a_dpfifo_7s81:dpfifo.data[11]
data[12] => a_dpfifo_7s81:dpfifo.data[12]
data[13] => a_dpfifo_7s81:dpfifo.data[13]
data[14] => a_dpfifo_7s81:dpfifo.data[14]
data[15] => a_dpfifo_7s81:dpfifo.data[15]
data[16] => a_dpfifo_7s81:dpfifo.data[16]
data[17] => a_dpfifo_7s81:dpfifo.data[17]
empty <= a_dpfifo_7s81:dpfifo.empty
q[0] <= a_dpfifo_7s81:dpfifo.q[0]
q[1] <= a_dpfifo_7s81:dpfifo.q[1]
q[2] <= a_dpfifo_7s81:dpfifo.q[2]
q[3] <= a_dpfifo_7s81:dpfifo.q[3]
q[4] <= a_dpfifo_7s81:dpfifo.q[4]
q[5] <= a_dpfifo_7s81:dpfifo.q[5]
q[6] <= a_dpfifo_7s81:dpfifo.q[6]
q[7] <= a_dpfifo_7s81:dpfifo.q[7]
q[8] <= a_dpfifo_7s81:dpfifo.q[8]
q[9] <= a_dpfifo_7s81:dpfifo.q[9]
q[10] <= a_dpfifo_7s81:dpfifo.q[10]
q[11] <= a_dpfifo_7s81:dpfifo.q[11]
q[12] <= a_dpfifo_7s81:dpfifo.q[12]
q[13] <= a_dpfifo_7s81:dpfifo.q[13]
q[14] <= a_dpfifo_7s81:dpfifo.q[14]
q[15] <= a_dpfifo_7s81:dpfifo.q[15]
q[16] <= a_dpfifo_7s81:dpfifo.q[16]
q[17] <= a_dpfifo_7s81:dpfifo.q[17]
rdreq => a_dpfifo_7s81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_7s81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_7s81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_7s81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_7s81:dpfifo.usedw[2]
wrreq => a_dpfifo_7s81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_0tf1:FIFOram.clock0
clock => altsyncram_0tf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_0tf1:FIFOram.data_a[0]
data[1] => altsyncram_0tf1:FIFOram.data_a[1]
data[2] => altsyncram_0tf1:FIFOram.data_a[2]
data[3] => altsyncram_0tf1:FIFOram.data_a[3]
data[4] => altsyncram_0tf1:FIFOram.data_a[4]
data[5] => altsyncram_0tf1:FIFOram.data_a[5]
data[6] => altsyncram_0tf1:FIFOram.data_a[6]
data[7] => altsyncram_0tf1:FIFOram.data_a[7]
data[8] => altsyncram_0tf1:FIFOram.data_a[8]
data[9] => altsyncram_0tf1:FIFOram.data_a[9]
data[10] => altsyncram_0tf1:FIFOram.data_a[10]
data[11] => altsyncram_0tf1:FIFOram.data_a[11]
data[12] => altsyncram_0tf1:FIFOram.data_a[12]
data[13] => altsyncram_0tf1:FIFOram.data_a[13]
data[14] => altsyncram_0tf1:FIFOram.data_a[14]
data[15] => altsyncram_0tf1:FIFOram.data_a[15]
data[16] => altsyncram_0tf1:FIFOram.data_a[16]
data[17] => altsyncram_0tf1:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_0tf1:FIFOram.q_b[0]
q[1] <= altsyncram_0tf1:FIFOram.q_b[1]
q[2] <= altsyncram_0tf1:FIFOram.q_b[2]
q[3] <= altsyncram_0tf1:FIFOram.q_b[3]
q[4] <= altsyncram_0tf1:FIFOram.q_b[4]
q[5] <= altsyncram_0tf1:FIFOram.q_b[5]
q[6] <= altsyncram_0tf1:FIFOram.q_b[6]
q[7] <= altsyncram_0tf1:FIFOram.q_b[7]
q[8] <= altsyncram_0tf1:FIFOram.q_b[8]
q[9] <= altsyncram_0tf1:FIFOram.q_b[9]
q[10] <= altsyncram_0tf1:FIFOram.q_b[10]
q[11] <= altsyncram_0tf1:FIFOram.q_b[11]
q[12] <= altsyncram_0tf1:FIFOram.q_b[12]
q[13] <= altsyncram_0tf1:FIFOram.q_b[13]
q[14] <= altsyncram_0tf1:FIFOram.q_b[14]
q[15] <= altsyncram_0tf1:FIFOram.q_b[15]
q[16] <= altsyncram_0tf1:FIFOram.q_b[16]
q[17] <= altsyncram_0tf1:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_0tf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_0tf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore
clk => clk.IN3
rst => rst.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
clk_en => clk_en.IN3
fir_result[0] <= rnd_dat:Urnd.data_out
fir_result[1] <= rnd_dat:Urnd.data_out
fir_result[2] <= rnd_dat:Urnd.data_out
fir_result[3] <= rnd_dat:Urnd.data_out
fir_result[4] <= rnd_dat:Urnd.data_out
fir_result[5] <= rnd_dat:Urnd.data_out
fir_result[6] <= rnd_dat:Urnd.data_out
fir_result[7] <= rnd_dat:Urnd.data_out
fir_result[8] <= rnd_dat:Urnd.data_out
fir_result[9] <= rnd_dat:Urnd.data_out
fir_result[10] <= rnd_dat:Urnd.data_out
fir_result[11] <= rnd_dat:Urnd.data_out
fir_result[12] <= rnd_dat:Urnd.data_out
fir_result[13] <= rnd_dat:Urnd.data_out
fir_result[14] <= rnd_dat:Urnd.data_out
fir_result[15] <= rnd_dat:Urnd.data_out
rdy_to_ld <= Lowpass_st_s:U1_n.rdy_to_ld
done <= Lowpass_st_s:U1_n.done


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
clk => clk.IN72
rst => rst.IN7
data_in[0] => data_ee[0].IN1
data_in[1] => data_ee[1].IN1
data_in[2] => data_ee[2].IN1
data_in[3] => data_ee[3].IN1
data_in[4] => data_ee[4].IN1
data_in[5] => data_ee[5].IN1
data_in[6] => data_ee[6].IN1
data_in[7] => data_ee[7].IN1
clk_en => clk_en.IN71
rdy_to_ld <= ser_ctrl_cen:Usc.rdy_to_ld
done <= ser_ctrl_cen:Usc.done
fir_result[0] <= scale_shft_comb_cen:Usscx.res
fir_result[1] <= scale_shft_comb_cen:Usscx.res
fir_result[2] <= scale_shft_comb_cen:Usscx.res
fir_result[3] <= scale_shft_comb_cen:Usscx.res
fir_result[4] <= scale_shft_comb_cen:Usscx.res
fir_result[5] <= scale_shft_comb_cen:Usscx.res
fir_result[6] <= scale_shft_comb_cen:Usscx.res
fir_result[7] <= scale_shft_comb_cen:Usscx.res
fir_result[8] <= scale_shft_comb_cen:Usscx.res
fir_result[9] <= scale_shft_comb_cen:Usscx.res
fir_result[10] <= scale_shft_comb_cen:Usscx.res
fir_result[11] <= scale_shft_comb_cen:Usscx.res
fir_result[12] <= scale_shft_comb_cen:Usscx.res
fir_result[13] <= scale_shft_comb_cen:Usscx.res
fir_result[14] <= scale_shft_comb_cen:Usscx.res
fir_result[15] <= scale_shft_comb_cen:Usscx.res
fir_result[16] <= scale_shft_comb_cen:Usscx.res
fir_result[17] <= scale_shft_comb_cen:Usscx.res
fir_result[18] <= scale_shft_comb_cen:Usscx.res
fir_result[19] <= scale_shft_comb_cen:Usscx.res
fir_result[20] <= scale_shft_comb_cen:Usscx.res
fir_result[21] <= scale_shft_comb_cen:Usscx.res
fir_result[22] <= scale_shft_comb_cen:Usscx.res
fir_result[23] <= scale_shft_comb_cen:Usscx.res
fir_result[24] <= scale_shft_comb_cen:Usscx.res
fir_result[25] <= scale_shft_comb_cen:Usscx.res
fir_result[26] <= scale_shft_comb_cen:Usscx.res
fir_result[27] <= scale_shft_comb_cen:Usscx.res
fir_result[28] <= scale_shft_comb_cen:Usscx.res
fir_result[29] <= scale_shft_comb_cen:Usscx.res


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a
clk => add_dly2[1].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => add_dly2.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => add_dly2.OUTPUTSELECT
data_in[0] => data_reg.DATAA
data_in[1] => data_reg.DATAA
data_in[2] => data_reg.DATAA
data_in[3] => data_reg.DATAA
data_in[4] => data_reg.DATAA
data_in[5] => data_reg.DATAA
data_in[6] => data_reg.DATAA
data_in[7] => data_reg.DATAA
data_in[8] => data_reg.DATAA
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
data_out <= add_dly2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out_eab_apx <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_1_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_2_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_3_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_4_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_1_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_2_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_3_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_4_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_5_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_6_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_7_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_8_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_9_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_10_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_11_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_12_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_13_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_14_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_15_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_16_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_17_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_18_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_19_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_20_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_21_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_22_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_23_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_24_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_25_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_26_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_27_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_28_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_29_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_30_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_31_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_32_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_33_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_34_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_35_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_36_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_37_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_38_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => data_out[5]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => data_out[1]~reg0.DATAIN
addr_in[3] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder4.IN0
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
ain[0] => Add0.IN22
ain[1] => Add0.IN21
ain[2] => Add0.IN20
ain[3] => Add0.IN19
ain[4] => Add0.IN18
ain[5] => Add0.IN17
ain[6] => Add0.IN16
ain[7] => Add0.IN15
ain[8] => Add0.IN14
ain[9] => Add0.IN13
ain[10] => Add0.IN12
ain[11] => Add0.IN11
ain[12] => Add0.IN10
ain[13] => Add0.IN9
ain[14] => Add0.IN8
ain[15] => Add0.IN7
ain[16] => Add0.IN6
ain[17] => Add0.IN5
ain[18] => Add0.IN4
ain[19] => Add0.IN3
ain[20] => Add0.IN1
ain[20] => Add0.IN2
bin[0] => Add0.IN44
bin[1] => Add0.IN43
bin[2] => Add0.IN42
bin[3] => Add0.IN41
bin[4] => Add0.IN40
bin[5] => Add0.IN39
bin[6] => Add0.IN38
bin[7] => Add0.IN37
bin[8] => Add0.IN36
bin[9] => Add0.IN35
bin[10] => Add0.IN34
bin[11] => Add0.IN33
bin[12] => Add0.IN32
bin[13] => Add0.IN31
bin[14] => Add0.IN30
bin[15] => Add0.IN29
bin[16] => Add0.IN28
bin[17] => Add0.IN27
bin[18] => Add0.IN26
bin[19] => Add0.IN25
bin[20] => Add0.IN23
bin[20] => Add0.IN24
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa
clk => accum[0].CLK
clk => accum[1].CLK
clk => accum[2].CLK
clk => accum[3].CLK
clk => accum[4].CLK
clk => accum[5].CLK
clk => accum[6].CLK
clk => accum[7].CLK
clk => accum[8].CLK
clk => accum[9].CLK
clk => accum[10].CLK
clk => accum[11].CLK
clk => accum[12].CLK
clk => accum[13].CLK
clk => accum[14].CLK
clk => accum[15].CLK
clk => accum[16].CLK
clk => accum[17].CLK
clk => accum[18].CLK
clk => accum[19].CLK
clk => accum[20].CLK
clk => accum[21].CLK
clk => accum[22].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
clk => a_reg[16].CLK
clk => a_reg[17].CLK
clk => a_reg[18].CLK
clk => a_reg[19].CLK
clk => a_reg[20].CLK
clk => a_reg[21].CLK
clk => a_inv_mx[0].CLK
clk => a_inv_mx[1].CLK
clk => a_inv_mx[2].CLK
clk => a_inv_mx[3].CLK
clk => a_inv_mx[4].CLK
clk => a_inv_mx[5].CLK
clk => a_inv_mx[6].CLK
clk => a_inv_mx[7].CLK
clk => a_inv_mx[8].CLK
clk => a_inv_mx[9].CLK
clk => a_inv_mx[10].CLK
clk => a_inv_mx[11].CLK
clk => a_inv_mx[12].CLK
clk => a_inv_mx[13].CLK
clk => a_inv_mx[14].CLK
clk => a_inv_mx[15].CLK
clk => a_inv_mx[16].CLK
clk => a_inv_mx[17].CLK
clk => a_inv_mx[18].CLK
clk => a_inv_mx[19].CLK
clk => a_inv_mx[20].CLK
clk => a_inv_mx[21].CLK
clk => a_inv_mx[22].CLK
clk => rst_dly.CLK
gclk_en => accum[2].ENA
gclk_en => accum[1].ENA
gclk_en => rst_dly.ENA
gclk_en => accum[0].ENA
gclk_en => a_inv_mx[0].ENA
gclk_en => a_reg[0].ENA
gclk_en => accum[3].ENA
gclk_en => accum[4].ENA
gclk_en => accum[5].ENA
gclk_en => accum[6].ENA
gclk_en => accum[7].ENA
gclk_en => accum[8].ENA
gclk_en => accum[9].ENA
gclk_en => accum[10].ENA
gclk_en => accum[11].ENA
gclk_en => accum[12].ENA
gclk_en => accum[13].ENA
gclk_en => accum[14].ENA
gclk_en => accum[15].ENA
gclk_en => accum[16].ENA
gclk_en => accum[17].ENA
gclk_en => accum[18].ENA
gclk_en => accum[19].ENA
gclk_en => accum[20].ENA
gclk_en => accum[21].ENA
gclk_en => accum[22].ENA
gclk_en => a_reg[1].ENA
gclk_en => a_reg[2].ENA
gclk_en => a_reg[3].ENA
gclk_en => a_reg[4].ENA
gclk_en => a_reg[5].ENA
gclk_en => a_reg[6].ENA
gclk_en => a_reg[7].ENA
gclk_en => a_reg[8].ENA
gclk_en => a_reg[9].ENA
gclk_en => a_reg[10].ENA
gclk_en => a_reg[11].ENA
gclk_en => a_reg[12].ENA
gclk_en => a_reg[13].ENA
gclk_en => a_reg[14].ENA
gclk_en => a_reg[15].ENA
gclk_en => a_reg[16].ENA
gclk_en => a_reg[17].ENA
gclk_en => a_reg[18].ENA
gclk_en => a_reg[19].ENA
gclk_en => a_reg[20].ENA
gclk_en => a_reg[21].ENA
gclk_en => a_inv_mx[1].ENA
gclk_en => a_inv_mx[2].ENA
gclk_en => a_inv_mx[3].ENA
gclk_en => a_inv_mx[4].ENA
gclk_en => a_inv_mx[5].ENA
gclk_en => a_inv_mx[6].ENA
gclk_en => a_inv_mx[7].ENA
gclk_en => a_inv_mx[8].ENA
gclk_en => a_inv_mx[9].ENA
gclk_en => a_inv_mx[10].ENA
gclk_en => a_inv_mx[11].ENA
gclk_en => a_inv_mx[12].ENA
gclk_en => a_inv_mx[13].ENA
gclk_en => a_inv_mx[14].ENA
gclk_en => a_inv_mx[15].ENA
gclk_en => a_inv_mx[16].ENA
gclk_en => a_inv_mx[17].ENA
gclk_en => a_inv_mx[18].ENA
gclk_en => a_inv_mx[19].ENA
gclk_en => a_inv_mx[20].ENA
gclk_en => a_inv_mx[21].ENA
gclk_en => a_inv_mx[22].ENA
rst => rst_dly.DATAIN
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
ain[0] => a_inv_mx.DATAA
ain[0] => Add0.IN46
ain[0] => a_reg[0].DATAIN
ain[1] => a_inv_mx.DATAA
ain[1] => Add0.IN45
ain[1] => a_reg[1].DATAIN
ain[2] => a_inv_mx.DATAA
ain[2] => Add0.IN44
ain[2] => a_reg[2].DATAIN
ain[3] => a_inv_mx.DATAA
ain[3] => Add0.IN43
ain[3] => a_reg[3].DATAIN
ain[4] => a_inv_mx.DATAA
ain[4] => Add0.IN42
ain[4] => a_reg[4].DATAIN
ain[5] => a_inv_mx.DATAA
ain[5] => Add0.IN41
ain[5] => a_reg[5].DATAIN
ain[6] => a_inv_mx.DATAA
ain[6] => Add0.IN40
ain[6] => a_reg[6].DATAIN
ain[7] => a_inv_mx.DATAA
ain[7] => Add0.IN39
ain[7] => a_reg[7].DATAIN
ain[8] => a_inv_mx.DATAA
ain[8] => Add0.IN38
ain[8] => a_reg[8].DATAIN
ain[9] => a_inv_mx.DATAA
ain[9] => Add0.IN37
ain[9] => a_reg[9].DATAIN
ain[10] => a_inv_mx.DATAA
ain[10] => Add0.IN36
ain[10] => a_reg[10].DATAIN
ain[11] => a_inv_mx.DATAA
ain[11] => Add0.IN35
ain[11] => a_reg[11].DATAIN
ain[12] => a_inv_mx.DATAA
ain[12] => Add0.IN34
ain[12] => a_reg[12].DATAIN
ain[13] => a_inv_mx.DATAA
ain[13] => Add0.IN33
ain[13] => a_reg[13].DATAIN
ain[14] => a_inv_mx.DATAA
ain[14] => Add0.IN32
ain[14] => a_reg[14].DATAIN
ain[15] => a_inv_mx.DATAA
ain[15] => Add0.IN31
ain[15] => a_reg[15].DATAIN
ain[16] => a_inv_mx.DATAA
ain[16] => Add0.IN30
ain[16] => a_reg[16].DATAIN
ain[17] => a_inv_mx.DATAA
ain[17] => Add0.IN29
ain[17] => a_reg[17].DATAIN
ain[18] => a_inv_mx.DATAA
ain[18] => Add0.IN28
ain[18] => a_reg[18].DATAIN
ain[19] => a_inv_mx.DATAA
ain[19] => Add0.IN27
ain[19] => a_reg[19].DATAIN
ain[20] => a_inv_mx.DATAA
ain[20] => Add0.IN26
ain[20] => a_reg[20].DATAIN
ain[21] => a_inv_mx.DATAA
ain[21] => a_inv_mx.DATAA
ain[21] => Add0.IN24
ain[21] => Add0.IN25
ain[21] => a_reg[21].DATAIN
accum_out[0] <= accum[0].DB_MAX_OUTPUT_PORT_TYPE
accum_out[1] <= accum[1].DB_MAX_OUTPUT_PORT_TYPE
accum_out[2] <= accum[2].DB_MAX_OUTPUT_PORT_TYPE
accum_out[3] <= accum[3].DB_MAX_OUTPUT_PORT_TYPE
accum_out[4] <= accum[4].DB_MAX_OUTPUT_PORT_TYPE
accum_out[5] <= accum[5].DB_MAX_OUTPUT_PORT_TYPE
accum_out[6] <= accum[6].DB_MAX_OUTPUT_PORT_TYPE
accum_out[7] <= accum[7].DB_MAX_OUTPUT_PORT_TYPE
accum_out[8] <= accum[8].DB_MAX_OUTPUT_PORT_TYPE
accum_out[9] <= accum[9].DB_MAX_OUTPUT_PORT_TYPE
accum_out[10] <= accum[10].DB_MAX_OUTPUT_PORT_TYPE
accum_out[11] <= accum[11].DB_MAX_OUTPUT_PORT_TYPE
accum_out[12] <= accum[12].DB_MAX_OUTPUT_PORT_TYPE
accum_out[13] <= accum[13].DB_MAX_OUTPUT_PORT_TYPE
accum_out[14] <= accum[14].DB_MAX_OUTPUT_PORT_TYPE
accum_out[15] <= accum[15].DB_MAX_OUTPUT_PORT_TYPE
accum_out[16] <= accum[16].DB_MAX_OUTPUT_PORT_TYPE
accum_out[17] <= accum[17].DB_MAX_OUTPUT_PORT_TYPE
accum_out[18] <= accum[18].DB_MAX_OUTPUT_PORT_TYPE
accum_out[19] <= accum[19].DB_MAX_OUTPUT_PORT_TYPE
accum_out[20] <= accum[20].DB_MAX_OUTPUT_PORT_TYPE
accum_out[21] <= accum[21].DB_MAX_OUTPUT_PORT_TYPE
accum_out[22] <= accum[22].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft
clk => shft_out[0]~reg0.CLK
clk => shft_out[1]~reg0.CLK
clk => shft_out[2]~reg0.CLK
clk => shft_out[3]~reg0.CLK
clk => shft_out[4]~reg0.CLK
clk => shft_out[5]~reg0.CLK
clk => shft_out[6]~reg0.CLK
clk => shft_out[7]~reg0.CLK
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
ain => shft_out.DATAB
shft_out[0] <= shft_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[1] <= shft_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[2] <= shft_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[3] <= shft_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[4] <= shft_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[5] <= shft_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[6] <= shft_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[7] <= shft_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
clk => res[20]~reg0.CLK
clk => res[21]~reg0.CLK
clk => res[22]~reg0.CLK
clk => res[23]~reg0.CLK
clk => res[24]~reg0.CLK
clk => res[25]~reg0.CLK
clk => res[26]~reg0.CLK
clk => res[27]~reg0.CLK
clk => res[28]~reg0.CLK
clk => res[29]~reg0.CLK
clk => res[30]~reg0.CLK
gclk_en => always0.IN0
ce => always0.IN1
accum[0] => res[8]~reg0.DATAIN
accum[1] => res[9]~reg0.DATAIN
accum[2] => res[10]~reg0.DATAIN
accum[3] => res[11]~reg0.DATAIN
accum[4] => res[12]~reg0.DATAIN
accum[5] => res[13]~reg0.DATAIN
accum[6] => res[14]~reg0.DATAIN
accum[7] => res[15]~reg0.DATAIN
accum[8] => res[16]~reg0.DATAIN
accum[9] => res[17]~reg0.DATAIN
accum[10] => res[18]~reg0.DATAIN
accum[11] => res[19]~reg0.DATAIN
accum[12] => res[20]~reg0.DATAIN
accum[13] => res[21]~reg0.DATAIN
accum[14] => res[22]~reg0.DATAIN
accum[15] => res[23]~reg0.DATAIN
accum[16] => res[24]~reg0.DATAIN
accum[17] => res[25]~reg0.DATAIN
accum[18] => res[26]~reg0.DATAIN
accum[19] => res[27]~reg0.DATAIN
accum[20] => res[28]~reg0.DATAIN
accum[21] => res[29]~reg0.DATAIN
accum[22] => res[30]~reg0.DATAIN
shft[0] => res[0]~reg0.DATAIN
shft[1] => res[1]~reg0.DATAIN
shft[2] => res[2]~reg0.DATAIN
shft[3] => res[3]~reg0.DATAIN
shft[4] => res[4]~reg0.DATAIN
shft[5] => res[5]~reg0.DATAIN
shft[6] => res[6]~reg0.DATAIN
shft[7] => res[7]~reg0.DATAIN
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc
rst => done_cnt.OUTPUTSELECT
rst => done_cnt.OUTPUTSELECT
rst => data_ld.OUTPUTSELECT
rst => done_flag.OUTPUTSELECT
rst => tdl_rdy.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => done_int_del.OUTPUTSELECT
rst => pre_rdy_del.OUTPUTSELECT
rst => sa_rst_out_del.OUTPUTSELECT
rst => ser_inv_out_del.OUTPUTSELECT
rst => tdl_ld_del.OUTPUTSELECT
rst => sym_rst_del.OUTPUTSELECT
rst => done_flag_del.OUTPUTSELECT
clk => done_flag_del.CLK
clk => sym_rst_del.CLK
clk => tdl_ld_del.CLK
clk => ser_inv_out_del.CLK
clk => sa_rst_out_del.CLK
clk => pre_rdy_del.CLK
clk => done_int_del.CLK
clk => tdl_wait[0].CLK
clk => tdl_wait[1].CLK
clk => tdl_wait[2].CLK
clk => tdl_wait[3].CLK
clk => tdl_wait[4].CLK
clk => tdl_wait[5].CLK
clk => tdl_wait[6].CLK
clk => tdl_wait[7].CLK
clk => tdl_wait[8].CLK
clk => tdl_rdy.CLK
clk => done_flag.CLK
clk => data_ld~reg0.CLK
clk => done_cnt[0].CLK
clk => done_cnt[1].CLK
clk_en => done_cnt.OUTPUTSELECT
clk_en => done_cnt.OUTPUTSELECT
clk_en => always1.IN1
clk_en => always2.IN1
clk_en => tdl_rdy.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => done_int_del.OUTPUTSELECT
clk_en => pre_rdy_del.OUTPUTSELECT
clk_en => sa_rst_out_del.OUTPUTSELECT
clk_en => ser_inv_out_del.OUTPUTSELECT
clk_en => tdl_ld_del.OUTPUTSELECT
clk_en => sym_rst_del.OUTPUTSELECT
clk_en => done_flag_del.OUTPUTSELECT
sa_rst_out <= sa_rst_out_del.DB_MAX_OUTPUT_PORT_TYPE
ser_inv_out <= ser_inv_out_del.DB_MAX_OUTPUT_PORT_TYPE
tdl_ld <= tdl_ld_del.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= tdl_wait[0].DB_MAX_OUTPUT_PORT_TYPE
pre_rdy <= pre_rdy_del.DB_MAX_OUTPUT_PORT_TYPE
sym_rst <= sym_rst_del.DB_MAX_OUTPUT_PORT_TYPE
done_int <= done_int_del.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>
data_ld <= data_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
clk => clk.IN72
rst => rst.IN7
data_in[0] => data_ee[0].IN1
data_in[1] => data_ee[1].IN1
data_in[2] => data_ee[2].IN1
data_in[3] => data_ee[3].IN1
data_in[4] => data_ee[4].IN1
data_in[5] => data_ee[5].IN1
data_in[6] => data_ee[6].IN1
data_in[7] => data_ee[7].IN2
clk_en => clk_en.IN71
rdy_to_ld <= ser_ctrl_cen:Usc.rdy_to_ld
done <= ser_ctrl_cen:Usc.done
fir_result[0] <= scale_shft_comb_cen:Usscx.res
fir_result[1] <= scale_shft_comb_cen:Usscx.res
fir_result[2] <= scale_shft_comb_cen:Usscx.res
fir_result[3] <= scale_shft_comb_cen:Usscx.res
fir_result[4] <= scale_shft_comb_cen:Usscx.res
fir_result[5] <= scale_shft_comb_cen:Usscx.res
fir_result[6] <= scale_shft_comb_cen:Usscx.res
fir_result[7] <= scale_shft_comb_cen:Usscx.res
fir_result[8] <= scale_shft_comb_cen:Usscx.res
fir_result[9] <= scale_shft_comb_cen:Usscx.res
fir_result[10] <= scale_shft_comb_cen:Usscx.res
fir_result[11] <= scale_shft_comb_cen:Usscx.res
fir_result[12] <= scale_shft_comb_cen:Usscx.res
fir_result[13] <= scale_shft_comb_cen:Usscx.res
fir_result[14] <= scale_shft_comb_cen:Usscx.res
fir_result[15] <= scale_shft_comb_cen:Usscx.res
fir_result[16] <= scale_shft_comb_cen:Usscx.res
fir_result[17] <= scale_shft_comb_cen:Usscx.res
fir_result[18] <= scale_shft_comb_cen:Usscx.res
fir_result[19] <= scale_shft_comb_cen:Usscx.res
fir_result[20] <= scale_shft_comb_cen:Usscx.res
fir_result[21] <= scale_shft_comb_cen:Usscx.res
fir_result[22] <= scale_shft_comb_cen:Usscx.res
fir_result[23] <= scale_shft_comb_cen:Usscx.res
fir_result[24] <= scale_shft_comb_cen:Usscx.res
fir_result[25] <= scale_shft_comb_cen:Usscx.res
fir_result[26] <= scale_shft_comb_cen:Usscx.res
fir_result[27] <= scale_shft_comb_cen:Usscx.res
fir_result[28] <= scale_shft_comb_cen:Usscx.res
fir_result[29] <= scale_shft_comb_cen:Usscx.res


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a
clk => add_dly2[1].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => add_dly2.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => add_dly2.OUTPUTSELECT
data_in[0] => data_reg.DATAA
data_in[1] => data_reg.DATAA
data_in[2] => data_reg.DATAA
data_in[3] => data_reg.DATAA
data_in[4] => data_reg.DATAA
data_in[5] => data_reg.DATAA
data_in[6] => data_reg.DATAA
data_in[7] => data_reg.DATAA
data_in[8] => data_reg.DATAA
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
data_out <= add_dly2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out_eab_apx <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_0_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_1_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_2_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_3_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_4_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_0_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_1_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_2_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_3_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_4_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_5_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_6_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_7_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_8_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_9_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_10_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_11_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_12_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_13_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_14_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_15_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_16_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_17_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_18_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_19_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_20_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_21_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_22_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_23_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_24_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_25_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_26_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_27_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_28_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_29_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_30_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_31_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_32_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_33_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_34_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_35_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_36_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_37_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_38_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => data_out[5]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => data_out[1]~reg0.DATAIN
addr_in[3] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder4.IN0
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
ain[0] => Add0.IN22
ain[1] => Add0.IN21
ain[2] => Add0.IN20
ain[3] => Add0.IN19
ain[4] => Add0.IN18
ain[5] => Add0.IN17
ain[6] => Add0.IN16
ain[7] => Add0.IN15
ain[8] => Add0.IN14
ain[9] => Add0.IN13
ain[10] => Add0.IN12
ain[11] => Add0.IN11
ain[12] => Add0.IN10
ain[13] => Add0.IN9
ain[14] => Add0.IN8
ain[15] => Add0.IN7
ain[16] => Add0.IN6
ain[17] => Add0.IN5
ain[18] => Add0.IN4
ain[19] => Add0.IN3
ain[20] => Add0.IN1
ain[20] => Add0.IN2
bin[0] => Add0.IN44
bin[1] => Add0.IN43
bin[2] => Add0.IN42
bin[3] => Add0.IN41
bin[4] => Add0.IN40
bin[5] => Add0.IN39
bin[6] => Add0.IN38
bin[7] => Add0.IN37
bin[8] => Add0.IN36
bin[9] => Add0.IN35
bin[10] => Add0.IN34
bin[11] => Add0.IN33
bin[12] => Add0.IN32
bin[13] => Add0.IN31
bin[14] => Add0.IN30
bin[15] => Add0.IN29
bin[16] => Add0.IN28
bin[17] => Add0.IN27
bin[18] => Add0.IN26
bin[19] => Add0.IN25
bin[20] => Add0.IN23
bin[20] => Add0.IN24
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa
clk => accum[0].CLK
clk => accum[1].CLK
clk => accum[2].CLK
clk => accum[3].CLK
clk => accum[4].CLK
clk => accum[5].CLK
clk => accum[6].CLK
clk => accum[7].CLK
clk => accum[8].CLK
clk => accum[9].CLK
clk => accum[10].CLK
clk => accum[11].CLK
clk => accum[12].CLK
clk => accum[13].CLK
clk => accum[14].CLK
clk => accum[15].CLK
clk => accum[16].CLK
clk => accum[17].CLK
clk => accum[18].CLK
clk => accum[19].CLK
clk => accum[20].CLK
clk => accum[21].CLK
clk => accum[22].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
clk => a_reg[16].CLK
clk => a_reg[17].CLK
clk => a_reg[18].CLK
clk => a_reg[19].CLK
clk => a_reg[20].CLK
clk => a_reg[21].CLK
clk => a_inv_mx[0].CLK
clk => a_inv_mx[1].CLK
clk => a_inv_mx[2].CLK
clk => a_inv_mx[3].CLK
clk => a_inv_mx[4].CLK
clk => a_inv_mx[5].CLK
clk => a_inv_mx[6].CLK
clk => a_inv_mx[7].CLK
clk => a_inv_mx[8].CLK
clk => a_inv_mx[9].CLK
clk => a_inv_mx[10].CLK
clk => a_inv_mx[11].CLK
clk => a_inv_mx[12].CLK
clk => a_inv_mx[13].CLK
clk => a_inv_mx[14].CLK
clk => a_inv_mx[15].CLK
clk => a_inv_mx[16].CLK
clk => a_inv_mx[17].CLK
clk => a_inv_mx[18].CLK
clk => a_inv_mx[19].CLK
clk => a_inv_mx[20].CLK
clk => a_inv_mx[21].CLK
clk => a_inv_mx[22].CLK
clk => rst_dly.CLK
gclk_en => accum[2].ENA
gclk_en => accum[1].ENA
gclk_en => rst_dly.ENA
gclk_en => accum[0].ENA
gclk_en => a_inv_mx[0].ENA
gclk_en => a_reg[0].ENA
gclk_en => accum[3].ENA
gclk_en => accum[4].ENA
gclk_en => accum[5].ENA
gclk_en => accum[6].ENA
gclk_en => accum[7].ENA
gclk_en => accum[8].ENA
gclk_en => accum[9].ENA
gclk_en => accum[10].ENA
gclk_en => accum[11].ENA
gclk_en => accum[12].ENA
gclk_en => accum[13].ENA
gclk_en => accum[14].ENA
gclk_en => accum[15].ENA
gclk_en => accum[16].ENA
gclk_en => accum[17].ENA
gclk_en => accum[18].ENA
gclk_en => accum[19].ENA
gclk_en => accum[20].ENA
gclk_en => accum[21].ENA
gclk_en => accum[22].ENA
gclk_en => a_reg[1].ENA
gclk_en => a_reg[2].ENA
gclk_en => a_reg[3].ENA
gclk_en => a_reg[4].ENA
gclk_en => a_reg[5].ENA
gclk_en => a_reg[6].ENA
gclk_en => a_reg[7].ENA
gclk_en => a_reg[8].ENA
gclk_en => a_reg[9].ENA
gclk_en => a_reg[10].ENA
gclk_en => a_reg[11].ENA
gclk_en => a_reg[12].ENA
gclk_en => a_reg[13].ENA
gclk_en => a_reg[14].ENA
gclk_en => a_reg[15].ENA
gclk_en => a_reg[16].ENA
gclk_en => a_reg[17].ENA
gclk_en => a_reg[18].ENA
gclk_en => a_reg[19].ENA
gclk_en => a_reg[20].ENA
gclk_en => a_reg[21].ENA
gclk_en => a_inv_mx[1].ENA
gclk_en => a_inv_mx[2].ENA
gclk_en => a_inv_mx[3].ENA
gclk_en => a_inv_mx[4].ENA
gclk_en => a_inv_mx[5].ENA
gclk_en => a_inv_mx[6].ENA
gclk_en => a_inv_mx[7].ENA
gclk_en => a_inv_mx[8].ENA
gclk_en => a_inv_mx[9].ENA
gclk_en => a_inv_mx[10].ENA
gclk_en => a_inv_mx[11].ENA
gclk_en => a_inv_mx[12].ENA
gclk_en => a_inv_mx[13].ENA
gclk_en => a_inv_mx[14].ENA
gclk_en => a_inv_mx[15].ENA
gclk_en => a_inv_mx[16].ENA
gclk_en => a_inv_mx[17].ENA
gclk_en => a_inv_mx[18].ENA
gclk_en => a_inv_mx[19].ENA
gclk_en => a_inv_mx[20].ENA
gclk_en => a_inv_mx[21].ENA
gclk_en => a_inv_mx[22].ENA
rst => rst_dly.DATAIN
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
ain[0] => a_inv_mx.DATAA
ain[0] => Add0.IN46
ain[0] => a_reg[0].DATAIN
ain[1] => a_inv_mx.DATAA
ain[1] => Add0.IN45
ain[1] => a_reg[1].DATAIN
ain[2] => a_inv_mx.DATAA
ain[2] => Add0.IN44
ain[2] => a_reg[2].DATAIN
ain[3] => a_inv_mx.DATAA
ain[3] => Add0.IN43
ain[3] => a_reg[3].DATAIN
ain[4] => a_inv_mx.DATAA
ain[4] => Add0.IN42
ain[4] => a_reg[4].DATAIN
ain[5] => a_inv_mx.DATAA
ain[5] => Add0.IN41
ain[5] => a_reg[5].DATAIN
ain[6] => a_inv_mx.DATAA
ain[6] => Add0.IN40
ain[6] => a_reg[6].DATAIN
ain[7] => a_inv_mx.DATAA
ain[7] => Add0.IN39
ain[7] => a_reg[7].DATAIN
ain[8] => a_inv_mx.DATAA
ain[8] => Add0.IN38
ain[8] => a_reg[8].DATAIN
ain[9] => a_inv_mx.DATAA
ain[9] => Add0.IN37
ain[9] => a_reg[9].DATAIN
ain[10] => a_inv_mx.DATAA
ain[10] => Add0.IN36
ain[10] => a_reg[10].DATAIN
ain[11] => a_inv_mx.DATAA
ain[11] => Add0.IN35
ain[11] => a_reg[11].DATAIN
ain[12] => a_inv_mx.DATAA
ain[12] => Add0.IN34
ain[12] => a_reg[12].DATAIN
ain[13] => a_inv_mx.DATAA
ain[13] => Add0.IN33
ain[13] => a_reg[13].DATAIN
ain[14] => a_inv_mx.DATAA
ain[14] => Add0.IN32
ain[14] => a_reg[14].DATAIN
ain[15] => a_inv_mx.DATAA
ain[15] => Add0.IN31
ain[15] => a_reg[15].DATAIN
ain[16] => a_inv_mx.DATAA
ain[16] => Add0.IN30
ain[16] => a_reg[16].DATAIN
ain[17] => a_inv_mx.DATAA
ain[17] => Add0.IN29
ain[17] => a_reg[17].DATAIN
ain[18] => a_inv_mx.DATAA
ain[18] => Add0.IN28
ain[18] => a_reg[18].DATAIN
ain[19] => a_inv_mx.DATAA
ain[19] => Add0.IN27
ain[19] => a_reg[19].DATAIN
ain[20] => a_inv_mx.DATAA
ain[20] => Add0.IN26
ain[20] => a_reg[20].DATAIN
ain[21] => a_inv_mx.DATAA
ain[21] => a_inv_mx.DATAA
ain[21] => Add0.IN24
ain[21] => Add0.IN25
ain[21] => a_reg[21].DATAIN
accum_out[0] <= accum[0].DB_MAX_OUTPUT_PORT_TYPE
accum_out[1] <= accum[1].DB_MAX_OUTPUT_PORT_TYPE
accum_out[2] <= accum[2].DB_MAX_OUTPUT_PORT_TYPE
accum_out[3] <= accum[3].DB_MAX_OUTPUT_PORT_TYPE
accum_out[4] <= accum[4].DB_MAX_OUTPUT_PORT_TYPE
accum_out[5] <= accum[5].DB_MAX_OUTPUT_PORT_TYPE
accum_out[6] <= accum[6].DB_MAX_OUTPUT_PORT_TYPE
accum_out[7] <= accum[7].DB_MAX_OUTPUT_PORT_TYPE
accum_out[8] <= accum[8].DB_MAX_OUTPUT_PORT_TYPE
accum_out[9] <= accum[9].DB_MAX_OUTPUT_PORT_TYPE
accum_out[10] <= accum[10].DB_MAX_OUTPUT_PORT_TYPE
accum_out[11] <= accum[11].DB_MAX_OUTPUT_PORT_TYPE
accum_out[12] <= accum[12].DB_MAX_OUTPUT_PORT_TYPE
accum_out[13] <= accum[13].DB_MAX_OUTPUT_PORT_TYPE
accum_out[14] <= accum[14].DB_MAX_OUTPUT_PORT_TYPE
accum_out[15] <= accum[15].DB_MAX_OUTPUT_PORT_TYPE
accum_out[16] <= accum[16].DB_MAX_OUTPUT_PORT_TYPE
accum_out[17] <= accum[17].DB_MAX_OUTPUT_PORT_TYPE
accum_out[18] <= accum[18].DB_MAX_OUTPUT_PORT_TYPE
accum_out[19] <= accum[19].DB_MAX_OUTPUT_PORT_TYPE
accum_out[20] <= accum[20].DB_MAX_OUTPUT_PORT_TYPE
accum_out[21] <= accum[21].DB_MAX_OUTPUT_PORT_TYPE
accum_out[22] <= accum[22].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_shft_cen:Usershft
clk => shft_out[0]~reg0.CLK
clk => shft_out[1]~reg0.CLK
clk => shft_out[2]~reg0.CLK
clk => shft_out[3]~reg0.CLK
clk => shft_out[4]~reg0.CLK
clk => shft_out[5]~reg0.CLK
clk => shft_out[6]~reg0.CLK
clk => shft_out[7]~reg0.CLK
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
ain => shft_out.DATAB
shft_out[0] <= shft_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[1] <= shft_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[2] <= shft_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[3] <= shft_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[4] <= shft_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[5] <= shft_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[6] <= shft_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[7] <= shft_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_shft_comb_cen:Usscx
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
clk => res[20]~reg0.CLK
clk => res[21]~reg0.CLK
clk => res[22]~reg0.CLK
clk => res[23]~reg0.CLK
clk => res[24]~reg0.CLK
clk => res[25]~reg0.CLK
clk => res[26]~reg0.CLK
clk => res[27]~reg0.CLK
clk => res[28]~reg0.CLK
clk => res[29]~reg0.CLK
clk => res[30]~reg0.CLK
gclk_en => always0.IN0
ce => always0.IN1
accum[0] => res[8]~reg0.DATAIN
accum[1] => res[9]~reg0.DATAIN
accum[2] => res[10]~reg0.DATAIN
accum[3] => res[11]~reg0.DATAIN
accum[4] => res[12]~reg0.DATAIN
accum[5] => res[13]~reg0.DATAIN
accum[6] => res[14]~reg0.DATAIN
accum[7] => res[15]~reg0.DATAIN
accum[8] => res[16]~reg0.DATAIN
accum[9] => res[17]~reg0.DATAIN
accum[10] => res[18]~reg0.DATAIN
accum[11] => res[19]~reg0.DATAIN
accum[12] => res[20]~reg0.DATAIN
accum[13] => res[21]~reg0.DATAIN
accum[14] => res[22]~reg0.DATAIN
accum[15] => res[23]~reg0.DATAIN
accum[16] => res[24]~reg0.DATAIN
accum[17] => res[25]~reg0.DATAIN
accum[18] => res[26]~reg0.DATAIN
accum[19] => res[27]~reg0.DATAIN
accum[20] => res[28]~reg0.DATAIN
accum[21] => res[29]~reg0.DATAIN
accum[22] => res[30]~reg0.DATAIN
shft[0] => res[0]~reg0.DATAIN
shft[1] => res[1]~reg0.DATAIN
shft[2] => res[2]~reg0.DATAIN
shft[3] => res[3]~reg0.DATAIN
shft[4] => res[4]~reg0.DATAIN
shft[5] => res[5]~reg0.DATAIN
shft[6] => res[6]~reg0.DATAIN
shft[7] => res[7]~reg0.DATAIN
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc
rst => done_cnt.OUTPUTSELECT
rst => done_cnt.OUTPUTSELECT
rst => data_ld.OUTPUTSELECT
rst => done_flag.OUTPUTSELECT
rst => tdl_rdy.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => done_int_del.OUTPUTSELECT
rst => pre_rdy_del.OUTPUTSELECT
rst => sa_rst_out_del.OUTPUTSELECT
rst => ser_inv_out_del.OUTPUTSELECT
rst => tdl_ld_del.OUTPUTSELECT
rst => sym_rst_del.OUTPUTSELECT
rst => done_flag_del.OUTPUTSELECT
clk => done_flag_del.CLK
clk => sym_rst_del.CLK
clk => tdl_ld_del.CLK
clk => ser_inv_out_del.CLK
clk => sa_rst_out_del.CLK
clk => pre_rdy_del.CLK
clk => done_int_del.CLK
clk => tdl_wait[0].CLK
clk => tdl_wait[1].CLK
clk => tdl_wait[2].CLK
clk => tdl_wait[3].CLK
clk => tdl_wait[4].CLK
clk => tdl_wait[5].CLK
clk => tdl_wait[6].CLK
clk => tdl_wait[7].CLK
clk => tdl_wait[8].CLK
clk => tdl_rdy.CLK
clk => done_flag.CLK
clk => data_ld~reg0.CLK
clk => done_cnt[0].CLK
clk => done_cnt[1].CLK
clk_en => done_cnt.OUTPUTSELECT
clk_en => done_cnt.OUTPUTSELECT
clk_en => always1.IN1
clk_en => always2.IN1
clk_en => tdl_rdy.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => done_int_del.OUTPUTSELECT
clk_en => pre_rdy_del.OUTPUTSELECT
clk_en => sa_rst_out_del.OUTPUTSELECT
clk_en => ser_inv_out_del.OUTPUTSELECT
clk_en => tdl_ld_del.OUTPUTSELECT
clk_en => sym_rst_del.OUTPUTSELECT
clk_en => done_flag_del.OUTPUTSELECT
sa_rst_out <= sa_rst_out_del.DB_MAX_OUTPUT_PORT_TYPE
ser_inv_out <= ser_inv_out_del.DB_MAX_OUTPUT_PORT_TYPE
tdl_ld <= tdl_ld_del.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= tdl_wait[0].DB_MAX_OUTPUT_PORT_TYPE
pre_rdy <= pre_rdy_del.DB_MAX_OUTPUT_PORT_TYPE
sym_rst <= sym_rst_del.DB_MAX_OUTPUT_PORT_TYPE
done_int <= done_int_del.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>
data_ld <= data_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|sadd_lpm_cen:Uadd_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
clk => pipe[0][36].CLK
clk => pipe[0][37].CLK
clk => pipe[0][38].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
gclk_en => pipe[0][36].ENA
gclk_en => pipe[0][37].ENA
gclk_en => pipe[0][38].ENA
ain[0] => Add0.IN39
ain[1] => Add0.IN38
ain[2] => Add0.IN37
ain[3] => Add0.IN36
ain[4] => Add0.IN35
ain[5] => Add0.IN34
ain[6] => Add0.IN33
ain[7] => Add0.IN32
ain[8] => Add0.IN31
ain[9] => Add0.IN30
ain[10] => Add0.IN29
ain[11] => Add0.IN28
ain[12] => Add0.IN27
ain[13] => Add0.IN26
ain[14] => Add0.IN25
ain[15] => Add0.IN24
ain[16] => Add0.IN23
ain[17] => Add0.IN22
ain[18] => Add0.IN21
ain[19] => Add0.IN20
ain[20] => Add0.IN19
ain[21] => Add0.IN18
ain[22] => Add0.IN17
ain[23] => Add0.IN16
ain[24] => Add0.IN15
ain[25] => Add0.IN14
ain[26] => Add0.IN13
ain[27] => Add0.IN12
ain[28] => Add0.IN11
ain[29] => Add0.IN10
ain[30] => Add0.IN9
ain[31] => Add0.IN8
ain[32] => Add0.IN7
ain[33] => Add0.IN6
ain[34] => Add0.IN5
ain[35] => Add0.IN4
ain[36] => Add0.IN3
ain[37] => Add0.IN1
ain[37] => Add0.IN2
bin[0] => Add0.IN78
bin[1] => Add0.IN77
bin[2] => Add0.IN76
bin[3] => Add0.IN75
bin[4] => Add0.IN74
bin[5] => Add0.IN73
bin[6] => Add0.IN72
bin[7] => Add0.IN71
bin[8] => Add0.IN70
bin[9] => Add0.IN69
bin[10] => Add0.IN68
bin[11] => Add0.IN67
bin[12] => Add0.IN66
bin[13] => Add0.IN65
bin[14] => Add0.IN64
bin[15] => Add0.IN63
bin[16] => Add0.IN62
bin[17] => Add0.IN61
bin[18] => Add0.IN60
bin[19] => Add0.IN59
bin[20] => Add0.IN58
bin[21] => Add0.IN57
bin[22] => Add0.IN56
bin[23] => Add0.IN55
bin[24] => Add0.IN54
bin[25] => Add0.IN53
bin[26] => Add0.IN52
bin[27] => Add0.IN51
bin[28] => Add0.IN50
bin[29] => Add0.IN49
bin[30] => Add0.IN48
bin[31] => Add0.IN47
bin[32] => Add0.IN46
bin[33] => Add0.IN45
bin[34] => Add0.IN44
bin[35] => Add0.IN43
bin[36] => Add0.IN42
bin[37] => Add0.IN40
bin[37] => Add0.IN41
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE
res[36] <= pipe[0][36].DB_MAX_OUTPUT_PORT_TYPE
res[37] <= pipe[0][37].DB_MAX_OUTPUT_PORT_TYPE
res[38] <= pipe[0][38].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd
data_in[0] => Add0.IN56
data_in[1] => Add0.IN55
data_in[2] => Add0.IN54
data_in[3] => Add0.IN53
data_in[4] => Add0.IN52
data_in[5] => Add0.IN51
data_in[6] => Add0.IN50
data_in[7] => Add0.IN49
data_in[8] => Add0.IN48
data_in[9] => Add0.IN47
data_in[10] => Add0.IN46
data_in[11] => Add0.IN45
data_in[12] => Add0.IN44
data_in[13] => Add0.IN43
data_in[14] => Add0.IN42
data_in[15] => Add0.IN41
data_in[16] => Add0.IN40
data_in[17] => Add0.IN39
data_in[18] => Add0.IN38
data_in[19] => Add0.IN37
data_in[20] => Add0.IN36
data_in[21] => Add0.IN35
data_in[22] => Add0.IN34
data_in[23] => Add0.IN33
data_in[24] => Add0.IN32
data_in[25] => Add0.IN31
data_in[26] => Add0.IN30
data_in[27] => Add0.IN29
data_in[28] => Add0.IN28
data_in[29] => Add0.IN27
data_in[30] => Add0.IN26
data_in[31] => Add0.IN25
data_in[32] => Add0.IN24
data_in[33] => Add0.IN23
data_in[34] => Add0.IN22
data_in[35] => Add0.IN21
data_in[36] => Add0.IN20
data_in[37] => Add0.IN18
data_in[37] => Add0.IN19
data_in[37] => Add0.IN57
data_in[37] => rnd_val[21].DATAIN
data_in[37] => Add0.IN58
data_in[37] => rnd_val[20].DATAIN
data_in[37] => Add0.IN59
data_in[37] => rnd_val[19].DATAIN
data_in[37] => Add0.IN60
data_in[37] => rnd_val[18].DATAIN
data_in[37] => Add0.IN61
data_in[37] => rnd_val[17].DATAIN
data_in[37] => Add0.IN62
data_in[37] => rnd_val[16].DATAIN
data_in[37] => Add0.IN63
data_in[37] => rnd_val[15].DATAIN
data_in[37] => Add0.IN64
data_in[37] => rnd_val[14].DATAIN
data_in[37] => Add0.IN65
data_in[37] => rnd_val[13].DATAIN
data_in[37] => Add0.IN66
data_in[37] => rnd_val[12].DATAIN
data_in[37] => Add0.IN67
data_in[37] => rnd_val[11].DATAIN
data_in[37] => Add0.IN68
data_in[37] => rnd_val[10].DATAIN
data_in[37] => Add0.IN69
data_in[37] => rnd_val[9].DATAIN
data_in[37] => Add0.IN70
data_in[37] => rnd_val[8].DATAIN
data_in[37] => Add0.IN71
data_in[37] => rnd_val[7].DATAIN
data_in[37] => Add0.IN72
data_in[37] => rnd_val[6].DATAIN
data_in[37] => Add0.IN73
data_in[37] => rnd_val[5].DATAIN
data_in[37] => Add0.IN74
data_in[37] => rnd_val[4].DATAIN
data_in[37] => Add0.IN75
data_in[37] => rnd_val[3].DATAIN
data_in[37] => Add0.IN76
data_in[37] => rnd_val[2].DATAIN
data_in[37] => Add0.IN77
data_in[37] => rnd_val[1].DATAIN
data_in[37] => Add0.IN78
data_in[37] => rnd_val[0].DATAIN
data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rnd_val[0] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[1] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[2] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[3] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[4] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[5] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[6] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[7] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[8] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[9] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[10] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[11] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[12] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[13] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[14] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[15] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[16] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[17] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[18] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[19] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[20] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[21] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[1] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[2] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[3] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[4] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[5] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[6] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[7] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[8] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[9] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[10] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[11] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[12] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[13] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[14] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_source_data[15] <= Lowpass_ast:Lowpass_ast_inst.ast_source_data
ast_sink_ready <= Lowpass_ast:Lowpass_ast_inst.ast_sink_ready
ast_source_valid <= Lowpass_ast:Lowpass_ast_inst.ast_source_valid
ast_source_error[0] <= Lowpass_ast:Lowpass_ast_inst.ast_source_error
ast_source_error[1] <= Lowpass_ast:Lowpass_ast_inst.ast_source_error


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_131:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_131:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl.clk
clk => Lowpass_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_131:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_131:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_data[15]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_data[15]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_131:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_131:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_131:source.at_source_error[1]


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_chh1:auto_generated.data[0]
data[1] => scfifo_chh1:auto_generated.data[1]
data[2] => scfifo_chh1:auto_generated.data[2]
data[3] => scfifo_chh1:auto_generated.data[3]
data[4] => scfifo_chh1:auto_generated.data[4]
data[5] => scfifo_chh1:auto_generated.data[5]
data[6] => scfifo_chh1:auto_generated.data[6]
data[7] => scfifo_chh1:auto_generated.data[7]
data[8] => scfifo_chh1:auto_generated.data[8]
data[9] => scfifo_chh1:auto_generated.data[9]
data[10] => scfifo_chh1:auto_generated.data[10]
data[11] => scfifo_chh1:auto_generated.data[11]
data[12] => scfifo_chh1:auto_generated.data[12]
data[13] => scfifo_chh1:auto_generated.data[13]
data[14] => scfifo_chh1:auto_generated.data[14]
data[15] => scfifo_chh1:auto_generated.data[15]
data[16] => scfifo_chh1:auto_generated.data[16]
data[17] => scfifo_chh1:auto_generated.data[17]
q[0] <= scfifo_chh1:auto_generated.q[0]
q[1] <= scfifo_chh1:auto_generated.q[1]
q[2] <= scfifo_chh1:auto_generated.q[2]
q[3] <= scfifo_chh1:auto_generated.q[3]
q[4] <= scfifo_chh1:auto_generated.q[4]
q[5] <= scfifo_chh1:auto_generated.q[5]
q[6] <= scfifo_chh1:auto_generated.q[6]
q[7] <= scfifo_chh1:auto_generated.q[7]
q[8] <= scfifo_chh1:auto_generated.q[8]
q[9] <= scfifo_chh1:auto_generated.q[9]
q[10] <= scfifo_chh1:auto_generated.q[10]
q[11] <= scfifo_chh1:auto_generated.q[11]
q[12] <= scfifo_chh1:auto_generated.q[12]
q[13] <= scfifo_chh1:auto_generated.q[13]
q[14] <= scfifo_chh1:auto_generated.q[14]
q[15] <= scfifo_chh1:auto_generated.q[15]
q[16] <= scfifo_chh1:auto_generated.q[16]
q[17] <= scfifo_chh1:auto_generated.q[17]
wrreq => scfifo_chh1:auto_generated.wrreq
rdreq => scfifo_chh1:auto_generated.rdreq
clock => scfifo_chh1:auto_generated.clock
aclr => scfifo_chh1:auto_generated.aclr
sclr => scfifo_chh1:auto_generated.sclr
empty <= scfifo_chh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_chh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_chh1:auto_generated.usedw[0]
usedw[1] <= scfifo_chh1:auto_generated.usedw[1]
usedw[2] <= scfifo_chh1:auto_generated.usedw[2]


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated
aclr => a_dpfifo_7s81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_7s81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_7s81:dpfifo.data[0]
data[1] => a_dpfifo_7s81:dpfifo.data[1]
data[2] => a_dpfifo_7s81:dpfifo.data[2]
data[3] => a_dpfifo_7s81:dpfifo.data[3]
data[4] => a_dpfifo_7s81:dpfifo.data[4]
data[5] => a_dpfifo_7s81:dpfifo.data[5]
data[6] => a_dpfifo_7s81:dpfifo.data[6]
data[7] => a_dpfifo_7s81:dpfifo.data[7]
data[8] => a_dpfifo_7s81:dpfifo.data[8]
data[9] => a_dpfifo_7s81:dpfifo.data[9]
data[10] => a_dpfifo_7s81:dpfifo.data[10]
data[11] => a_dpfifo_7s81:dpfifo.data[11]
data[12] => a_dpfifo_7s81:dpfifo.data[12]
data[13] => a_dpfifo_7s81:dpfifo.data[13]
data[14] => a_dpfifo_7s81:dpfifo.data[14]
data[15] => a_dpfifo_7s81:dpfifo.data[15]
data[16] => a_dpfifo_7s81:dpfifo.data[16]
data[17] => a_dpfifo_7s81:dpfifo.data[17]
empty <= a_dpfifo_7s81:dpfifo.empty
q[0] <= a_dpfifo_7s81:dpfifo.q[0]
q[1] <= a_dpfifo_7s81:dpfifo.q[1]
q[2] <= a_dpfifo_7s81:dpfifo.q[2]
q[3] <= a_dpfifo_7s81:dpfifo.q[3]
q[4] <= a_dpfifo_7s81:dpfifo.q[4]
q[5] <= a_dpfifo_7s81:dpfifo.q[5]
q[6] <= a_dpfifo_7s81:dpfifo.q[6]
q[7] <= a_dpfifo_7s81:dpfifo.q[7]
q[8] <= a_dpfifo_7s81:dpfifo.q[8]
q[9] <= a_dpfifo_7s81:dpfifo.q[9]
q[10] <= a_dpfifo_7s81:dpfifo.q[10]
q[11] <= a_dpfifo_7s81:dpfifo.q[11]
q[12] <= a_dpfifo_7s81:dpfifo.q[12]
q[13] <= a_dpfifo_7s81:dpfifo.q[13]
q[14] <= a_dpfifo_7s81:dpfifo.q[14]
q[15] <= a_dpfifo_7s81:dpfifo.q[15]
q[16] <= a_dpfifo_7s81:dpfifo.q[16]
q[17] <= a_dpfifo_7s81:dpfifo.q[17]
rdreq => a_dpfifo_7s81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_7s81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_7s81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_7s81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_7s81:dpfifo.usedw[2]
wrreq => a_dpfifo_7s81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_0tf1:FIFOram.clock0
clock => altsyncram_0tf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_0tf1:FIFOram.data_a[0]
data[1] => altsyncram_0tf1:FIFOram.data_a[1]
data[2] => altsyncram_0tf1:FIFOram.data_a[2]
data[3] => altsyncram_0tf1:FIFOram.data_a[3]
data[4] => altsyncram_0tf1:FIFOram.data_a[4]
data[5] => altsyncram_0tf1:FIFOram.data_a[5]
data[6] => altsyncram_0tf1:FIFOram.data_a[6]
data[7] => altsyncram_0tf1:FIFOram.data_a[7]
data[8] => altsyncram_0tf1:FIFOram.data_a[8]
data[9] => altsyncram_0tf1:FIFOram.data_a[9]
data[10] => altsyncram_0tf1:FIFOram.data_a[10]
data[11] => altsyncram_0tf1:FIFOram.data_a[11]
data[12] => altsyncram_0tf1:FIFOram.data_a[12]
data[13] => altsyncram_0tf1:FIFOram.data_a[13]
data[14] => altsyncram_0tf1:FIFOram.data_a[14]
data[15] => altsyncram_0tf1:FIFOram.data_a[15]
data[16] => altsyncram_0tf1:FIFOram.data_a[16]
data[17] => altsyncram_0tf1:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_0tf1:FIFOram.q_b[0]
q[1] <= altsyncram_0tf1:FIFOram.q_b[1]
q[2] <= altsyncram_0tf1:FIFOram.q_b[2]
q[3] <= altsyncram_0tf1:FIFOram.q_b[3]
q[4] <= altsyncram_0tf1:FIFOram.q_b[4]
q[5] <= altsyncram_0tf1:FIFOram.q_b[5]
q[6] <= altsyncram_0tf1:FIFOram.q_b[6]
q[7] <= altsyncram_0tf1:FIFOram.q_b[7]
q[8] <= altsyncram_0tf1:FIFOram.q_b[8]
q[9] <= altsyncram_0tf1:FIFOram.q_b[9]
q[10] <= altsyncram_0tf1:FIFOram.q_b[10]
q[11] <= altsyncram_0tf1:FIFOram.q_b[11]
q[12] <= altsyncram_0tf1:FIFOram.q_b[12]
q[13] <= altsyncram_0tf1:FIFOram.q_b[13]
q[14] <= altsyncram_0tf1:FIFOram.q_b[14]
q[15] <= altsyncram_0tf1:FIFOram.q_b[15]
q[16] <= altsyncram_0tf1:FIFOram.q_b[16]
q[17] <= altsyncram_0tf1:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_0tf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_0tf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore
clk => clk.IN3
rst => rst.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
clk_en => clk_en.IN3
fir_result[0] <= rnd_dat:Urnd.data_out
fir_result[1] <= rnd_dat:Urnd.data_out
fir_result[2] <= rnd_dat:Urnd.data_out
fir_result[3] <= rnd_dat:Urnd.data_out
fir_result[4] <= rnd_dat:Urnd.data_out
fir_result[5] <= rnd_dat:Urnd.data_out
fir_result[6] <= rnd_dat:Urnd.data_out
fir_result[7] <= rnd_dat:Urnd.data_out
fir_result[8] <= rnd_dat:Urnd.data_out
fir_result[9] <= rnd_dat:Urnd.data_out
fir_result[10] <= rnd_dat:Urnd.data_out
fir_result[11] <= rnd_dat:Urnd.data_out
fir_result[12] <= rnd_dat:Urnd.data_out
fir_result[13] <= rnd_dat:Urnd.data_out
fir_result[14] <= rnd_dat:Urnd.data_out
fir_result[15] <= rnd_dat:Urnd.data_out
rdy_to_ld <= Lowpass_st_s:U1_n.rdy_to_ld
done <= Lowpass_st_s:U1_n.done


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
clk => clk.IN72
rst => rst.IN7
data_in[0] => data_ee[0].IN1
data_in[1] => data_ee[1].IN1
data_in[2] => data_ee[2].IN1
data_in[3] => data_ee[3].IN1
data_in[4] => data_ee[4].IN1
data_in[5] => data_ee[5].IN1
data_in[6] => data_ee[6].IN1
data_in[7] => data_ee[7].IN1
clk_en => clk_en.IN71
rdy_to_ld <= ser_ctrl_cen:Usc.rdy_to_ld
done <= ser_ctrl_cen:Usc.done
fir_result[0] <= scale_shft_comb_cen:Usscx.res
fir_result[1] <= scale_shft_comb_cen:Usscx.res
fir_result[2] <= scale_shft_comb_cen:Usscx.res
fir_result[3] <= scale_shft_comb_cen:Usscx.res
fir_result[4] <= scale_shft_comb_cen:Usscx.res
fir_result[5] <= scale_shft_comb_cen:Usscx.res
fir_result[6] <= scale_shft_comb_cen:Usscx.res
fir_result[7] <= scale_shft_comb_cen:Usscx.res
fir_result[8] <= scale_shft_comb_cen:Usscx.res
fir_result[9] <= scale_shft_comb_cen:Usscx.res
fir_result[10] <= scale_shft_comb_cen:Usscx.res
fir_result[11] <= scale_shft_comb_cen:Usscx.res
fir_result[12] <= scale_shft_comb_cen:Usscx.res
fir_result[13] <= scale_shft_comb_cen:Usscx.res
fir_result[14] <= scale_shft_comb_cen:Usscx.res
fir_result[15] <= scale_shft_comb_cen:Usscx.res
fir_result[16] <= scale_shft_comb_cen:Usscx.res
fir_result[17] <= scale_shft_comb_cen:Usscx.res
fir_result[18] <= scale_shft_comb_cen:Usscx.res
fir_result[19] <= scale_shft_comb_cen:Usscx.res
fir_result[20] <= scale_shft_comb_cen:Usscx.res
fir_result[21] <= scale_shft_comb_cen:Usscx.res
fir_result[22] <= scale_shft_comb_cen:Usscx.res
fir_result[23] <= scale_shft_comb_cen:Usscx.res
fir_result[24] <= scale_shft_comb_cen:Usscx.res
fir_result[25] <= scale_shft_comb_cen:Usscx.res
fir_result[26] <= scale_shft_comb_cen:Usscx.res
fir_result[27] <= scale_shft_comb_cen:Usscx.res
fir_result[28] <= scale_shft_comb_cen:Usscx.res
fir_result[29] <= scale_shft_comb_cen:Usscx.res


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a
clk => add_dly2[1].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => add_dly2.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => add_dly2.OUTPUTSELECT
data_in[0] => data_reg.DATAA
data_in[1] => data_reg.DATAA
data_in[2] => data_reg.DATAA
data_in[3] => data_reg.DATAA
data_in[4] => data_reg.DATAA
data_in[5] => data_reg.DATAA
data_in[6] => data_reg.DATAA
data_in[7] => data_reg.DATAA
data_in[8] => data_reg.DATAA
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
data_out <= add_dly2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out_eab_apx <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_1_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_2_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_3_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_4_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_1_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_2_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_3_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_4_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_5_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_6_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_7_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_8_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_9_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_10_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_11_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_12_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_13_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_14_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_15_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_16_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_17_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_18_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_19_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_20_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_21_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_22_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_23_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_24_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_25_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_26_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_27_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_28_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_29_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_30_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_31_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_32_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_33_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_34_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_35_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_36_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_37_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_38_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => data_out[5]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => data_out[1]~reg0.DATAIN
addr_in[3] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder4.IN0
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
ain[0] => Add0.IN22
ain[1] => Add0.IN21
ain[2] => Add0.IN20
ain[3] => Add0.IN19
ain[4] => Add0.IN18
ain[5] => Add0.IN17
ain[6] => Add0.IN16
ain[7] => Add0.IN15
ain[8] => Add0.IN14
ain[9] => Add0.IN13
ain[10] => Add0.IN12
ain[11] => Add0.IN11
ain[12] => Add0.IN10
ain[13] => Add0.IN9
ain[14] => Add0.IN8
ain[15] => Add0.IN7
ain[16] => Add0.IN6
ain[17] => Add0.IN5
ain[18] => Add0.IN4
ain[19] => Add0.IN3
ain[20] => Add0.IN1
ain[20] => Add0.IN2
bin[0] => Add0.IN44
bin[1] => Add0.IN43
bin[2] => Add0.IN42
bin[3] => Add0.IN41
bin[4] => Add0.IN40
bin[5] => Add0.IN39
bin[6] => Add0.IN38
bin[7] => Add0.IN37
bin[8] => Add0.IN36
bin[9] => Add0.IN35
bin[10] => Add0.IN34
bin[11] => Add0.IN33
bin[12] => Add0.IN32
bin[13] => Add0.IN31
bin[14] => Add0.IN30
bin[15] => Add0.IN29
bin[16] => Add0.IN28
bin[17] => Add0.IN27
bin[18] => Add0.IN26
bin[19] => Add0.IN25
bin[20] => Add0.IN23
bin[20] => Add0.IN24
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa
clk => accum[0].CLK
clk => accum[1].CLK
clk => accum[2].CLK
clk => accum[3].CLK
clk => accum[4].CLK
clk => accum[5].CLK
clk => accum[6].CLK
clk => accum[7].CLK
clk => accum[8].CLK
clk => accum[9].CLK
clk => accum[10].CLK
clk => accum[11].CLK
clk => accum[12].CLK
clk => accum[13].CLK
clk => accum[14].CLK
clk => accum[15].CLK
clk => accum[16].CLK
clk => accum[17].CLK
clk => accum[18].CLK
clk => accum[19].CLK
clk => accum[20].CLK
clk => accum[21].CLK
clk => accum[22].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
clk => a_reg[16].CLK
clk => a_reg[17].CLK
clk => a_reg[18].CLK
clk => a_reg[19].CLK
clk => a_reg[20].CLK
clk => a_reg[21].CLK
clk => a_inv_mx[0].CLK
clk => a_inv_mx[1].CLK
clk => a_inv_mx[2].CLK
clk => a_inv_mx[3].CLK
clk => a_inv_mx[4].CLK
clk => a_inv_mx[5].CLK
clk => a_inv_mx[6].CLK
clk => a_inv_mx[7].CLK
clk => a_inv_mx[8].CLK
clk => a_inv_mx[9].CLK
clk => a_inv_mx[10].CLK
clk => a_inv_mx[11].CLK
clk => a_inv_mx[12].CLK
clk => a_inv_mx[13].CLK
clk => a_inv_mx[14].CLK
clk => a_inv_mx[15].CLK
clk => a_inv_mx[16].CLK
clk => a_inv_mx[17].CLK
clk => a_inv_mx[18].CLK
clk => a_inv_mx[19].CLK
clk => a_inv_mx[20].CLK
clk => a_inv_mx[21].CLK
clk => a_inv_mx[22].CLK
clk => rst_dly.CLK
gclk_en => accum[2].ENA
gclk_en => accum[1].ENA
gclk_en => rst_dly.ENA
gclk_en => accum[0].ENA
gclk_en => a_inv_mx[0].ENA
gclk_en => a_reg[0].ENA
gclk_en => accum[3].ENA
gclk_en => accum[4].ENA
gclk_en => accum[5].ENA
gclk_en => accum[6].ENA
gclk_en => accum[7].ENA
gclk_en => accum[8].ENA
gclk_en => accum[9].ENA
gclk_en => accum[10].ENA
gclk_en => accum[11].ENA
gclk_en => accum[12].ENA
gclk_en => accum[13].ENA
gclk_en => accum[14].ENA
gclk_en => accum[15].ENA
gclk_en => accum[16].ENA
gclk_en => accum[17].ENA
gclk_en => accum[18].ENA
gclk_en => accum[19].ENA
gclk_en => accum[20].ENA
gclk_en => accum[21].ENA
gclk_en => accum[22].ENA
gclk_en => a_reg[1].ENA
gclk_en => a_reg[2].ENA
gclk_en => a_reg[3].ENA
gclk_en => a_reg[4].ENA
gclk_en => a_reg[5].ENA
gclk_en => a_reg[6].ENA
gclk_en => a_reg[7].ENA
gclk_en => a_reg[8].ENA
gclk_en => a_reg[9].ENA
gclk_en => a_reg[10].ENA
gclk_en => a_reg[11].ENA
gclk_en => a_reg[12].ENA
gclk_en => a_reg[13].ENA
gclk_en => a_reg[14].ENA
gclk_en => a_reg[15].ENA
gclk_en => a_reg[16].ENA
gclk_en => a_reg[17].ENA
gclk_en => a_reg[18].ENA
gclk_en => a_reg[19].ENA
gclk_en => a_reg[20].ENA
gclk_en => a_reg[21].ENA
gclk_en => a_inv_mx[1].ENA
gclk_en => a_inv_mx[2].ENA
gclk_en => a_inv_mx[3].ENA
gclk_en => a_inv_mx[4].ENA
gclk_en => a_inv_mx[5].ENA
gclk_en => a_inv_mx[6].ENA
gclk_en => a_inv_mx[7].ENA
gclk_en => a_inv_mx[8].ENA
gclk_en => a_inv_mx[9].ENA
gclk_en => a_inv_mx[10].ENA
gclk_en => a_inv_mx[11].ENA
gclk_en => a_inv_mx[12].ENA
gclk_en => a_inv_mx[13].ENA
gclk_en => a_inv_mx[14].ENA
gclk_en => a_inv_mx[15].ENA
gclk_en => a_inv_mx[16].ENA
gclk_en => a_inv_mx[17].ENA
gclk_en => a_inv_mx[18].ENA
gclk_en => a_inv_mx[19].ENA
gclk_en => a_inv_mx[20].ENA
gclk_en => a_inv_mx[21].ENA
gclk_en => a_inv_mx[22].ENA
rst => rst_dly.DATAIN
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
ain[0] => a_inv_mx.DATAA
ain[0] => Add0.IN46
ain[0] => a_reg[0].DATAIN
ain[1] => a_inv_mx.DATAA
ain[1] => Add0.IN45
ain[1] => a_reg[1].DATAIN
ain[2] => a_inv_mx.DATAA
ain[2] => Add0.IN44
ain[2] => a_reg[2].DATAIN
ain[3] => a_inv_mx.DATAA
ain[3] => Add0.IN43
ain[3] => a_reg[3].DATAIN
ain[4] => a_inv_mx.DATAA
ain[4] => Add0.IN42
ain[4] => a_reg[4].DATAIN
ain[5] => a_inv_mx.DATAA
ain[5] => Add0.IN41
ain[5] => a_reg[5].DATAIN
ain[6] => a_inv_mx.DATAA
ain[6] => Add0.IN40
ain[6] => a_reg[6].DATAIN
ain[7] => a_inv_mx.DATAA
ain[7] => Add0.IN39
ain[7] => a_reg[7].DATAIN
ain[8] => a_inv_mx.DATAA
ain[8] => Add0.IN38
ain[8] => a_reg[8].DATAIN
ain[9] => a_inv_mx.DATAA
ain[9] => Add0.IN37
ain[9] => a_reg[9].DATAIN
ain[10] => a_inv_mx.DATAA
ain[10] => Add0.IN36
ain[10] => a_reg[10].DATAIN
ain[11] => a_inv_mx.DATAA
ain[11] => Add0.IN35
ain[11] => a_reg[11].DATAIN
ain[12] => a_inv_mx.DATAA
ain[12] => Add0.IN34
ain[12] => a_reg[12].DATAIN
ain[13] => a_inv_mx.DATAA
ain[13] => Add0.IN33
ain[13] => a_reg[13].DATAIN
ain[14] => a_inv_mx.DATAA
ain[14] => Add0.IN32
ain[14] => a_reg[14].DATAIN
ain[15] => a_inv_mx.DATAA
ain[15] => Add0.IN31
ain[15] => a_reg[15].DATAIN
ain[16] => a_inv_mx.DATAA
ain[16] => Add0.IN30
ain[16] => a_reg[16].DATAIN
ain[17] => a_inv_mx.DATAA
ain[17] => Add0.IN29
ain[17] => a_reg[17].DATAIN
ain[18] => a_inv_mx.DATAA
ain[18] => Add0.IN28
ain[18] => a_reg[18].DATAIN
ain[19] => a_inv_mx.DATAA
ain[19] => Add0.IN27
ain[19] => a_reg[19].DATAIN
ain[20] => a_inv_mx.DATAA
ain[20] => Add0.IN26
ain[20] => a_reg[20].DATAIN
ain[21] => a_inv_mx.DATAA
ain[21] => a_inv_mx.DATAA
ain[21] => Add0.IN24
ain[21] => Add0.IN25
ain[21] => a_reg[21].DATAIN
accum_out[0] <= accum[0].DB_MAX_OUTPUT_PORT_TYPE
accum_out[1] <= accum[1].DB_MAX_OUTPUT_PORT_TYPE
accum_out[2] <= accum[2].DB_MAX_OUTPUT_PORT_TYPE
accum_out[3] <= accum[3].DB_MAX_OUTPUT_PORT_TYPE
accum_out[4] <= accum[4].DB_MAX_OUTPUT_PORT_TYPE
accum_out[5] <= accum[5].DB_MAX_OUTPUT_PORT_TYPE
accum_out[6] <= accum[6].DB_MAX_OUTPUT_PORT_TYPE
accum_out[7] <= accum[7].DB_MAX_OUTPUT_PORT_TYPE
accum_out[8] <= accum[8].DB_MAX_OUTPUT_PORT_TYPE
accum_out[9] <= accum[9].DB_MAX_OUTPUT_PORT_TYPE
accum_out[10] <= accum[10].DB_MAX_OUTPUT_PORT_TYPE
accum_out[11] <= accum[11].DB_MAX_OUTPUT_PORT_TYPE
accum_out[12] <= accum[12].DB_MAX_OUTPUT_PORT_TYPE
accum_out[13] <= accum[13].DB_MAX_OUTPUT_PORT_TYPE
accum_out[14] <= accum[14].DB_MAX_OUTPUT_PORT_TYPE
accum_out[15] <= accum[15].DB_MAX_OUTPUT_PORT_TYPE
accum_out[16] <= accum[16].DB_MAX_OUTPUT_PORT_TYPE
accum_out[17] <= accum[17].DB_MAX_OUTPUT_PORT_TYPE
accum_out[18] <= accum[18].DB_MAX_OUTPUT_PORT_TYPE
accum_out[19] <= accum[19].DB_MAX_OUTPUT_PORT_TYPE
accum_out[20] <= accum[20].DB_MAX_OUTPUT_PORT_TYPE
accum_out[21] <= accum[21].DB_MAX_OUTPUT_PORT_TYPE
accum_out[22] <= accum[22].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft
clk => shft_out[0]~reg0.CLK
clk => shft_out[1]~reg0.CLK
clk => shft_out[2]~reg0.CLK
clk => shft_out[3]~reg0.CLK
clk => shft_out[4]~reg0.CLK
clk => shft_out[5]~reg0.CLK
clk => shft_out[6]~reg0.CLK
clk => shft_out[7]~reg0.CLK
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
ain => shft_out.DATAB
shft_out[0] <= shft_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[1] <= shft_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[2] <= shft_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[3] <= shft_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[4] <= shft_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[5] <= shft_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[6] <= shft_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[7] <= shft_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
clk => res[20]~reg0.CLK
clk => res[21]~reg0.CLK
clk => res[22]~reg0.CLK
clk => res[23]~reg0.CLK
clk => res[24]~reg0.CLK
clk => res[25]~reg0.CLK
clk => res[26]~reg0.CLK
clk => res[27]~reg0.CLK
clk => res[28]~reg0.CLK
clk => res[29]~reg0.CLK
clk => res[30]~reg0.CLK
gclk_en => always0.IN0
ce => always0.IN1
accum[0] => res[8]~reg0.DATAIN
accum[1] => res[9]~reg0.DATAIN
accum[2] => res[10]~reg0.DATAIN
accum[3] => res[11]~reg0.DATAIN
accum[4] => res[12]~reg0.DATAIN
accum[5] => res[13]~reg0.DATAIN
accum[6] => res[14]~reg0.DATAIN
accum[7] => res[15]~reg0.DATAIN
accum[8] => res[16]~reg0.DATAIN
accum[9] => res[17]~reg0.DATAIN
accum[10] => res[18]~reg0.DATAIN
accum[11] => res[19]~reg0.DATAIN
accum[12] => res[20]~reg0.DATAIN
accum[13] => res[21]~reg0.DATAIN
accum[14] => res[22]~reg0.DATAIN
accum[15] => res[23]~reg0.DATAIN
accum[16] => res[24]~reg0.DATAIN
accum[17] => res[25]~reg0.DATAIN
accum[18] => res[26]~reg0.DATAIN
accum[19] => res[27]~reg0.DATAIN
accum[20] => res[28]~reg0.DATAIN
accum[21] => res[29]~reg0.DATAIN
accum[22] => res[30]~reg0.DATAIN
shft[0] => res[0]~reg0.DATAIN
shft[1] => res[1]~reg0.DATAIN
shft[2] => res[2]~reg0.DATAIN
shft[3] => res[3]~reg0.DATAIN
shft[4] => res[4]~reg0.DATAIN
shft[5] => res[5]~reg0.DATAIN
shft[6] => res[6]~reg0.DATAIN
shft[7] => res[7]~reg0.DATAIN
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc
rst => done_cnt.OUTPUTSELECT
rst => done_cnt.OUTPUTSELECT
rst => data_ld.OUTPUTSELECT
rst => done_flag.OUTPUTSELECT
rst => tdl_rdy.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => done_int_del.OUTPUTSELECT
rst => pre_rdy_del.OUTPUTSELECT
rst => sa_rst_out_del.OUTPUTSELECT
rst => ser_inv_out_del.OUTPUTSELECT
rst => tdl_ld_del.OUTPUTSELECT
rst => sym_rst_del.OUTPUTSELECT
rst => done_flag_del.OUTPUTSELECT
clk => done_flag_del.CLK
clk => sym_rst_del.CLK
clk => tdl_ld_del.CLK
clk => ser_inv_out_del.CLK
clk => sa_rst_out_del.CLK
clk => pre_rdy_del.CLK
clk => done_int_del.CLK
clk => tdl_wait[0].CLK
clk => tdl_wait[1].CLK
clk => tdl_wait[2].CLK
clk => tdl_wait[3].CLK
clk => tdl_wait[4].CLK
clk => tdl_wait[5].CLK
clk => tdl_wait[6].CLK
clk => tdl_wait[7].CLK
clk => tdl_wait[8].CLK
clk => tdl_rdy.CLK
clk => done_flag.CLK
clk => data_ld~reg0.CLK
clk => done_cnt[0].CLK
clk => done_cnt[1].CLK
clk_en => done_cnt.OUTPUTSELECT
clk_en => done_cnt.OUTPUTSELECT
clk_en => always1.IN1
clk_en => always2.IN1
clk_en => tdl_rdy.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => done_int_del.OUTPUTSELECT
clk_en => pre_rdy_del.OUTPUTSELECT
clk_en => sa_rst_out_del.OUTPUTSELECT
clk_en => ser_inv_out_del.OUTPUTSELECT
clk_en => tdl_ld_del.OUTPUTSELECT
clk_en => sym_rst_del.OUTPUTSELECT
clk_en => done_flag_del.OUTPUTSELECT
sa_rst_out <= sa_rst_out_del.DB_MAX_OUTPUT_PORT_TYPE
ser_inv_out <= ser_inv_out_del.DB_MAX_OUTPUT_PORT_TYPE
tdl_ld <= tdl_ld_del.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= tdl_wait[0].DB_MAX_OUTPUT_PORT_TYPE
pre_rdy <= pre_rdy_del.DB_MAX_OUTPUT_PORT_TYPE
sym_rst <= sym_rst_del.DB_MAX_OUTPUT_PORT_TYPE
done_int <= done_int_del.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>
data_ld <= data_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
clk => clk.IN72
rst => rst.IN7
data_in[0] => data_ee[0].IN1
data_in[1] => data_ee[1].IN1
data_in[2] => data_ee[2].IN1
data_in[3] => data_ee[3].IN1
data_in[4] => data_ee[4].IN1
data_in[5] => data_ee[5].IN1
data_in[6] => data_ee[6].IN1
data_in[7] => data_ee[7].IN2
clk_en => clk_en.IN71
rdy_to_ld <= ser_ctrl_cen:Usc.rdy_to_ld
done <= ser_ctrl_cen:Usc.done
fir_result[0] <= scale_shft_comb_cen:Usscx.res
fir_result[1] <= scale_shft_comb_cen:Usscx.res
fir_result[2] <= scale_shft_comb_cen:Usscx.res
fir_result[3] <= scale_shft_comb_cen:Usscx.res
fir_result[4] <= scale_shft_comb_cen:Usscx.res
fir_result[5] <= scale_shft_comb_cen:Usscx.res
fir_result[6] <= scale_shft_comb_cen:Usscx.res
fir_result[7] <= scale_shft_comb_cen:Usscx.res
fir_result[8] <= scale_shft_comb_cen:Usscx.res
fir_result[9] <= scale_shft_comb_cen:Usscx.res
fir_result[10] <= scale_shft_comb_cen:Usscx.res
fir_result[11] <= scale_shft_comb_cen:Usscx.res
fir_result[12] <= scale_shft_comb_cen:Usscx.res
fir_result[13] <= scale_shft_comb_cen:Usscx.res
fir_result[14] <= scale_shft_comb_cen:Usscx.res
fir_result[15] <= scale_shft_comb_cen:Usscx.res
fir_result[16] <= scale_shft_comb_cen:Usscx.res
fir_result[17] <= scale_shft_comb_cen:Usscx.res
fir_result[18] <= scale_shft_comb_cen:Usscx.res
fir_result[19] <= scale_shft_comb_cen:Usscx.res
fir_result[20] <= scale_shft_comb_cen:Usscx.res
fir_result[21] <= scale_shft_comb_cen:Usscx.res
fir_result[22] <= scale_shft_comb_cen:Usscx.res
fir_result[23] <= scale_shft_comb_cen:Usscx.res
fir_result[24] <= scale_shft_comb_cen:Usscx.res
fir_result[25] <= scale_shft_comb_cen:Usscx.res
fir_result[26] <= scale_shft_comb_cen:Usscx.res
fir_result[27] <= scale_shft_comb_cen:Usscx.res
fir_result[28] <= scale_shft_comb_cen:Usscx.res
fir_result[29] <= scale_shft_comb_cen:Usscx.res


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a
clk => add_dly2[1].CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => data_reg.OUTPUTSELECT
rst => add_dly2.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => data_reg.OUTPUTSELECT
clk_en => add_dly2.OUTPUTSELECT
data_in[0] => data_reg.DATAA
data_in[1] => data_reg.DATAA
data_in[2] => data_reg.DATAA
data_in[3] => data_reg.DATAA
data_in[4] => data_reg.DATAA
data_in[5] => data_reg.DATAA
data_in[6] => data_reg.DATAA
data_in[7] => data_reg.DATAA
data_in[8] => data_reg.DATAA
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
tdl_ld => data_reg.OUTPUTSELECT
data_out <= add_dly2[1].DB_MAX_OUTPUT_PORT_TYPE
data_out_eab_apx <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_0_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_1_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_2_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_3_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_4_n
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft00_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft01_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft02_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft03_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft04_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft05_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft06_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft07_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft08_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft09_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft10_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft11_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft12_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft13_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft14_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
rst => sft15_n.OUTPUTSELECT
clk => sft15_n[0].CLK
clk => sft15_n[1].CLK
clk => sft15_n[2].CLK
clk => sft15_n[3].CLK
clk => sft15_n[4].CLK
clk => sft15_n[5].CLK
clk => sft15_n[6].CLK
clk => sft15_n[7].CLK
clk => sft15_n[8].CLK
clk => sft14_n[0].CLK
clk => sft14_n[1].CLK
clk => sft14_n[2].CLK
clk => sft14_n[3].CLK
clk => sft14_n[4].CLK
clk => sft14_n[5].CLK
clk => sft14_n[6].CLK
clk => sft14_n[7].CLK
clk => sft14_n[8].CLK
clk => sft13_n[0].CLK
clk => sft13_n[1].CLK
clk => sft13_n[2].CLK
clk => sft13_n[3].CLK
clk => sft13_n[4].CLK
clk => sft13_n[5].CLK
clk => sft13_n[6].CLK
clk => sft13_n[7].CLK
clk => sft13_n[8].CLK
clk => sft12_n[0].CLK
clk => sft12_n[1].CLK
clk => sft12_n[2].CLK
clk => sft12_n[3].CLK
clk => sft12_n[4].CLK
clk => sft12_n[5].CLK
clk => sft12_n[6].CLK
clk => sft12_n[7].CLK
clk => sft12_n[8].CLK
clk => sft11_n[0].CLK
clk => sft11_n[1].CLK
clk => sft11_n[2].CLK
clk => sft11_n[3].CLK
clk => sft11_n[4].CLK
clk => sft11_n[5].CLK
clk => sft11_n[6].CLK
clk => sft11_n[7].CLK
clk => sft11_n[8].CLK
clk => sft10_n[0].CLK
clk => sft10_n[1].CLK
clk => sft10_n[2].CLK
clk => sft10_n[3].CLK
clk => sft10_n[4].CLK
clk => sft10_n[5].CLK
clk => sft10_n[6].CLK
clk => sft10_n[7].CLK
clk => sft10_n[8].CLK
clk => sft09_n[0].CLK
clk => sft09_n[1].CLK
clk => sft09_n[2].CLK
clk => sft09_n[3].CLK
clk => sft09_n[4].CLK
clk => sft09_n[5].CLK
clk => sft09_n[6].CLK
clk => sft09_n[7].CLK
clk => sft09_n[8].CLK
clk => sft08_n[0].CLK
clk => sft08_n[1].CLK
clk => sft08_n[2].CLK
clk => sft08_n[3].CLK
clk => sft08_n[4].CLK
clk => sft08_n[5].CLK
clk => sft08_n[6].CLK
clk => sft08_n[7].CLK
clk => sft08_n[8].CLK
clk => sft07_n[0].CLK
clk => sft07_n[1].CLK
clk => sft07_n[2].CLK
clk => sft07_n[3].CLK
clk => sft07_n[4].CLK
clk => sft07_n[5].CLK
clk => sft07_n[6].CLK
clk => sft07_n[7].CLK
clk => sft07_n[8].CLK
clk => sft06_n[0].CLK
clk => sft06_n[1].CLK
clk => sft06_n[2].CLK
clk => sft06_n[3].CLK
clk => sft06_n[4].CLK
clk => sft06_n[5].CLK
clk => sft06_n[6].CLK
clk => sft06_n[7].CLK
clk => sft06_n[8].CLK
clk => sft05_n[0].CLK
clk => sft05_n[1].CLK
clk => sft05_n[2].CLK
clk => sft05_n[3].CLK
clk => sft05_n[4].CLK
clk => sft05_n[5].CLK
clk => sft05_n[6].CLK
clk => sft05_n[7].CLK
clk => sft05_n[8].CLK
clk => sft04_n[0].CLK
clk => sft04_n[1].CLK
clk => sft04_n[2].CLK
clk => sft04_n[3].CLK
clk => sft04_n[4].CLK
clk => sft04_n[5].CLK
clk => sft04_n[6].CLK
clk => sft04_n[7].CLK
clk => sft04_n[8].CLK
clk => sft03_n[0].CLK
clk => sft03_n[1].CLK
clk => sft03_n[2].CLK
clk => sft03_n[3].CLK
clk => sft03_n[4].CLK
clk => sft03_n[5].CLK
clk => sft03_n[6].CLK
clk => sft03_n[7].CLK
clk => sft03_n[8].CLK
clk => sft02_n[0].CLK
clk => sft02_n[1].CLK
clk => sft02_n[2].CLK
clk => sft02_n[3].CLK
clk => sft02_n[4].CLK
clk => sft02_n[5].CLK
clk => sft02_n[6].CLK
clk => sft02_n[7].CLK
clk => sft02_n[8].CLK
clk => sft01_n[0].CLK
clk => sft01_n[1].CLK
clk => sft01_n[2].CLK
clk => sft01_n[3].CLK
clk => sft01_n[4].CLK
clk => sft01_n[5].CLK
clk => sft01_n[6].CLK
clk => sft01_n[7].CLK
clk => sft01_n[8].CLK
clk => sft00_n[0].CLK
clk => sft00_n[1].CLK
clk => sft00_n[2].CLK
clk => sft00_n[3].CLK
clk => sft00_n[4].CLK
clk => sft00_n[5].CLK
clk => sft00_n[6].CLK
clk => sft00_n[7].CLK
clk => sft00_n[8].CLK
clk_en => always0.IN0
data_in => sft00_n.DATAB
data_out[0] <= sft00_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= sft01_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= sft02_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= sft03_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= sft04_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= sft05_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= sft06_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= sft07_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= sft08_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= sft09_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= sft10_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= sft11_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= sft12_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= sft13_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= sft14_n[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= <GND>
rd_addr[1] <= <GND>
rd_addr[2] <= <GND>
rd_addr[3] <= <GND>
wr_addr[0] <= <GND>
wr_addr[1] <= <GND>
wr_addr[2] <= <GND>
wr_addr[3] <= <GND>
data_ld => always0.IN1
ntdl <= sft15_n[0].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_0_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_1_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_2_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_3_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_4_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_5_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_6_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_7_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_8_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_9_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_10_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_11_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_12_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_13_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_14_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_15_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_16_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_17_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_18_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_19_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_20_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_21_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_22_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_23_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_24_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_25_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_26_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_27_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_28_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_29_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_30_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_31_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_32_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_33_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_34_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_35_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_36_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_37_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_38_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n
rst => c_out.OUTPUTSELECT
gclk_en => c_out.ENA
gclk_en => data_out[0]~reg0.ENA
clk => c_out.CLK
clk => data_out[0]~reg0.CLK
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN0
a_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
b_in[0] => chld_wire.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => data_out[5]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => data_out[1]~reg0.DATAIN
addr_in[3] => data_out[4]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN2
addr_in[0] => Decoder3.IN1
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder4.IN0
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
gclk_en => data_out[14]~reg0.ENA
gclk_en => data_out[15]~reg0.ENA
gclk_en => data_out[16]~reg0.ENA
gclk_en => data_out[17]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
ain[0] => Add0.IN19
ain[1] => Add0.IN18
ain[2] => Add0.IN17
ain[3] => Add0.IN16
ain[4] => Add0.IN15
ain[5] => Add0.IN14
ain[6] => Add0.IN13
ain[7] => Add0.IN12
ain[8] => Add0.IN11
ain[9] => Add0.IN10
ain[10] => Add0.IN9
ain[11] => Add0.IN8
ain[12] => Add0.IN7
ain[13] => Add0.IN6
ain[14] => Add0.IN5
ain[15] => Add0.IN4
ain[16] => Add0.IN3
ain[17] => Add0.IN1
ain[17] => Add0.IN2
bin[0] => Add0.IN38
bin[1] => Add0.IN37
bin[2] => Add0.IN36
bin[3] => Add0.IN35
bin[4] => Add0.IN34
bin[5] => Add0.IN33
bin[6] => Add0.IN32
bin[7] => Add0.IN31
bin[8] => Add0.IN30
bin[9] => Add0.IN29
bin[10] => Add0.IN28
bin[11] => Add0.IN27
bin[12] => Add0.IN26
bin[13] => Add0.IN25
bin[14] => Add0.IN24
bin[15] => Add0.IN23
bin[16] => Add0.IN22
bin[17] => Add0.IN20
bin[17] => Add0.IN21
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
ain[0] => Add0.IN20
ain[1] => Add0.IN19
ain[2] => Add0.IN18
ain[3] => Add0.IN17
ain[4] => Add0.IN16
ain[5] => Add0.IN15
ain[6] => Add0.IN14
ain[7] => Add0.IN13
ain[8] => Add0.IN12
ain[9] => Add0.IN11
ain[10] => Add0.IN10
ain[11] => Add0.IN9
ain[12] => Add0.IN8
ain[13] => Add0.IN7
ain[14] => Add0.IN6
ain[15] => Add0.IN5
ain[16] => Add0.IN4
ain[17] => Add0.IN3
ain[18] => Add0.IN1
ain[18] => Add0.IN2
bin[0] => Add0.IN40
bin[1] => Add0.IN39
bin[2] => Add0.IN38
bin[3] => Add0.IN37
bin[4] => Add0.IN36
bin[5] => Add0.IN35
bin[6] => Add0.IN34
bin[7] => Add0.IN33
bin[8] => Add0.IN32
bin[9] => Add0.IN31
bin[10] => Add0.IN30
bin[11] => Add0.IN29
bin[12] => Add0.IN28
bin[13] => Add0.IN27
bin[14] => Add0.IN26
bin[15] => Add0.IN25
bin[16] => Add0.IN24
bin[17] => Add0.IN23
bin[18] => Add0.IN21
bin[18] => Add0.IN22
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
ain[0] => Add0.IN21
ain[1] => Add0.IN20
ain[2] => Add0.IN19
ain[3] => Add0.IN18
ain[4] => Add0.IN17
ain[5] => Add0.IN16
ain[6] => Add0.IN15
ain[7] => Add0.IN14
ain[8] => Add0.IN13
ain[9] => Add0.IN12
ain[10] => Add0.IN11
ain[11] => Add0.IN10
ain[12] => Add0.IN9
ain[13] => Add0.IN8
ain[14] => Add0.IN7
ain[15] => Add0.IN6
ain[16] => Add0.IN5
ain[17] => Add0.IN4
ain[18] => Add0.IN3
ain[19] => Add0.IN1
ain[19] => Add0.IN2
bin[0] => Add0.IN42
bin[1] => Add0.IN41
bin[2] => Add0.IN40
bin[3] => Add0.IN39
bin[4] => Add0.IN38
bin[5] => Add0.IN37
bin[6] => Add0.IN36
bin[7] => Add0.IN35
bin[8] => Add0.IN34
bin[9] => Add0.IN33
bin[10] => Add0.IN32
bin[11] => Add0.IN31
bin[12] => Add0.IN30
bin[13] => Add0.IN29
bin[14] => Add0.IN28
bin[15] => Add0.IN27
bin[16] => Add0.IN26
bin[17] => Add0.IN25
bin[18] => Add0.IN24
bin[19] => Add0.IN22
bin[19] => Add0.IN23
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
ain[0] => Add0.IN22
ain[1] => Add0.IN21
ain[2] => Add0.IN20
ain[3] => Add0.IN19
ain[4] => Add0.IN18
ain[5] => Add0.IN17
ain[6] => Add0.IN16
ain[7] => Add0.IN15
ain[8] => Add0.IN14
ain[9] => Add0.IN13
ain[10] => Add0.IN12
ain[11] => Add0.IN11
ain[12] => Add0.IN10
ain[13] => Add0.IN9
ain[14] => Add0.IN8
ain[15] => Add0.IN7
ain[16] => Add0.IN6
ain[17] => Add0.IN5
ain[18] => Add0.IN4
ain[19] => Add0.IN3
ain[20] => Add0.IN1
ain[20] => Add0.IN2
bin[0] => Add0.IN44
bin[1] => Add0.IN43
bin[2] => Add0.IN42
bin[3] => Add0.IN41
bin[4] => Add0.IN40
bin[5] => Add0.IN39
bin[6] => Add0.IN38
bin[7] => Add0.IN37
bin[8] => Add0.IN36
bin[9] => Add0.IN35
bin[10] => Add0.IN34
bin[11] => Add0.IN33
bin[12] => Add0.IN32
bin[13] => Add0.IN31
bin[14] => Add0.IN30
bin[15] => Add0.IN29
bin[16] => Add0.IN28
bin[17] => Add0.IN27
bin[18] => Add0.IN26
bin[19] => Add0.IN25
bin[20] => Add0.IN23
bin[20] => Add0.IN24
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa
clk => accum[0].CLK
clk => accum[1].CLK
clk => accum[2].CLK
clk => accum[3].CLK
clk => accum[4].CLK
clk => accum[5].CLK
clk => accum[6].CLK
clk => accum[7].CLK
clk => accum[8].CLK
clk => accum[9].CLK
clk => accum[10].CLK
clk => accum[11].CLK
clk => accum[12].CLK
clk => accum[13].CLK
clk => accum[14].CLK
clk => accum[15].CLK
clk => accum[16].CLK
clk => accum[17].CLK
clk => accum[18].CLK
clk => accum[19].CLK
clk => accum[20].CLK
clk => accum[21].CLK
clk => accum[22].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
clk => a_reg[16].CLK
clk => a_reg[17].CLK
clk => a_reg[18].CLK
clk => a_reg[19].CLK
clk => a_reg[20].CLK
clk => a_reg[21].CLK
clk => a_inv_mx[0].CLK
clk => a_inv_mx[1].CLK
clk => a_inv_mx[2].CLK
clk => a_inv_mx[3].CLK
clk => a_inv_mx[4].CLK
clk => a_inv_mx[5].CLK
clk => a_inv_mx[6].CLK
clk => a_inv_mx[7].CLK
clk => a_inv_mx[8].CLK
clk => a_inv_mx[9].CLK
clk => a_inv_mx[10].CLK
clk => a_inv_mx[11].CLK
clk => a_inv_mx[12].CLK
clk => a_inv_mx[13].CLK
clk => a_inv_mx[14].CLK
clk => a_inv_mx[15].CLK
clk => a_inv_mx[16].CLK
clk => a_inv_mx[17].CLK
clk => a_inv_mx[18].CLK
clk => a_inv_mx[19].CLK
clk => a_inv_mx[20].CLK
clk => a_inv_mx[21].CLK
clk => a_inv_mx[22].CLK
clk => rst_dly.CLK
gclk_en => accum[2].ENA
gclk_en => accum[1].ENA
gclk_en => rst_dly.ENA
gclk_en => accum[0].ENA
gclk_en => a_inv_mx[0].ENA
gclk_en => a_reg[0].ENA
gclk_en => accum[3].ENA
gclk_en => accum[4].ENA
gclk_en => accum[5].ENA
gclk_en => accum[6].ENA
gclk_en => accum[7].ENA
gclk_en => accum[8].ENA
gclk_en => accum[9].ENA
gclk_en => accum[10].ENA
gclk_en => accum[11].ENA
gclk_en => accum[12].ENA
gclk_en => accum[13].ENA
gclk_en => accum[14].ENA
gclk_en => accum[15].ENA
gclk_en => accum[16].ENA
gclk_en => accum[17].ENA
gclk_en => accum[18].ENA
gclk_en => accum[19].ENA
gclk_en => accum[20].ENA
gclk_en => accum[21].ENA
gclk_en => accum[22].ENA
gclk_en => a_reg[1].ENA
gclk_en => a_reg[2].ENA
gclk_en => a_reg[3].ENA
gclk_en => a_reg[4].ENA
gclk_en => a_reg[5].ENA
gclk_en => a_reg[6].ENA
gclk_en => a_reg[7].ENA
gclk_en => a_reg[8].ENA
gclk_en => a_reg[9].ENA
gclk_en => a_reg[10].ENA
gclk_en => a_reg[11].ENA
gclk_en => a_reg[12].ENA
gclk_en => a_reg[13].ENA
gclk_en => a_reg[14].ENA
gclk_en => a_reg[15].ENA
gclk_en => a_reg[16].ENA
gclk_en => a_reg[17].ENA
gclk_en => a_reg[18].ENA
gclk_en => a_reg[19].ENA
gclk_en => a_reg[20].ENA
gclk_en => a_reg[21].ENA
gclk_en => a_inv_mx[1].ENA
gclk_en => a_inv_mx[2].ENA
gclk_en => a_inv_mx[3].ENA
gclk_en => a_inv_mx[4].ENA
gclk_en => a_inv_mx[5].ENA
gclk_en => a_inv_mx[6].ENA
gclk_en => a_inv_mx[7].ENA
gclk_en => a_inv_mx[8].ENA
gclk_en => a_inv_mx[9].ENA
gclk_en => a_inv_mx[10].ENA
gclk_en => a_inv_mx[11].ENA
gclk_en => a_inv_mx[12].ENA
gclk_en => a_inv_mx[13].ENA
gclk_en => a_inv_mx[14].ENA
gclk_en => a_inv_mx[15].ENA
gclk_en => a_inv_mx[16].ENA
gclk_en => a_inv_mx[17].ENA
gclk_en => a_inv_mx[18].ENA
gclk_en => a_inv_mx[19].ENA
gclk_en => a_inv_mx[20].ENA
gclk_en => a_inv_mx[21].ENA
gclk_en => a_inv_mx[22].ENA
rst => rst_dly.DATAIN
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
inv => a_inv_mx.OUTPUTSELECT
ain[0] => a_inv_mx.DATAA
ain[0] => Add0.IN46
ain[0] => a_reg[0].DATAIN
ain[1] => a_inv_mx.DATAA
ain[1] => Add0.IN45
ain[1] => a_reg[1].DATAIN
ain[2] => a_inv_mx.DATAA
ain[2] => Add0.IN44
ain[2] => a_reg[2].DATAIN
ain[3] => a_inv_mx.DATAA
ain[3] => Add0.IN43
ain[3] => a_reg[3].DATAIN
ain[4] => a_inv_mx.DATAA
ain[4] => Add0.IN42
ain[4] => a_reg[4].DATAIN
ain[5] => a_inv_mx.DATAA
ain[5] => Add0.IN41
ain[5] => a_reg[5].DATAIN
ain[6] => a_inv_mx.DATAA
ain[6] => Add0.IN40
ain[6] => a_reg[6].DATAIN
ain[7] => a_inv_mx.DATAA
ain[7] => Add0.IN39
ain[7] => a_reg[7].DATAIN
ain[8] => a_inv_mx.DATAA
ain[8] => Add0.IN38
ain[8] => a_reg[8].DATAIN
ain[9] => a_inv_mx.DATAA
ain[9] => Add0.IN37
ain[9] => a_reg[9].DATAIN
ain[10] => a_inv_mx.DATAA
ain[10] => Add0.IN36
ain[10] => a_reg[10].DATAIN
ain[11] => a_inv_mx.DATAA
ain[11] => Add0.IN35
ain[11] => a_reg[11].DATAIN
ain[12] => a_inv_mx.DATAA
ain[12] => Add0.IN34
ain[12] => a_reg[12].DATAIN
ain[13] => a_inv_mx.DATAA
ain[13] => Add0.IN33
ain[13] => a_reg[13].DATAIN
ain[14] => a_inv_mx.DATAA
ain[14] => Add0.IN32
ain[14] => a_reg[14].DATAIN
ain[15] => a_inv_mx.DATAA
ain[15] => Add0.IN31
ain[15] => a_reg[15].DATAIN
ain[16] => a_inv_mx.DATAA
ain[16] => Add0.IN30
ain[16] => a_reg[16].DATAIN
ain[17] => a_inv_mx.DATAA
ain[17] => Add0.IN29
ain[17] => a_reg[17].DATAIN
ain[18] => a_inv_mx.DATAA
ain[18] => Add0.IN28
ain[18] => a_reg[18].DATAIN
ain[19] => a_inv_mx.DATAA
ain[19] => Add0.IN27
ain[19] => a_reg[19].DATAIN
ain[20] => a_inv_mx.DATAA
ain[20] => Add0.IN26
ain[20] => a_reg[20].DATAIN
ain[21] => a_inv_mx.DATAA
ain[21] => a_inv_mx.DATAA
ain[21] => Add0.IN24
ain[21] => Add0.IN25
ain[21] => a_reg[21].DATAIN
accum_out[0] <= accum[0].DB_MAX_OUTPUT_PORT_TYPE
accum_out[1] <= accum[1].DB_MAX_OUTPUT_PORT_TYPE
accum_out[2] <= accum[2].DB_MAX_OUTPUT_PORT_TYPE
accum_out[3] <= accum[3].DB_MAX_OUTPUT_PORT_TYPE
accum_out[4] <= accum[4].DB_MAX_OUTPUT_PORT_TYPE
accum_out[5] <= accum[5].DB_MAX_OUTPUT_PORT_TYPE
accum_out[6] <= accum[6].DB_MAX_OUTPUT_PORT_TYPE
accum_out[7] <= accum[7].DB_MAX_OUTPUT_PORT_TYPE
accum_out[8] <= accum[8].DB_MAX_OUTPUT_PORT_TYPE
accum_out[9] <= accum[9].DB_MAX_OUTPUT_PORT_TYPE
accum_out[10] <= accum[10].DB_MAX_OUTPUT_PORT_TYPE
accum_out[11] <= accum[11].DB_MAX_OUTPUT_PORT_TYPE
accum_out[12] <= accum[12].DB_MAX_OUTPUT_PORT_TYPE
accum_out[13] <= accum[13].DB_MAX_OUTPUT_PORT_TYPE
accum_out[14] <= accum[14].DB_MAX_OUTPUT_PORT_TYPE
accum_out[15] <= accum[15].DB_MAX_OUTPUT_PORT_TYPE
accum_out[16] <= accum[16].DB_MAX_OUTPUT_PORT_TYPE
accum_out[17] <= accum[17].DB_MAX_OUTPUT_PORT_TYPE
accum_out[18] <= accum[18].DB_MAX_OUTPUT_PORT_TYPE
accum_out[19] <= accum[19].DB_MAX_OUTPUT_PORT_TYPE
accum_out[20] <= accum[20].DB_MAX_OUTPUT_PORT_TYPE
accum_out[21] <= accum[21].DB_MAX_OUTPUT_PORT_TYPE
accum_out[22] <= accum[22].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_shft_cen:Usershft
clk => shft_out[0]~reg0.CLK
clk => shft_out[1]~reg0.CLK
clk => shft_out[2]~reg0.CLK
clk => shft_out[3]~reg0.CLK
clk => shft_out[4]~reg0.CLK
clk => shft_out[5]~reg0.CLK
clk => shft_out[6]~reg0.CLK
clk => shft_out[7]~reg0.CLK
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
gclk_en => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
rst => shft_out.OUTPUTSELECT
ain => shft_out.DATAB
shft_out[0] <= shft_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[1] <= shft_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[2] <= shft_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[3] <= shft_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[4] <= shft_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[5] <= shft_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[6] <= shft_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shft_out[7] <= shft_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_shft_comb_cen:Usscx
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
clk => res[16]~reg0.CLK
clk => res[17]~reg0.CLK
clk => res[18]~reg0.CLK
clk => res[19]~reg0.CLK
clk => res[20]~reg0.CLK
clk => res[21]~reg0.CLK
clk => res[22]~reg0.CLK
clk => res[23]~reg0.CLK
clk => res[24]~reg0.CLK
clk => res[25]~reg0.CLK
clk => res[26]~reg0.CLK
clk => res[27]~reg0.CLK
clk => res[28]~reg0.CLK
clk => res[29]~reg0.CLK
clk => res[30]~reg0.CLK
gclk_en => always0.IN0
ce => always0.IN1
accum[0] => res[8]~reg0.DATAIN
accum[1] => res[9]~reg0.DATAIN
accum[2] => res[10]~reg0.DATAIN
accum[3] => res[11]~reg0.DATAIN
accum[4] => res[12]~reg0.DATAIN
accum[5] => res[13]~reg0.DATAIN
accum[6] => res[14]~reg0.DATAIN
accum[7] => res[15]~reg0.DATAIN
accum[8] => res[16]~reg0.DATAIN
accum[9] => res[17]~reg0.DATAIN
accum[10] => res[18]~reg0.DATAIN
accum[11] => res[19]~reg0.DATAIN
accum[12] => res[20]~reg0.DATAIN
accum[13] => res[21]~reg0.DATAIN
accum[14] => res[22]~reg0.DATAIN
accum[15] => res[23]~reg0.DATAIN
accum[16] => res[24]~reg0.DATAIN
accum[17] => res[25]~reg0.DATAIN
accum[18] => res[26]~reg0.DATAIN
accum[19] => res[27]~reg0.DATAIN
accum[20] => res[28]~reg0.DATAIN
accum[21] => res[29]~reg0.DATAIN
accum[22] => res[30]~reg0.DATAIN
shft[0] => res[0]~reg0.DATAIN
shft[1] => res[1]~reg0.DATAIN
shft[2] => res[2]~reg0.DATAIN
shft[3] => res[3]~reg0.DATAIN
shft[4] => res[4]~reg0.DATAIN
shft[5] => res[5]~reg0.DATAIN
shft[6] => res[6]~reg0.DATAIN
shft[7] => res[7]~reg0.DATAIN
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc
rst => done_cnt.OUTPUTSELECT
rst => done_cnt.OUTPUTSELECT
rst => data_ld.OUTPUTSELECT
rst => done_flag.OUTPUTSELECT
rst => tdl_rdy.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => tdl_wait.OUTPUTSELECT
rst => done_int_del.OUTPUTSELECT
rst => pre_rdy_del.OUTPUTSELECT
rst => sa_rst_out_del.OUTPUTSELECT
rst => ser_inv_out_del.OUTPUTSELECT
rst => tdl_ld_del.OUTPUTSELECT
rst => sym_rst_del.OUTPUTSELECT
rst => done_flag_del.OUTPUTSELECT
clk => done_flag_del.CLK
clk => sym_rst_del.CLK
clk => tdl_ld_del.CLK
clk => ser_inv_out_del.CLK
clk => sa_rst_out_del.CLK
clk => pre_rdy_del.CLK
clk => done_int_del.CLK
clk => tdl_wait[0].CLK
clk => tdl_wait[1].CLK
clk => tdl_wait[2].CLK
clk => tdl_wait[3].CLK
clk => tdl_wait[4].CLK
clk => tdl_wait[5].CLK
clk => tdl_wait[6].CLK
clk => tdl_wait[7].CLK
clk => tdl_wait[8].CLK
clk => tdl_rdy.CLK
clk => done_flag.CLK
clk => data_ld~reg0.CLK
clk => done_cnt[0].CLK
clk => done_cnt[1].CLK
clk_en => done_cnt.OUTPUTSELECT
clk_en => done_cnt.OUTPUTSELECT
clk_en => always1.IN1
clk_en => always2.IN1
clk_en => tdl_rdy.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => tdl_wait.OUTPUTSELECT
clk_en => done_int_del.OUTPUTSELECT
clk_en => pre_rdy_del.OUTPUTSELECT
clk_en => sa_rst_out_del.OUTPUTSELECT
clk_en => ser_inv_out_del.OUTPUTSELECT
clk_en => tdl_ld_del.OUTPUTSELECT
clk_en => sym_rst_del.OUTPUTSELECT
clk_en => done_flag_del.OUTPUTSELECT
sa_rst_out <= sa_rst_out_del.DB_MAX_OUTPUT_PORT_TYPE
ser_inv_out <= ser_inv_out_del.DB_MAX_OUTPUT_PORT_TYPE
tdl_ld <= tdl_ld_del.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= tdl_wait[0].DB_MAX_OUTPUT_PORT_TYPE
pre_rdy <= pre_rdy_del.DB_MAX_OUTPUT_PORT_TYPE
sym_rst <= sym_rst_del.DB_MAX_OUTPUT_PORT_TYPE
done_int <= done_int_del.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>
data_ld <= data_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|sadd_lpm_cen:Uadd_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
clk => pipe[0][36].CLK
clk => pipe[0][37].CLK
clk => pipe[0][38].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
gclk_en => pipe[0][36].ENA
gclk_en => pipe[0][37].ENA
gclk_en => pipe[0][38].ENA
ain[0] => Add0.IN39
ain[1] => Add0.IN38
ain[2] => Add0.IN37
ain[3] => Add0.IN36
ain[4] => Add0.IN35
ain[5] => Add0.IN34
ain[6] => Add0.IN33
ain[7] => Add0.IN32
ain[8] => Add0.IN31
ain[9] => Add0.IN30
ain[10] => Add0.IN29
ain[11] => Add0.IN28
ain[12] => Add0.IN27
ain[13] => Add0.IN26
ain[14] => Add0.IN25
ain[15] => Add0.IN24
ain[16] => Add0.IN23
ain[17] => Add0.IN22
ain[18] => Add0.IN21
ain[19] => Add0.IN20
ain[20] => Add0.IN19
ain[21] => Add0.IN18
ain[22] => Add0.IN17
ain[23] => Add0.IN16
ain[24] => Add0.IN15
ain[25] => Add0.IN14
ain[26] => Add0.IN13
ain[27] => Add0.IN12
ain[28] => Add0.IN11
ain[29] => Add0.IN10
ain[30] => Add0.IN9
ain[31] => Add0.IN8
ain[32] => Add0.IN7
ain[33] => Add0.IN6
ain[34] => Add0.IN5
ain[35] => Add0.IN4
ain[36] => Add0.IN3
ain[37] => Add0.IN1
ain[37] => Add0.IN2
bin[0] => Add0.IN78
bin[1] => Add0.IN77
bin[2] => Add0.IN76
bin[3] => Add0.IN75
bin[4] => Add0.IN74
bin[5] => Add0.IN73
bin[6] => Add0.IN72
bin[7] => Add0.IN71
bin[8] => Add0.IN70
bin[9] => Add0.IN69
bin[10] => Add0.IN68
bin[11] => Add0.IN67
bin[12] => Add0.IN66
bin[13] => Add0.IN65
bin[14] => Add0.IN64
bin[15] => Add0.IN63
bin[16] => Add0.IN62
bin[17] => Add0.IN61
bin[18] => Add0.IN60
bin[19] => Add0.IN59
bin[20] => Add0.IN58
bin[21] => Add0.IN57
bin[22] => Add0.IN56
bin[23] => Add0.IN55
bin[24] => Add0.IN54
bin[25] => Add0.IN53
bin[26] => Add0.IN52
bin[27] => Add0.IN51
bin[28] => Add0.IN50
bin[29] => Add0.IN49
bin[30] => Add0.IN48
bin[31] => Add0.IN47
bin[32] => Add0.IN46
bin[33] => Add0.IN45
bin[34] => Add0.IN44
bin[35] => Add0.IN43
bin[36] => Add0.IN42
bin[37] => Add0.IN40
bin[37] => Add0.IN41
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE
res[36] <= pipe[0][36].DB_MAX_OUTPUT_PORT_TYPE
res[37] <= pipe[0][37].DB_MAX_OUTPUT_PORT_TYPE
res[38] <= pipe[0][38].DB_MAX_OUTPUT_PORT_TYPE


|adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd
data_in[0] => Add0.IN56
data_in[1] => Add0.IN55
data_in[2] => Add0.IN54
data_in[3] => Add0.IN53
data_in[4] => Add0.IN52
data_in[5] => Add0.IN51
data_in[6] => Add0.IN50
data_in[7] => Add0.IN49
data_in[8] => Add0.IN48
data_in[9] => Add0.IN47
data_in[10] => Add0.IN46
data_in[11] => Add0.IN45
data_in[12] => Add0.IN44
data_in[13] => Add0.IN43
data_in[14] => Add0.IN42
data_in[15] => Add0.IN41
data_in[16] => Add0.IN40
data_in[17] => Add0.IN39
data_in[18] => Add0.IN38
data_in[19] => Add0.IN37
data_in[20] => Add0.IN36
data_in[21] => Add0.IN35
data_in[22] => Add0.IN34
data_in[23] => Add0.IN33
data_in[24] => Add0.IN32
data_in[25] => Add0.IN31
data_in[26] => Add0.IN30
data_in[27] => Add0.IN29
data_in[28] => Add0.IN28
data_in[29] => Add0.IN27
data_in[30] => Add0.IN26
data_in[31] => Add0.IN25
data_in[32] => Add0.IN24
data_in[33] => Add0.IN23
data_in[34] => Add0.IN22
data_in[35] => Add0.IN21
data_in[36] => Add0.IN20
data_in[37] => Add0.IN18
data_in[37] => Add0.IN19
data_in[37] => Add0.IN57
data_in[37] => rnd_val[21].DATAIN
data_in[37] => Add0.IN58
data_in[37] => rnd_val[20].DATAIN
data_in[37] => Add0.IN59
data_in[37] => rnd_val[19].DATAIN
data_in[37] => Add0.IN60
data_in[37] => rnd_val[18].DATAIN
data_in[37] => Add0.IN61
data_in[37] => rnd_val[17].DATAIN
data_in[37] => Add0.IN62
data_in[37] => rnd_val[16].DATAIN
data_in[37] => Add0.IN63
data_in[37] => rnd_val[15].DATAIN
data_in[37] => Add0.IN64
data_in[37] => rnd_val[14].DATAIN
data_in[37] => Add0.IN65
data_in[37] => rnd_val[13].DATAIN
data_in[37] => Add0.IN66
data_in[37] => rnd_val[12].DATAIN
data_in[37] => Add0.IN67
data_in[37] => rnd_val[11].DATAIN
data_in[37] => Add0.IN68
data_in[37] => rnd_val[10].DATAIN
data_in[37] => Add0.IN69
data_in[37] => rnd_val[9].DATAIN
data_in[37] => Add0.IN70
data_in[37] => rnd_val[8].DATAIN
data_in[37] => Add0.IN71
data_in[37] => rnd_val[7].DATAIN
data_in[37] => Add0.IN72
data_in[37] => rnd_val[6].DATAIN
data_in[37] => Add0.IN73
data_in[37] => rnd_val[5].DATAIN
data_in[37] => Add0.IN74
data_in[37] => rnd_val[4].DATAIN
data_in[37] => Add0.IN75
data_in[37] => rnd_val[3].DATAIN
data_in[37] => Add0.IN76
data_in[37] => rnd_val[2].DATAIN
data_in[37] => Add0.IN77
data_in[37] => rnd_val[1].DATAIN
data_in[37] => Add0.IN78
data_in[37] => rnd_val[0].DATAIN
data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rnd_val[0] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[1] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[2] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[3] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[4] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[5] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[6] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[7] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[8] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[9] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[10] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[11] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[12] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[13] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[14] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[15] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[16] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[17] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[18] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[19] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[20] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[21] <= data_in[37].DB_MAX_OUTPUT_PORT_TYPE


