

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_103_1'
================================================================
* Date:           Thu Feb  5 21:48:31 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.176 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_1  |       64|       64|         1|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:103]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln103 = store i7 0, i7 %j" [top.cpp:103]   --->   Operation 5 'store' 'store_ln103' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [top.cpp:103]   --->   Operation 7 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.89ns)   --->   "%icmp_ln103 = icmp_eq  i7 %j_7, i7 64" [top.cpp:103]   --->   Operation 8 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.89ns)   --->   "%add_ln103 = add i7 %j_7, i7 1" [top.cpp:103]   --->   Operation 9 'add' 'add_ln103' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %for.inc.split, void %VITIS_LOOP_109_2.exitStub" [top.cpp:103]   --->   Operation 10 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i7 %j_7" [top.cpp:103]   --->   Operation 11 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:104]   --->   Operation 12 'specpipeline' 'specpipeline_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:103]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:103]   --->   Operation 14 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_7, i32 5" [top.cpp:103]   --->   Operation 15 'bitselect' 'tmp' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i1 %tmp" [top.cpp:103]   --->   Operation 16 'zext' 'zext_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 17 'getelementptr' 'col_sums_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 18 'getelementptr' 'col_sums_1_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 19 'getelementptr' 'col_sums_2_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 20 'getelementptr' 'col_sums_3_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 21 'getelementptr' 'col_sums_4_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 22 'getelementptr' 'col_sums_5_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 23 'getelementptr' 'col_sums_6_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 24 'getelementptr' 'col_sums_7_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 25 'getelementptr' 'col_sums_8_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 26 'getelementptr' 'col_sums_9_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 27 'getelementptr' 'col_sums_10_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 28 'getelementptr' 'col_sums_11_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 29 'getelementptr' 'col_sums_12_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 30 'getelementptr' 'col_sums_13_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 31 'getelementptr' 'col_sums_14_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 32 'getelementptr' 'col_sums_15_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%col_sums_16_addr = getelementptr i24 %col_sums_16, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 33 'getelementptr' 'col_sums_16_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%col_sums_17_addr = getelementptr i24 %col_sums_17, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 34 'getelementptr' 'col_sums_17_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_sums_18_addr = getelementptr i24 %col_sums_18, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 35 'getelementptr' 'col_sums_18_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%col_sums_19_addr = getelementptr i24 %col_sums_19, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 36 'getelementptr' 'col_sums_19_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%col_sums_20_addr = getelementptr i24 %col_sums_20, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 37 'getelementptr' 'col_sums_20_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%col_sums_21_addr = getelementptr i24 %col_sums_21, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 38 'getelementptr' 'col_sums_21_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%col_sums_22_addr = getelementptr i24 %col_sums_22, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 39 'getelementptr' 'col_sums_22_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%col_sums_23_addr = getelementptr i24 %col_sums_23, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 40 'getelementptr' 'col_sums_23_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%col_sums_24_addr = getelementptr i24 %col_sums_24, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 41 'getelementptr' 'col_sums_24_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%col_sums_25_addr = getelementptr i24 %col_sums_25, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 42 'getelementptr' 'col_sums_25_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%col_sums_26_addr = getelementptr i24 %col_sums_26, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 43 'getelementptr' 'col_sums_26_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%col_sums_27_addr = getelementptr i24 %col_sums_27, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 44 'getelementptr' 'col_sums_27_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%col_sums_28_addr = getelementptr i24 %col_sums_28, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 45 'getelementptr' 'col_sums_28_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%col_sums_29_addr = getelementptr i24 %col_sums_29, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 46 'getelementptr' 'col_sums_29_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%col_sums_30_addr = getelementptr i24 %col_sums_30, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 47 'getelementptr' 'col_sums_30_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%col_sums_31_addr = getelementptr i24 %col_sums_31, i64 0, i64 %zext_ln103" [top.cpp:105]   --->   Operation 48 'getelementptr' 'col_sums_31_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.87ns)   --->   "%switch_ln105 = switch i5 %trunc_ln103, void %arrayidx.case.31, i5 0, void %arrayidx.case.0, i5 1, void %arrayidx.case.1, i5 2, void %arrayidx.case.2, i5 3, void %arrayidx.case.3, i5 4, void %arrayidx.case.4, i5 5, void %arrayidx.case.5, i5 6, void %arrayidx.case.6, i5 7, void %arrayidx.case.7, i5 8, void %arrayidx.case.8, i5 9, void %arrayidx.case.9, i5 10, void %arrayidx.case.10, i5 11, void %arrayidx.case.11, i5 12, void %arrayidx.case.12, i5 13, void %arrayidx.case.13, i5 14, void %arrayidx.case.14, i5 15, void %arrayidx.case.15, i5 16, void %arrayidx.case.16, i5 17, void %arrayidx.case.17, i5 18, void %arrayidx.case.18, i5 19, void %arrayidx.case.19, i5 20, void %arrayidx.case.20, i5 21, void %arrayidx.case.21, i5 22, void %arrayidx.case.22, i5 23, void %arrayidx.case.23, i5 24, void %arrayidx.case.24, i5 25, void %arrayidx.case.25, i5 26, void %arrayidx.case.26, i5 27, void %arrayidx.case.27, i5 28, void %arrayidx.case.28, i5 29, void %arrayidx.case.29, i5 30, void %arrayidx.case.30" [top.cpp:105]   --->   Operation 49 'switch' 'switch_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.87>
ST_1 : Operation 50 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_30_addr" [top.cpp:105]   --->   Operation 50 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 30)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 51 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 30)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_29_addr" [top.cpp:105]   --->   Operation 52 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 29)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 53 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 29)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_28_addr" [top.cpp:105]   --->   Operation 54 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 28)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 55 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 28)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_27_addr" [top.cpp:105]   --->   Operation 56 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 27)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 57 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 27)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_26_addr" [top.cpp:105]   --->   Operation 58 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 26)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 59 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 26)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_25_addr" [top.cpp:105]   --->   Operation 60 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 61 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 25)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_24_addr" [top.cpp:105]   --->   Operation 62 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 24)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 63 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 24)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_23_addr" [top.cpp:105]   --->   Operation 64 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 65 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 23)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_22_addr" [top.cpp:105]   --->   Operation 66 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 22)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 67 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 22)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_21_addr" [top.cpp:105]   --->   Operation 68 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 21)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 69 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 21)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_20_addr" [top.cpp:105]   --->   Operation 70 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 20)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 71 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 20)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_19_addr" [top.cpp:105]   --->   Operation 72 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 19)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 73 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 19)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_18_addr" [top.cpp:105]   --->   Operation 74 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 18)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 75 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 18)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_17_addr" [top.cpp:105]   --->   Operation 76 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 17)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 77 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 17)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_16_addr" [top.cpp:105]   --->   Operation 78 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 16)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 79 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 16)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_15_addr" [top.cpp:105]   --->   Operation 80 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 81 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 15)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_14_addr" [top.cpp:105]   --->   Operation 82 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 83 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 14)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_13_addr" [top.cpp:105]   --->   Operation 84 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 85 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 13)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_12_addr" [top.cpp:105]   --->   Operation 86 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 87 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 12)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_11_addr" [top.cpp:105]   --->   Operation 88 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 89 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 11)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_10_addr" [top.cpp:105]   --->   Operation 90 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 91 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 10)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_9_addr" [top.cpp:105]   --->   Operation 92 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 93 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 9)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_8_addr" [top.cpp:105]   --->   Operation 94 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 95 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 8)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_7_addr" [top.cpp:105]   --->   Operation 96 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 97 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 7)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_6_addr" [top.cpp:105]   --->   Operation 98 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 99 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 6)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_5_addr" [top.cpp:105]   --->   Operation 100 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 101 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 5)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_4_addr" [top.cpp:105]   --->   Operation 102 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 103 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 4)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_3_addr" [top.cpp:105]   --->   Operation 104 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 105 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 3)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_2_addr" [top.cpp:105]   --->   Operation 106 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 107 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 2)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_1_addr" [top.cpp:105]   --->   Operation 108 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 109 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 1)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_addr" [top.cpp:105]   --->   Operation 110 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 111 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 0)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln105 = store i24 0, i1 %col_sums_31_addr" [top.cpp:105]   --->   Operation 112 'store' 'store_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 31)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx.exit" [top.cpp:105]   --->   Operation 113 'br' 'br_ln105' <Predicate = (!icmp_ln103 & trunc_ln103 == 31)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.48ns)   --->   "%store_ln103 = store i7 %add_ln103, i7 %j" [top.cpp:103]   --->   Operation 114 'store' 'store_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.48>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.inc" [top.cpp:103]   --->   Operation 115 'br' 'br_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln103)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.176ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln103', top.cpp:103) of constant 0 on local variable 'j', top.cpp:103 [34]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:103) on local variable 'j', top.cpp:103 [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln103', top.cpp:103) [38]  (0.897 ns)
	'store' operation 0 bit ('store_ln105', top.cpp:105) of constant 0 on array 'col_sums_9' [145]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
