
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003147                       # Number of seconds simulated (Second)
simTicks                                   3147285000                       # Number of ticks simulated (Tick)
finalTick                                 12996689000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      9.54                       # Real time elapsed on the host (Second)
hostTickRate                                329837799                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9646240                       # Number of bytes of host memory used (Byte)
simInsts                                      6451886                       # Number of instructions simulated (Count)
simOps                                       12338249                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   676156                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1293044                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          610340                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.585867                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          2.357782                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      607071     99.46%     99.46% |        2804      0.46%     99.92% |         403      0.07%     99.99% |          56      0.01%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            610340                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      1048591                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000042                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000025                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.008401                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     1048561    100.00%    100.00% |          17      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      1048591                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           32                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          319                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      1048589                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.001636                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.000093                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       0.450270                       (Unspecified)
system.caches.m_latencyHistSeqr          |     1048571    100.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        1048589                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      1048565                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     1048565    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      1048565                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           32                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          319                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples           24                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    72.458333                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    58.525920                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    62.570294                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |           6     25.00%     25.00% |          12     50.00%     75.00% |           2      8.33%     83.33% |           0      0.00%     83.33% |           3     12.50%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           1      4.17%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total           24                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       305185                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.172492                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      1.059064                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      297754     97.57%     97.57% |        4676      1.53%     99.10% |        2509      0.82%     99.92% |         145      0.05%     99.97% |          94      0.03%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        305185                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       305155                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.999282                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      3.107299                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      301987     98.96%     98.96% |        2703      0.89%     99.85% |         403      0.13%     99.98% |          56      0.02%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        305155                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1570789      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        317527      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         208724      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          305185      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       305155      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       305155      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        144928      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       125282      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        34977      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1425861      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       192245      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       173747      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       305155      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       305155      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       270208      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        34977      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        305187      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        305155      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       305185      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       305155      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       305187      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       305155      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       305185      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       305155      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples           24                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    72.458333                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    58.525920                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    62.570294                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |           6     25.00%     25.00% |          12     50.00%     75.00% |           2      8.33%     83.33% |           0      0.00%     83.33% |           3     12.50%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           1      4.17%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total           24                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       305184                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1048576                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.001473                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.000085                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     0.427258                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1048559    100.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1048576                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1048554                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     1048554    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1048554                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.227273                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    58.093691                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    62.836850                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |           5     22.73%     22.73% |          12     54.55%     77.27% |           2      9.09%     86.36% |           0      0.00%     86.36% |           2      9.09%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           1      4.55%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    15.166667                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.997377                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    41.307788                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          10     83.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           12                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           10                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           10                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean           86                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    63.498031                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    82.024387                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples           22                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.227273                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    58.093691                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    62.836850                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |           5     22.73%     22.73% |          12     54.55%     77.27% |           2      9.09%     86.36% |           0      0.00%     86.36% |           2      9.09%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           1      4.55%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total           22                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean           86                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    63.498031                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    82.024387                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       610340                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.585867                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     2.357782                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15       607071     99.46%     99.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         2804      0.46%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          403      0.07%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       610340                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      1791853                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       305187                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      2097040                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.023479                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5262.414835                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.198560                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1317.920203                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.093923                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999538                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.023482                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5052.429815                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.023479                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.935445                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.046961                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10523.680916                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.047354                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1001.832390                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.023482                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.994691                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.053355                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.994768                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        610374                       (Unspecified)
system.caches.network.msg_byte.Control        4882992                       (Unspecified)
system.caches.network.msg_count.Data           610310                       (Unspecified)
system.caches.network.msg_byte.Data          43942320                       (Unspecified)
system.caches.network.msg_count.Response_Data       610370                       (Unspecified)
system.caches.network.msg_byte.Response_Data     43946640                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       610310                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      4882480                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7999.877990                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.003988                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       305187                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      2441496                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       305155                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     21971160                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       305185                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     21973320                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       305155                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      2441240                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.023479                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4262.480005                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.023482                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4052.435740                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.203064                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7523.684148                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.003845                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       305185                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     21973320                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       305155                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      2441240                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.004131                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       305187                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      2441496                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       305155                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     21971160                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.003988                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       305187                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      2441496                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       305155                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     21971160                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       305185                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     21973320                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       305155                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      2441240                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.046961                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9523.682147                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.035211                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2262.609885                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.025507                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2052.447127                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.004131                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       305187                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      2441496                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       305155                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     21971160                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.003845                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       305185                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     21973320                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       305155                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      2441240                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          3147285                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388685                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388681                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   49                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                22                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3147285                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.665371                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.334306                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                      1482      0.05%      0.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    699153     22.21%     22.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1048545     33.32%     55.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    349535     11.11%     66.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    699036     22.21%     88.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    349515     11.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        19      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3147285                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            1      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340093     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048580     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            7      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388681                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.665371                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   9                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 19924657                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388737                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388673                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388689                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388688                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048581                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           8                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        4                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388674                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048580                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         8                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048586                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048586                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            6                       # Number of stores executed (Count)
system.cpu.numRate                           2.665368                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388673                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388673                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       7340039                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8738155                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.665368                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.839999                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.750370                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.750370                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.332677                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.332677                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388686                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340079                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242894                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194324                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145758                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048581                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             8                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048595                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048582                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048588                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048586                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               1                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                1                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              49                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 4                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3147278                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.665359                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.770771                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2098697     66.68%     66.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     66.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     66.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     66.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     66.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     66.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     66.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     66.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576     33.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3147278                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349603                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1749086                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        36                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048556                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048583                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388685                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                 84                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194360                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048595                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048590                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3147195                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        14                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3147285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.665388                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.770779                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2098689     66.68%     66.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        1      0.00%     66.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     66.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        0      0.00%     66.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        4      0.00%     66.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     66.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        0      0.00%     66.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        3      0.00%     66.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048586     33.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3147285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.333174                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.332692                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           3                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       3                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      5                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.001473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.427258                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1048555    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              321                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048580                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       6                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      14                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699125                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1050037                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        36                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1398083                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388682                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                349536                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534400                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777352                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388695                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       61                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388446                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         10487376                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777361                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples        46.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000014822750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  872                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  30                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                           26                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          26                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                         26                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        26                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                     26                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    26                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       14.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      14.422205                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       2.121320                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                 1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 2    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                     1664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               528709.66563244                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               528709.66563244                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     3147356000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    60526076.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1         1280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1         2048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 406699.742794186110                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 650719.588470697752                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1           26                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1           26                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1       949250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1     60437500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     36509.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2324519.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1         1536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total            1536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1           24                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total               24                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1           26                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              26                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1       488040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total             488040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1       528710                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            528710                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1      1016749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           1016749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                    20                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   32                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                   574250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                 100000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat              949250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 28712.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            47462.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                   13                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  25                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             65.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples           26                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   204.307692                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   151.267814                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   181.036741                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127            8     30.77%     30.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191            8     30.77%     61.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255            1      3.85%     65.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319            3     11.54%     76.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383            3     11.54%     88.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            1      3.85%     92.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-703            1      3.85%     96.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-831            1      3.85%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total           26                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                   1280                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                2048                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 0.406700                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.650720                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                73.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           428400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           223905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          842520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         647280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 248929200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     48911130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1170147360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1470129795                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.110476                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3041662500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    105300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT      7556500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           378420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           197340                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          621180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         527220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 248929200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     52337970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1167290880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1470282210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    467.158904                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3034223750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    105300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     15071500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  12996689000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003148                       # Number of seconds simulated (Second)
simTicks                                   3148137000                       # Number of ticks simulated (Tick)
finalTick                                 16406564000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      9.64                       # Real time elapsed on the host (Second)
hostTickRate                                326545401                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9654432                       # Number of bytes of host memory used (Byte)
simInsts                                     10706737                       # Number of instructions simulated (Count)
simOps                                       20838891                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1110562                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2161524                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         1234733                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.584449                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          2.353586                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     1228149     99.47%     99.47% |        5648      0.46%     99.92% |         812      0.07%     99.99% |         112      0.01%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           1234733                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2097260                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000141                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000065                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.024617                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     2097123     99.99%     99.99% |          87      0.00%    100.00% |          22      0.00%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2097260                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2097256                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.002063                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.000134                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       0.497209                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2097245    100.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2097256                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2097185                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000004                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.005524                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2097184    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2097185                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples           71                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    61.816901                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    50.142494                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    60.452416                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |          60     84.51%     84.51% |           5      7.04%     91.55% |           4      5.63%     97.18% |           0      0.00%     97.18% |           1      1.41%     98.59% |           0      0.00%     98.59% |           1      1.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total           71                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       617396                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.172078                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      1.057838                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      602396     97.57%     97.57% |        9437      1.53%     99.10% |        5067      0.82%     99.92% |         292      0.05%     99.97% |         190      0.03%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        617396                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       617337                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.996859                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      3.101612                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      610957     98.97%     98.97% |        5444      0.88%     99.85% |         812      0.13%     99.98% |         112      0.02%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        617337                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2632659      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        330563      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         217819      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          312211      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       312182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       312182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        147984      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       128408      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        35822      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2484675      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       202155      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       181997      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       312182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       312182      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       276389      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        35822      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        312214      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        312182      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       312211      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       312182      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       312214      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       312182      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       312211      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       312182      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples           71                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    61.816901                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    50.142494                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    60.452416                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |          60     84.51%     84.51% |           5      7.04%     91.55% |           4      5.63%     97.18% |           0      0.00%     97.18% |           1      1.41%     98.59% |           0      0.00%     98.59% |           1      1.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total           71                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       617394                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2097152                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.001840                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.000116                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     0.479354                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2097143    100.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2097152                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2097090                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2097090    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2097090                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples           62                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    63.241935                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    51.332081                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    62.946682                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |          53     85.48%     85.48% |           4      6.45%     91.94% |           3      4.84%     96.77% |           0      0.00%     96.77% |           1      1.61%     98.39% |           0      0.00%     98.39% |           1      1.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total           62                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    14.500000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     5.291503                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    19.091883                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           28                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    28.000000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          102                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     5.313725                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.377197                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    18.338932                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          94     92.16%     92.16% |           4      3.92%     96.08% |           1      0.98%     97.06% |           1      0.98%     98.04% |           0      0.00%     98.04% |           1      0.98%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           1      0.98%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          102                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           94                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.085106                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.023650                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.825137                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          93     98.94%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           1      1.06%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           94                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples            8                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean           55                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    44.969610                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    42.213742                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           4     50.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total            8                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples           62                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    63.241935                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    51.332081                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    62.946682                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |          53     85.48%     85.48% |           4      6.45%     91.94% |           3      4.84%     96.77% |           0      0.00%     96.77% |           1      1.61%     98.39% |           0      0.00%     98.39% |           1      1.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total           62                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           28                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    28.000000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples            8                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean           55                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    44.969610                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    42.213742                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           4     50.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total            8                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       624393                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.583062                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     2.349478                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15       621078     99.47%     99.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         2844      0.46%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          409      0.07%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       624393                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2868827                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       312214                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      3181041                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.019028                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5212.056162                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.223978                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1257.647122                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  16406564000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.076115                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999634                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.019030                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5042.288318                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.019028                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.948862                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  16406564000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.038058                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10419.907849                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.038374                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1001.475202                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.019030                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995794                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.043248                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995855                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        624428                       (Unspecified)
system.caches.network.msg_byte.Control        4995424                       (Unspecified)
system.caches.network.msg_count.Data           624364                       (Unspecified)
system.caches.network.msg_byte.Data          44954208                       (Unspecified)
system.caches.network.msg_count.Response_Data       624422                       (Unspecified)
system.caches.network.msg_byte.Response_Data     44958384                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       624364                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      4994912                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000031                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7999.716340                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000016                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000015                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   3409875000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.007695                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       312214                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      2497712                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       312182                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     22477104                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       312211                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     22479192                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       312182                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      2497456                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.019028                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4212.107788                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.019030                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4042.293012                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.164286                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7419.910409                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  16406564000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.007512                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       312211                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     22479192                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       312182                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      2497456                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.007878                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       312214                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      2497712                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       312182                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     22477104                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.007727                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       312214                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      2497712                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       312182                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     22477104                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       312211                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     22479192                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       312182                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      2497456                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.038058                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9419.908824                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.028489                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2212.210674                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.020663                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2042.302032                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  16406564000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.007941                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       312214                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      2497712                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       312182                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     22477104                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.007512                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       312211                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     22479192                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       312182                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      2497456                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  16406564000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  16406564000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  16406564000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          3148137                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388778                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        6                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388763                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  113                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                42                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   5                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3148080                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.664724                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.334781                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                      2220      0.07%      0.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    699209     22.21%     22.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1048531     33.31%     55.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    349540     11.10%     66.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    699048     22.21%     88.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    349513     11.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        18      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3148080                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       7    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            4      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340156     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048589     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           14      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388763                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.664675                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   7                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 19925614                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388897                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388736                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388766                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            17                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              5                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388784                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048590                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          19                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         6                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              16                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       17                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388745                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048589                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        19                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048601                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048592                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           12                       # Number of stores executed (Count)
system.cpu.numRate                           2.664670                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388736                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388736                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       7340059                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8738182                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.664667                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.839998                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              57                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.750573                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.750573                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.332316                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.332316                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388771                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340127                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242906                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194350                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145794                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048590                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            19                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048719                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048585                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                17                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048632                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048632                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                      15                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              55                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               44                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts             113                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                17                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3148058                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.664698                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.770537                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2099477     66.69%     66.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     66.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     66.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     66.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     66.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     66.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     66.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     66.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576     33.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3148058                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349725                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1749712                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        86                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048540                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     17                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048597                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388944                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                274                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194599                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048719                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048658                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3147789                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      34                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        95                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    16                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3148080                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.664919                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.770573                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2099361     66.69%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       22      0.00%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                       11      0.00%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       25      0.00%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                       15      0.00%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                       17      0.00%     66.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048628     33.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3148080                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.333124                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.332407                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       6                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     13                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.002207                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.526318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1048537    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              425                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048589                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      12                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3409875000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      95                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3409875000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3409875000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     17                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699250                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1050683                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        68                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1398062                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388792                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                349537                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534509                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777565                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388826                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      127                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388464                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         10488220                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777544                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples        73.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.006300096500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  906                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  46                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                           50                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          50                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                         50                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        50                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      20                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      7                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       30.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                     50                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    50                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                       27                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       11.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean       8.937843                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       7.371115                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3                  1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 3    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                     3200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  3200                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1016474.18774977                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1016474.18774977                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     3148198000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    31481980.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1         3072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 589555.028894867050                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 975815.220239779912                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1           50                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1           50                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1      1297250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  47256979000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     25945.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1 945139580.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1         3008                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total            3008                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1         3200                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         3200                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1           47                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total               47                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1           50                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              50                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1       955486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total             955486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1      1016474                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           1016474                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1      1971960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           1971960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                    29                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   48                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           25                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                   753500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                 145000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat             1297250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 25982.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            44732.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                   24                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  35                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            72.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples           27                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   272.592593                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   193.780909                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   245.695756                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127            6     22.22%     22.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255            9     33.33%     55.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383            5     18.52%     74.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511            2      7.41%     81.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            1      3.70%     85.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            2      7.41%     92.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            1      3.70%     96.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            1      3.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total           27                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                   1856                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                3072                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 0.589555                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.975815                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3409875000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           185640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy            79695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          321300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         287100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 248929200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     48661470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1169939040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1468403445                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    466.435687                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3041133750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    105300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT      6996250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           278460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           144210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          628320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         626400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 248929200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     52290660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1167127200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1470024450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    466.950596                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3033659250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    105300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     15107000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3409875000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003867                       # Number of seconds simulated (Second)
simTicks                                   3867364000                       # Number of ticks simulated (Tick)
finalTick                                 20466376000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     10.83                       # Real time elapsed on the host (Second)
hostTickRate                                357118102                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9654432                       # Number of bytes of host memory used (Byte)
simInsts                                     14956729                       # Number of instructions simulated (Count)
simOps                                       29330329                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1381105                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2708362                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         1921513                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.566901                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          2.318992                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     1911590     99.48%     99.48% |        8514      0.44%     99.93% |        1223      0.06%     99.99% |         168      0.01%    100.00% |           9      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           1921513                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      3145842                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000101                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000049                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.020289                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     3145681     99.99%     99.99% |         111      0.00%    100.00% |          22      0.00%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      3145842                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      3145837                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.230828                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.028752                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.526332                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3145817    100.00%    100.00% |          10      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        3145837                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      3119099                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000003                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.004530                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     3119098    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      3119099                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        26738                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    28.157529                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    28.078737                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev     4.432361                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       26718     99.93%     99.93% |          10      0.04%     99.96% |           7      0.03%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        26738                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       960802                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.166852                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      1.041932                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      938161     97.64%     97.64% |       14247      1.48%     99.13% |        7648      0.80%     99.92% |         439      0.05%     99.97% |         286      0.03%    100.00% |          12      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        960802                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       960711                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.966988                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      3.057795                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      951095     99.00%     99.00% |        8207      0.85%     99.85% |        1223      0.13%     99.98% |         168      0.02%    100.00% |           9      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        960711                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3692160      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        342741      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         226008      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          343406      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       343376      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       343374      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        176499      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       130463      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        36446      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       3515661      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       212278      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       189562      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       343376      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       343374      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       306960      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        36446      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        343406      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        343375      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       343406      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       343374      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       343406      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       343375      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       343406      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       343374      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        26738                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    28.157529                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    28.078737                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev     4.432361                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       26718     99.93%     99.93% |          10      0.04%     99.96% |           7      0.03%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        26738                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       960799                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3145728                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.230584                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.028735                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.522756                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3145713    100.00%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3145728                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      3119004                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     3119004    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      3119004                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        26724                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    28.142456                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    28.070341                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev     4.324179                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       26709     99.94%     99.94% |           6      0.02%     99.97% |           6      0.02%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        26724                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           34                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    12.690935                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    36.373067                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    50.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    45.210618                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    31.819805                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          106                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     7.528302                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.591512                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    21.251424                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          94     88.68%     88.68% |           4      3.77%     92.45% |           1      0.94%     93.40% |           3      2.83%     96.23% |           2      1.89%     98.11% |           1      0.94%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           0      0.00%     99.06% |           1      0.94%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          106                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           94                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.085106                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.023650                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.825137                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          93     98.94%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           0      0.00%     98.94% |           1      1.06%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           94                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean           58                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    50.481814                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    34.226518                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           4     33.33%     33.33% |           1      8.33%     41.67% |           3     25.00%     66.67% |           2     16.67%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           12                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        26724                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    28.142456                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    28.070341                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev     4.324179                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       26709     99.94%     99.94% |           6      0.02%     99.97% |           6      0.02%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        26724                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    50.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    45.210618                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    31.819805                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean           58                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    50.481814                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    34.226518                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           4     33.33%     33.33% |           1      8.33%     41.67% |           3     25.00%     66.67% |           2     16.67%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           12                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       686780                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.535353                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     2.255120                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15       683441     99.51%     99.51% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         2866      0.42%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          411      0.06%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       686780                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3917501                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       343408                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      4260909                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.016777                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5172.137950                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.232590                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1209.345074                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  20466376000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.067113                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999707                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.016779                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5034.249737                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.016777                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.959006                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  20466376000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.033557                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10314.996363                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.033812                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1001.191271                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.016779                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996629                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.037781                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996677                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        686813                       (Unspecified)
system.caches.network.msg_byte.Control        5494504                       (Unspecified)
system.caches.network.msg_count.Data           686750                       (Unspecified)
system.caches.network.msg_byte.Data          49446000                       (Unspecified)
system.caches.network.msg_count.Response_Data       686812                       (Unspecified)
system.caches.network.msg_byte.Response_Data     49450464                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       686748                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      5493984                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.013791                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7889.636197                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.006895                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.037235                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.006895                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   4059812000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     3.447736                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       343407                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      2747256                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       343375                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     24723000                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       343406                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     24725232                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       343374                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      2746992                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.016777                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4172.179335                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.016779                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4034.253499                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.141088                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7314.998024                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  20466376000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     3.447697                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       343406                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     24725232                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       343374                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      2746992                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     3.447775                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       343407                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      2747256                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       343375                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     24723000                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     3.447749                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       343406                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      2747248                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       343375                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     24723000                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       343406                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     24725232                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       343374                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      2746992                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.033557                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9314.996949                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.024439                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2172.261811                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.018100                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2034.260731                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  20466376000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     3.447801                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       343406                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      2747248                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       343375                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     24723000                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     3.447697                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       343406                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     24725232                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       343374                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      2746992                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  20466376000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  20466376000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  20466376000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          3867364                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388640                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388637                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    8                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                13                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             3867287                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.169127                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.552895                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    624575     16.15%     16.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    831413     21.50%     37.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1030761     26.65%     64.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    358424      9.27%     73.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    690167     17.85%     91.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    331920      8.58%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        27      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3867287                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            1      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340056     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048578     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            2      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388637                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.169084                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  23                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 20644585                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388649                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388636                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388659                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             1                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388641                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        8                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048579                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           2                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388637                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048578                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048580                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048581                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            2                       # Number of stores executed (Count)
system.cpu.numRate                           2.169084                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388636                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388636                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       7304685                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8693913                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.169084                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.840207                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              77                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.922049                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.922049                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.084541                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.084541                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388640                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340051                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242888                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194310                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145742                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048579                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             2                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048588                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048584                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048585                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048585                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               1                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               8                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3867286                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.169125                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.556386                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2818705     72.89%     72.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     72.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     72.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     72.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     72.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     72.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     72.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     72.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576     27.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3867286                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349702                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2469000                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        29                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048555                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      1                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048581                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388657                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                183                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194343                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048588                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048587                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3867103                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       2                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                         4                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples            3867287                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.169141                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.556394                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2818699     72.89%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        0      0.00%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        1      0.00%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        1      0.00%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        1      0.00%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048583     27.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3867287                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.271138                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.084548                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           1                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       1                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.688072                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.280115                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1021915     97.46%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                26628      2.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              339                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048578                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       2                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4059812000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       4                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4059812000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4059812000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      1                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699221                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1761047                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        28                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1406990                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388649                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                367326                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534380                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777299                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388654                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       22                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388450                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         11207343                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777275                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples       114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000011651000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             4                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             4                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                27734                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  62                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        26667                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       26668                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      26667                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     26668                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   26629                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  26592                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  26667                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 26668                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                       37                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean               9                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean       7.279462                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       4.966555                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2                  1     25.00%     25.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  1     25.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1     25.00%     75.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1     25.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              4                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.478137                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 3     75.00%     75.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1     25.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              4                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1704256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1706688                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1706752                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               441305240.46870172                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               441321789.20836002                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     3867444000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       72512.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1         2432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1         4224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 628852.107016562251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 1092216.817449818598                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        26667                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        26668                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1      1404750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1    124380750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1        52.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1      4664.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      1706688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1706688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      1706752                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1706752                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        26667                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            26667                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        26668                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           26668                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    441305240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          441305240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    441321789                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         441321789                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    882627030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         882627030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                    38                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   66                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                   692250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                 190000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat             1404750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 18217.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36967.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                   29                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  49                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             76.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            74.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples           37                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   264.648649                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   167.987374                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   278.627611                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           14     37.84%     37.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255            9     24.32%     62.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383            5     13.51%     75.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511            3      8.11%     83.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            2      5.41%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            1      2.70%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            3      8.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total           37                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                   2432                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                4224                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 0.628852                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 1.092217                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                75.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4059812000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           214200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           102465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          321300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         276660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 305476080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     62293590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1434803520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1803487815                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    466.335161                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3729604750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    129220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     14251750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           464100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           246675                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          699720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         840420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 305476080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     62483970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1434845760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1805056725                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    466.740841                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3729331000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    129220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     15052500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4059812000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.020722                       # Number of seconds simulated (Second)
simTicks                                  20722421000                       # Number of ticks simulated (Tick)
finalTick                                 41400259000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     31.63                       # Real time elapsed on the host (Second)
hostTickRate                                655087463                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9654432                       # Number of bytes of host memory used (Byte)
simInsts                                     19219261                       # Number of instructions simulated (Count)
simOps                                       37845762                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   607567                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1196395                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         3456850                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.422591                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          2.016531                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     3443557     99.62%     99.62% |       11409      0.33%     99.95% |        1636      0.05%     99.99% |         224      0.01%    100.00% |          12      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           3456850                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      4194439                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000096                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000047                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.018835                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     4194235    100.00%    100.00% |         120      0.00%    100.00% |          51      0.00%    100.00% |           9      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      4194439                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      4194433                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        5.363955                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.462150                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      17.462552                       (Unspecified)
system.caches.m_latencyHistSeqr          |     4145054     98.82%     98.82% |       34926      0.83%     99.66% |        5795      0.14%     99.79% |        7183      0.17%     99.96% |         948      0.02%     99.99% |         314      0.01%     99.99% |          48      0.00%    100.00% |         100      0.00%    100.00% |          62      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        4194433                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      3748240                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000016                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000002                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.027686                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     3748238    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      3748240                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       446193                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    42.023181                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    35.562968                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    36.914913                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      396814     88.93%     88.93% |       34926      7.83%     96.76% |        5795      1.30%     98.06% |        7183      1.61%     99.67% |         948      0.21%     99.88% |         314      0.07%     99.95% |          48      0.01%     99.96% |         100      0.02%     99.99% |          62      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       446193                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      1728485                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.124330                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.902192                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     1698124     98.24%     98.24% |       19111      1.11%     99.35% |       10254      0.59%     99.94% |         586      0.03%     99.98% |         382      0.02%    100.00% |          16      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1728485                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      1728365                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.720872                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.672290                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     1715482     99.25%     99.25% |       10999      0.64%     99.89% |        1636      0.09%     99.99% |         224      0.01%    100.00% |          12      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1728365                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4753188      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        356712      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         236240      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          767683      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       767654      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       767654      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        597944      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       132545      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        37197      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4155244      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       224167      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       199043      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       767654      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       767654      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       730486      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        37197      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        767686      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        767654      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       767683      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       767654      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       767686      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       767654      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       767683      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       767654      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       446193                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    42.023181                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    35.562968                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    36.914913                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      396814     88.93%     88.93% |       34926      7.83%     96.76% |        5795      1.30%     98.06% |        7183      1.61%     99.67% |         948      0.21%     99.88% |         314      0.07%     99.95% |          48      0.01%     99.96% |         100      0.02%     99.99% |          62      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       446193                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1728481                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4194311                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     5.363630                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.462128                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    17.461414                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4144945     98.82%     98.82% |       34915      0.83%     99.66% |        5794      0.14%     99.79% |        7183      0.17%     99.96% |         947      0.02%     99.99% |         314      0.01%     99.99% |          48      0.00%    100.00% |         100      0.00%    100.00% |          62      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4194311                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      3748143                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     3748143    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      3748143                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       446168                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    42.021366                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    35.561878                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    36.912705                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      396802     88.94%     88.94% |       34915      7.83%     96.76% |        5794      1.30%     98.06% |        7183      1.61%     99.67% |         947      0.21%     99.88% |         314      0.07%     99.95% |          48      0.01%     99.96% |         100      0.02%     99.99% |          62      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       446168                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           39                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    18.227146                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    31.336879                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    27.500000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     7.348469                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    37.476659                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    50.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    45.210618                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    31.819805                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          118                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    15.779661                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     2.285354                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    39.619588                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         100     84.75%     84.75% |           6      5.08%     89.83% |           8      6.78%     96.61% |           2      1.69%     98.31% |           1      0.85%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           1      0.85%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          118                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           95                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.084211                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.023398                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.820783                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          94     98.95%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           0      0.00%     98.95% |           1      1.05%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           95                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           23                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    76.478261                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    63.110118                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    59.672492                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           5     21.74%     21.74% |           6     26.09%     47.83% |           8     34.78%     82.61% |           2      8.70%     91.30% |           1      4.35%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           1      4.35%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           23                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       446168                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    42.021366                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    35.561878                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    36.912705                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      396802     88.94%     88.94% |       34915      7.83%     96.76% |        5794      1.30%     98.06% |        7183      1.61%     99.67% |         947      0.21%     99.88% |         314      0.07%     99.95% |          48      0.01%     99.96% |         100      0.02%     99.99% |          62      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       446168                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    50.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    45.210618                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    31.819805                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           23                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    76.478261                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    63.110118                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    59.672492                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           5     21.74%     21.74% |           6     26.09%     47.83% |           8     34.78%     82.61% |           2      8.70%     91.30% |           1      4.35%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           1      4.35%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           23                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1535337                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.241982                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.538363                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      1531967     99.78%     99.78% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         2895      0.19%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          413      0.03%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1535337                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      4578454                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       767686                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      5346140                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.018542                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5086.238953                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.141340                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1104.853668                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  41400259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.074171                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999855                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.018543                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5017.096415                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.018542                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.979734                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  41400259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.037085                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9993.180429                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.037212                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.590938                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.018543                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998333                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.040396                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998357                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1535372                       (Unspecified)
system.caches.network.msg_byte.Control       12282976                       (Unspecified)
system.caches.network.msg_count.Data          1535308                       (Unspecified)
system.caches.network.msg_byte.Data         110542176                       (Unspecified)
system.caches.network.msg_count.Response_Data      1535366                       (Unspecified)
system.caches.network.msg_byte.Response_Data    110546352                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1535308                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     12282464                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.040483                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7676.151450                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.020242                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.010423                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.020242                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.009265                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  20933883000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized    10.120836                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       767686                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      6141488                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       767654                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     55271088                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       767683                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     55273176                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       767654                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      6141232                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.018542                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4086.259412                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.018543                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4017.098275                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.131353                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6993.181879                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  41400259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization    10.120808                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       767683                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     55273176                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       767654                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      6141232                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization    10.120864                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       767686                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      6141488                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       767654                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     55271088                       (Unspecified)
system.caches.network.routers1.percent_links_utilized    10.120841                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       767686                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      6141488                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       767654                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     55271088                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       767683                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     55273176                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       767654                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      6141232                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.037085                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8993.180961                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.022370                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2086.300185                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.019202                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2017.101850                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  41400259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization    10.120873                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       767686                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      6141488                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       767654                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     55271088                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization    10.120808                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       767683                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     55273176                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       767654                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      6141232                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  41400259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  41400259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  41400259000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         20722421                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388727                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388719                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    8                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                13                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            20721739                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.404827                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.950870                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16270357     78.52%     78.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2499548     12.06%     90.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    783840      3.78%     94.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    481550      2.32%     96.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    555410      2.68%     99.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    131004      0.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        29      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20721739                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            4      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340112     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048594     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388719                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.404814                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  23                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 37499196                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388732                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388711                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         4                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        4                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                2                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388736                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            2                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             1                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388728                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048595                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           6                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388718                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048594                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048600                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048589                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            6                       # Number of stores executed (Count)
system.cpu.numRate                           0.404814                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388714                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388713                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6845247                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8110686                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.404813                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.843979                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             682                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.940600                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.940600                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.202405                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.202405                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388754                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340112                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           4                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          2                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242906                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194329                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145776                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048595                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             6                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048595                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048587                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048587                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048587                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               2                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               8                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20721738                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.404822                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.753481                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        19673157     94.94%     94.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     94.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     94.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     94.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     94.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     94.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     94.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     94.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      5.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20721738                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349897                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              19323242                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        41                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048558                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      1                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048583                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388744                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                428                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194388                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048595                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048592                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20721310                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       2                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        12                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples           20721739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.404830                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.753495                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 19673136     94.94%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        1      0.00%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        2      0.00%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        3      0.00%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        1      0.00%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        2      0.00%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048591      5.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20721739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.050602                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.202408                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       1                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.762309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            31.551560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 629139     60.00%     60.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               315592     30.10%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                54435      5.19%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  124      0.01%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  651      0.06%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                32275      3.08%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  296      0.03%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                368      0.04%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                858      0.08%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                398      0.04%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                460      0.04%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                747      0.07%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1291      0.12%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                371      0.04%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1108      0.11%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1642      0.16%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                289      0.03%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                743      0.07%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               3108      0.30%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 84      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                139      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               2924      0.28%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 87      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                203      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                128      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 95      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                153      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              869      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              620                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048594                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       6                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20933883000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      12                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20933883000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20933883000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      1                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699416                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                18489741                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        43                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1532538                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388730                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                616683                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534469                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777470                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388775                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                         7                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       15                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388456                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         28061795                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777362                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    368028.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000014089500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         15592                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         15592                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               592881                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              249826                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       419458                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      419458                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     419458                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    419458                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  315593                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 155295                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 419458                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                419458                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   103852                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    3623                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   10458                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   15676                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   17310                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   18099                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   18197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   16547                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   16559                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   16761                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   16661                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   16408                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   16211                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   15873                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   15697                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   15653                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   15616                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   15598                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     239                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     135                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        15592                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean        6.661108                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean       6.437792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.675015                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1                  2      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2                 51      0.33%      0.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3                296      1.90%      2.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4               1055      6.77%      9.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5               2449     15.71%     24.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6               3523     22.59%     47.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7               3572     22.91%     70.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8               2550     16.35%     86.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9               1335      8.56%     95.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10               552      3.54%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11               165      1.06%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                38      0.24%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                 1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          15592                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        15592                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.941829                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.867529                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.663738                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             10815     69.36%     69.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1174      7.53%     76.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               641      4.11%     81.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               862      5.53%     86.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20              1108      7.11%     93.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21               809      5.19%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22               138      0.89%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                28      0.18%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                14      0.09%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                 1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          15592                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 20197952                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 26845312                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              26845312                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1295471798.39652896                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1295471798.39652896                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    20722445000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       24701.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      6647360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     16906048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 320781051.596239626408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 815833632.566387772560                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       419458                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       419458                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   5165084250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 512432261250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     12313.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1221653.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     26845120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        26845120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     26845312                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     26845312                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       419455                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           419455                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       419458                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          419458                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1   1295462533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1295462533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1   1295471798                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1295471798                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   2590934331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2590934331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                103865                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               264157                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       103848                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       264125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               3217615500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              519325000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          5165084250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 30978.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            49728.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                59652                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              247273                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             57.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.61                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        61100                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   385.519869                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   228.606461                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   359.989012                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        18821     30.80%     30.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        12833     21.00%     51.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4619      7.56%     59.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4176      6.83%     66.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4483      7.34%     73.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3503      5.73%     79.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1314      2.15%     81.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          510      0.83%     82.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        10841     17.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        61100                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                6647360                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            16906048                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               320.781052                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               815.833633                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     8.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.37                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20933883000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           228480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           102465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          364140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         245340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1636171680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    304983630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   7702214880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     9644310615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.404627                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  20021193500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    692120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     13361000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        436439640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        231957990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       742010220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1379322360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1636171680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9023466510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    360648480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    13810016880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    666.428738                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     63013000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    692120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  19972358500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  20933883000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.034450                       # Number of seconds simulated (Second)
simTicks                                  34450089000                       # Number of ticks simulated (Tick)
finalTick                                 76088749000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     34.90                       # Real time elapsed on the host (Second)
hostTickRate                                987247946                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9655456                       # Number of bytes of host memory used (Byte)
simInsts                                     23495334                       # Number of instructions simulated (Count)
simOps                                       46387022                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   673312                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1329325                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         6138040                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.299171                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.706744                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     6121353     99.73%     99.73% |       14325      0.23%     99.96% |        2052      0.03%     99.99% |         280      0.00%    100.00% |          15      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           6138040                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      5243046                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000098                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000049                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.018467                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     5242788    100.00%    100.00% |         138      0.00%    100.00% |          77      0.00%    100.00% |          15      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      5243046                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      5243038                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       10.462236                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       2.050508                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      27.155895                       (Unspecified)
system.caches.m_latencyHistSeqr          |     5062309     96.55%     96.55% |      136744      2.61%     99.16% |       12802      0.24%     99.41% |       26134      0.50%     99.90% |        3264      0.06%     99.97% |        1210      0.02%     99.99% |          92      0.00%     99.99% |         270      0.01%    100.00% |         210      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        5243038                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      4229076                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000014                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.026064                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     4229074    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      4229076                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1013962                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    49.927674                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    40.981170                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    43.384866                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      833233     82.18%     82.18% |      136744     13.49%     95.66% |       12802      1.26%     96.92% |       26134      2.58%     99.50% |        3264      0.32%     99.82% |        1210      0.12%     99.94% |          92      0.01%     99.95% |         270      0.03%     99.98% |         210      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1013962                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      3069095                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.087960                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.760831                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     3030943     98.76%     98.76% |       24027      0.78%     99.54% |       12878      0.42%     99.96% |         734      0.02%     99.98% |         478      0.02%    100.00% |          20      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       3069095                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      3068945                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.510393                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      2.271117                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     3052771     99.47%     99.47% |       13812      0.45%     99.92% |        2052      0.07%     99.99% |         280      0.01%    100.00% |          15      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       3068945                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5816663      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        373321      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         248683      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         1340610      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      1340581      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      1340580      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       1167866      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       134648      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        38099      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4648797      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       238673      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       210584      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      1340581      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      1340580      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      1302511      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        38099      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       1340612      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       1340581      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      1340610      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      1340580      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      1340612      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      1340581      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      1340610      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      1340580      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1013962                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    49.927674                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    40.981170                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    43.384866                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      833233     82.18%     82.18% |      136744     13.49%     95.66% |       12802      1.26%     96.92% |       26134      2.58%     99.50% |        3264      0.32%     99.82% |        1210      0.12%     99.94% |          92      0.01%     99.95% |         270      0.03%     99.98% |         210      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1013962                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      3069090                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5242897                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    10.461854                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     2.050475                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    27.155156                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5062191     96.55%     96.55% |      136726      2.61%     99.16% |       12799      0.24%     99.41% |       26133      0.50%     99.90% |        3263      0.06%     99.97% |        1210      0.02%     99.99% |          92      0.00%     99.99% |         270      0.01%    100.00% |         210      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5242897                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4228978                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     4228978    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4228978                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      1013919                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    49.926517                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    40.980342                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.384145                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      833213     82.18%     82.18% |      136726     13.48%     95.66% |       12799      1.26%     96.92% |       26133      2.58%     99.50% |        3263      0.32%     99.82% |        1210      0.12%     99.94% |          92      0.01%     99.95% |         270      0.03%     99.98% |         210      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      1013919                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    40.400000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    21.934437                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    27.318492                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    27.500000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     7.348469                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    37.476659                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           49                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    45.472229                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    22.649503                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          136                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    24.095588                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     3.513457                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    45.681162                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         102     75.00%     75.00% |          12      8.82%     83.82% |          15     11.03%     94.85% |           2      1.47%     96.32% |           3      2.21%     98.53% |           0      0.00%     98.53% |           1      0.74%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           1      0.74%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          136                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           96                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.083333                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.023152                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.816497                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          95     98.96%     98.96% |           0      0.00%     98.96% |           0      0.00%     98.96% |           0      0.00%     98.96% |           0      0.00%     98.96% |           0      0.00%     98.96% |           0      0.00%     98.96% |           0      0.00%     98.96% |           1      1.04%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           96                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           40                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    79.325000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.864339                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    52.818211                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           6     15.00%     15.00% |          12     30.00%     45.00% |          15     37.50%     82.50% |           2      5.00%     87.50% |           3      7.50%     95.00% |           0      0.00%     95.00% |           1      2.50%     97.50% |           0      0.00%     97.50% |           0      0.00%     97.50% |           1      2.50%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           40                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      1013919                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    49.926517                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    40.980342                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.384145                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      833213     82.18%     82.18% |      136726     13.48%     95.66% |       12799      1.26%     96.92% |       26133      2.58%     99.50% |        3263      0.32%     99.82% |        1210      0.12%     99.94% |          92      0.01%     99.95% |         270      0.03%     99.98% |         210      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      1013919                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           49                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    45.472229                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    22.649503                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           40                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    79.325000                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.864339                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    52.818211                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           6     15.00%     15.00% |          12     30.00%     45.00% |          15     37.50%     82.50% |           2      5.00%     87.50% |           3      7.50%     95.00% |           0      0.00%     95.00% |           1      2.50%     97.50% |           0      0.00%     97.50% |           0      0.00%     97.50% |           1      2.50%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           40                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      2681190                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.140048                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.175121                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      2677796     99.87%     99.87% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         2916      0.11%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          416      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      2681190                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      5098054                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      1340613                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      6438667                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.017619                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5047.590413                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.091367                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1057.911453                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  76088749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.070475                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999921                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.017619                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5009.423706                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.017619                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988973                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  76088749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.035238                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9876.582423                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.035307                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.324240                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.017619                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999093                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.038811                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999106                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       2681224                       (Unspecified)
system.caches.network.msg_byte.Control       21449792                       (Unspecified)
system.caches.network.msg_count.Data          2681162                       (Unspecified)
system.caches.network.msg_byte.Data         193043664                       (Unspecified)
system.caches.network.msg_count.Response_Data      2681220                       (Unspecified)
system.caches.network.msg_byte.Response_Data    193047840                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      2681160                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     21449280                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.032962                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7736.301000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.016481                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.003396                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.016481                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.000523                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  34688490000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     8.240477                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      1340612                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     10724896                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      1340581                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     96521832                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      1340610                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     96523920                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      1340580                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     10724640                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.017619                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4047.601545                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.017619                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4009.424757                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.116711                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6876.582818                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  76088749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     8.240461                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      1340610                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     96523920                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      1340580                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     10724640                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     8.240492                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      1340612                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     10724896                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      1340581                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     96521832                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     8.240477                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      1340612                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     10724896                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      1340581                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     96521832                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      1340610                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     96523920                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      1340580                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     10724640                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.035238                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8876.582581                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.019724                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2047.623729                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.017981                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2009.426781                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  76088749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     8.240492                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      1340612                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     10724896                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      1340581                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     96521832                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     8.240461                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      1340610                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     96523920                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      1340580                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     10724640                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  76088749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  76088749000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  76088749000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         34450089                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388755                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388742                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    2                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            34449244                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.243510                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.733114                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  29633256     86.02%     86.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3023268      8.78%     94.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    670396      1.95%     96.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    538562      1.56%     98.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    509845      1.48%     99.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     73887      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        29      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              34449244                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            7      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340128     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048597     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            7      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388742                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.243504                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  23                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 51226746                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388751                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388733                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         6                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                2                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388755                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            3                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             1                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388756                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048598                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388742                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048598                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048605                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048593                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            7                       # Number of stores executed (Count)
system.cpu.numRate                           0.243504                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388740                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388735                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6686139                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7895145                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.243504                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.846867                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             845                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               8.213524                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          8.213524                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.121750                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.121750                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388780                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340125                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           4                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          2                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242906                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194328                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145792                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048598                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048603                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048589                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 2                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048591                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048589                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               4                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               2                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     34449243                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.243507                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.374321                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        33400662     96.96%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     96.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      3.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     34449243                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350062                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              33050576                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        51                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048554                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      1                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048584                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388762                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                573                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194409                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048603                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048597                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      34448669                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       4                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        18                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples           34449244                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.243513                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.374335                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 33400633     96.96%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        1      0.00%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        6      0.00%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        1      0.00%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        2      0.00%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048595      3.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             34449244                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.030438                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.121753                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             32.854029                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            44.130891                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 480835     45.86%     45.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               288446     27.51%     73.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               147952     14.11%     87.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   22      0.00%     87.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   79      0.01%     87.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               100717      9.61%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   77      0.01%     97.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                173      0.02%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                449      0.04%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                300      0.03%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                198      0.02%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                577      0.06%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1521      0.15%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                256      0.02%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1030      0.10%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3099      0.30%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                421      0.04%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                686      0.07%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               8671      0.83%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 80      0.01%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                143      0.01%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               9192      0.88%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                102      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                203      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                344      0.03%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                221      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                382      0.04%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2401      0.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048598                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       7                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34688490000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      18                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34688490000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  34688490000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      1                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699581                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                32162131                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        50                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1587481                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388756                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                728062                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534481                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777520                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388801                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                        4                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388437                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         41789294                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777384                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    712590.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000018276750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         26688                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         26689                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1085818                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              407525                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       567771                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      567771                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     567771                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    567771                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  288448                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 134504                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 567771                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                567771                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   279300                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     852                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1198                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   16706                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   25684                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   28147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   30076                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   31872                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   28055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   27811                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   27638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   27339                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   27055                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   26884                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   26765                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   26719                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   26703                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   26692                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   26692                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     208                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      95                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        26689                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       10.466110                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      10.251605                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       2.081176                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4                 15      0.06%      0.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5                118      0.44%      0.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                507      1.90%      2.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7               1341      5.02%      7.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8               2609      9.78%     17.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9               4066     15.23%     32.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10              5019     18.81%     51.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11              4926     18.46%     69.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12              3770     14.13%     83.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13              2358      8.84%     92.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14              1194      4.47%     97.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15               511      1.91%     99.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               205      0.77%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                36      0.13%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 9      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          26689                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        26688                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.234263                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.213664                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.880106                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             23943     89.71%     89.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1595      5.98%     95.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               177      0.66%     96.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               178      0.67%     97.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               305      1.14%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21               396      1.48%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                90      0.34%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          26688                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 18460672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 36337344                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              36337344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1054782296.78884125                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1054782296.78884125                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    34450119000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       30338.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     17876544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     27729536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 518911402.522065997124                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 804919139.686402440071                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       567771                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       567771                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  13050162750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 846481424250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     22984.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1490885.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     36337216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        36337216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     36337344                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     36337344                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       567769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           567769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       567771                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          567771                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1   1054778581                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1054778581                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1   1054782297                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1054782297                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   2109560878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2109560878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                279321                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               433274                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       279297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       433222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               7812894000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1396605000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         13050162750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 27971.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            46721.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               155770                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              406316                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             55.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       150512                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   303.016477                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   178.458480                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   328.264502                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        55218     36.69%     36.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        40188     26.70%     63.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        14990      9.96%     73.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         7519      5.00%     78.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4806      3.19%     81.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3497      2.32%     83.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3518      2.34%     86.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3511      2.33%     88.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        17265     11.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       150512                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               17876544                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            27729536                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               518.911403                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               804.919140                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    10.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                78.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  34688490000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           249900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           106260                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          428400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         297540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2719782000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    504031620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12806408160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    16031303880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.348693                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  33289135750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1150500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     15717000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1074748500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        571227195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1994701800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2262034800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2719782000.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  14739189960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    818923200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    24180607455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    701.902612                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      3416750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1150500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  33301479750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  34688490000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.051578                       # Number of seconds simulated (Second)
simTicks                                  51578323000                       # Number of ticks simulated (Tick)
finalTick                                127972528000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     47.67                       # Real time elapsed on the host (Second)
hostTickRate                               1082040921                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9655456                       # Number of bytes of host memory used (Byte)
simInsts                                     27805517                       # Number of instructions simulated (Count)
simOps                                       54990904                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   583320                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1153630                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        10283236                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.215492                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.453926                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    10263131     99.80%     99.80% |       17265      0.17%     99.97% |        2468      0.02%    100.00% |         336      0.00%    100.00% |          18      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          10283236                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      6291670                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000102                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000052                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.018382                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     6291344     99.99%     99.99% |         164      0.00%    100.00% |         111      0.00%    100.00% |          18      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      6291670                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      6291662                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       16.583502                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       2.898163                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      35.340852                       (Unspecified)
system.caches.m_latencyHistSeqr          |     5854858     93.06%     93.06% |      347123      5.52%     98.57% |       19056      0.30%     98.88% |       59369      0.94%     99.82% |        7305      0.12%     99.94% |        2801      0.04%     99.98% |         117      0.00%     99.98% |         561      0.01%     99.99% |         469      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        6291662                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      4551865                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000013                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.025123                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     4551863    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      4551865                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1739797                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    57.354890                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    46.900990                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    47.106561                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     1302993     74.89%     74.89% |      347123     19.95%     94.85% |       19056      1.10%     95.94% |       59369      3.41%     99.35% |        7305      0.42%     99.77% |        2801      0.16%     99.93% |         117      0.01%     99.94% |         561      0.03%     99.97% |         469      0.03%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1739797                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      5141709                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.063312                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.646550                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     5095691     99.11%     99.11% |       28996      0.56%     99.67% |       15523      0.30%     99.97% |         883      0.02%     99.99% |         574      0.01%    100.00% |          24      0.00%    100.00% |          12      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       5141709                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      5141527                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.367678                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.939979                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     5122038     99.62%     99.62% |       16649      0.32%     99.94% |        2468      0.05%     99.99% |         336      0.01%    100.00% |          18      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       5141527                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6886815      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        398942      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         265845      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         2072614      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      2072583      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      2072582      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       1896395      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       136896      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        39324      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4990420      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       262046      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       226521      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      2072583      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      2072582      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      2033290      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        39324      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       2072614      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       2072583      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      2072614      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      2072582      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      2072614      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      2072583      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      2072614      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      2072582      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1739797                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    57.354890                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    46.900990                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    47.106561                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1302993     74.89%     74.89% |      347123     19.95%     94.85% |       19056      1.10%     95.94% |       59369      3.41%     99.35% |        7305      0.42%     99.77% |        2801      0.16%     99.93% |         117      0.01%     99.94% |         561      0.03%     99.97% |         469      0.03%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1739797                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      5141703                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6291487                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    16.583121                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     2.898119                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    35.340403                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5854719     93.06%     93.06% |      347096      5.52%     98.57% |       19049      0.30%     98.88% |       59368      0.94%     99.82% |        7304      0.12%     99.94% |        2801      0.04%     99.98% |         117      0.00%     99.98% |         561      0.01%     99.99% |         469      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6291487                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4551755                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     4551755    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4551755                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      1739732                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    57.354084                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    46.900301                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    47.106417                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     1302964     74.89%     74.89% |      347096     19.95%     94.85% |       19049      1.09%     95.94% |       59368      3.41%     99.35% |        7304      0.42%     99.77% |        2801      0.16%     99.93% |         117      0.01%     99.94% |         561      0.03%     99.97% |         469      0.03%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      1739732                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    44.333333                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    26.220164                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    26.265313                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    27.500000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     7.348469                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    37.476659                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    52.750000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    49.528443                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    19.956202                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          169                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    29.792899                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     4.720427                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    47.582870                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         114     67.46%     67.46% |          21     12.43%     79.88% |          23     13.61%     93.49% |           2      1.18%     94.67% |           7      4.14%     98.82% |           0      0.00%     98.82% |           1      0.59%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           1      0.59%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          169                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          108                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.074074                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.020553                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.769800                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         107     99.07%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           0      0.00%     99.07% |           1      0.93%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          108                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           61                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    80.639344                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    71.058542                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    47.174864                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           6      9.84%      9.84% |          21     34.43%     44.26% |          23     37.70%     81.97% |           2      3.28%     85.25% |           7     11.48%     96.72% |           0      0.00%     96.72% |           1      1.64%     98.36% |           0      0.00%     98.36% |           0      0.00%     98.36% |           1      1.64%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           61                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      1739732                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    57.354084                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    46.900301                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    47.106417                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     1302964     74.89%     74.89% |      347096     19.95%     94.85% |       19049      1.09%     95.94% |       59368      3.41%     99.35% |        7304      0.42%     99.77% |        2801      0.16%     99.93% |         117      0.01%     99.94% |         561      0.03%     99.97% |         469      0.03%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      1739732                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    52.750000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    49.528443                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    19.956202                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           61                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    80.639344                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    71.058542                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    47.174864                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           6      9.84%      9.84% |          21     34.43%     44.26% |          23     37.70%     81.97% |           2      3.28%     85.25% |           7     11.48%     96.72% |           0      0.00%     96.72% |           1      1.64%     98.36% |           0      0.00%     98.36% |           0      0.00%     98.36% |           1      1.64%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           61                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      4145196                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.091583                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.951287                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      4141778     99.92%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         2940      0.07%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          416      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      4145196                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      5478987                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      2072615                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      7551602                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.016196                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5028.747881                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.063104                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1035.098314                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 127972528000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.064783                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999953                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.016196                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5005.674663                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.016196                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.993444                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 127972528000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.032391                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9835.306340                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.032433                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.194089                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.016196                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999461                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.036502                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999469                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       4145228                       (Unspecified)
system.caches.network.msg_byte.Control       33161824                       (Unspecified)
system.caches.network.msg_count.Data          4145166                       (Unspecified)
system.caches.network.msg_byte.Data         298451952                       (Unspecified)
system.caches.network.msg_count.Response_Data      4145228                       (Unspecified)
system.caches.network.msg_byte.Response_Data    298456416                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      4145164                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     33161312                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028145                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7774.856833                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014072                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.006224                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014072                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.004653                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  51883779000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.036240                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      2072614                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     16580912                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      2072583                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    149225976                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      2072614                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    149228208                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      2072582                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     16580656                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.016196                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4028.754523                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.016196                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4005.675265                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.103750                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6835.306575                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 127972528000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.036241                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      2072614                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    149228208                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      2072582                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     16580656                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.036239                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      2072614                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     16580912                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      2072583                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    149225976                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.036237                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      2072614                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     16580912                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      2072583                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    149225976                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      2072614                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    149228208                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      2072582                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     16580656                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.032391                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8835.306434                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.017462                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2028.767760                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.016413                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2005.676421                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 127972528000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.036235                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      2072614                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     16580912                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      2072583                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    149225976                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.036240                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      2072614                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    149228208                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      2072582                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     16580656                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 127972528000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 127972528000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 127972528000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         51578323                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388850                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388820                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   56                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                34                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            51577425                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.162645                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.588208                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  46439052     90.04%     90.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3491095      6.77%     96.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    566477      1.10%     97.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    592814      1.15%     99.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    453635      0.88%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     34326      0.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        23      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         3      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              51577425                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           22      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340173     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048608     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           14      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388820                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.162642                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   9                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 68355068                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388902                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388792                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         6                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                3                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388804                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            3                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388853                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        8                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048610                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          18                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        4                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388812                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048609                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         8                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048622                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048597                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           13                       # Number of stores executed (Count)
system.cpu.numRate                           0.162642                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388806                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388795                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6540708                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7700046                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.162642                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.849438                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             898                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              12.297204                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         12.297204                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.081319                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.081319                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388831                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340160                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           4                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          3                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242904                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194334                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145828                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048610                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            18                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048628                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048589                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048599                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048596                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       6                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              16                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               12                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              40                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 4                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     51577418                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.162641                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.129016                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        50528838     97.97%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      2.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     51577418                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350099                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              50178695                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        71                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048556                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048591                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388893                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                588                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194481                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048628                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048606                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      51576831                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        32                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           51577425                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.162648                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.129037                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 50528788     97.97%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        2      0.00%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        4      0.00%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        4      0.00%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        8      0.00%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        9      0.00%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048606      2.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             51577425                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.020331                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.081323                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           8                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       6                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      4                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             49.188767                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            51.793435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 322776     30.78%     30.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               214813     20.49%     51.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               254935     24.31%     75.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.00%     75.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   71      0.01%     75.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               210024     20.03%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 11      0.00%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                119      0.01%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                130      0.01%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 37      0.00%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                233      0.02%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                976      0.09%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                160      0.02%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                559      0.05%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3963      0.38%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                374      0.04%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                378      0.04%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              16176      1.54%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 36      0.00%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 59      0.01%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              16470      1.57%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 94      0.01%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                196      0.02%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                475      0.05%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                233      0.02%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                613      0.06%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4659      0.44%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048609                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      13                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51883779000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      32                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51883779000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  51883779000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699624                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                49236544                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        65                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1641188                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388872                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                831440                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534565                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777711                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388914                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       64                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388472                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         58917507                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777525                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1151665.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000015693500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         39923                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         39923                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1703984                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              601838                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       725834                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      725834                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     725834                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    725834                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  214814                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  85189                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 725834                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                725834                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   510990                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       19                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     186                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   29338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   39091                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   40474                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   42363                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   46017                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   40861                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   40556                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   40508                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   40504                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   40398                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   40227                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   40020                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   39948                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   39932                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   39925                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   39923                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      67                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        39923                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.800291                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      12.664560                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.839148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  9      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                 48      0.12%      0.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                321      0.80%      0.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                994      2.49%      3.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10              2724      6.82%     10.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11              5388     13.50%     23.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12              7867     19.71%     43.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13              8552     21.42%     64.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14              7075     17.72%     82.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15              4217     10.56%     93.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16              1866      4.67%     97.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               682      1.71%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18               148      0.37%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                26      0.07%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 5      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          39923                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        39923                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.047116                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.043902                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.345822                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             38651     96.81%     96.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1098      2.75%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                13      0.03%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                30      0.08%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                15      0.04%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                91      0.23%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                24      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          39923                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 13748096                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 46453376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              46453376                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               900637579.86082637                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               900637579.86082637                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    51578283000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35530.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     32705280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     41001536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 634089634.903406977654                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 794937361.573388099670                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       725834                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       725834                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  23474901750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1265341053500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     32341.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1743292.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     46453440                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        46453440                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     46453376                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     46453376                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       725835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           725835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       725834                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          725834                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    900638821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          900638821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    900637580                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         900637580                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1801276401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1801276401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                511020                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               640649                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       510989                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       640600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              13893276750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2555100000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         23474901750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 27187.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            45937.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               270547                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              600391                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             52.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       280735                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   262.554452                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   156.966171                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   303.092068                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       114524     40.79%     40.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        79987     28.49%     69.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        26876      9.57%     78.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        11477      4.09%     82.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         7409      2.64%     85.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         5440      1.94%     87.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4495      1.60%     89.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         4358      1.55%     90.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        26169      9.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       280735                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               32705280                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            41001536                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               634.089635                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               794.937362                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    11.16                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.95                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                75.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51883779000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           249900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           110055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          399840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         318420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4071375360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    751062210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  19174767360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    23998283145                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.278469                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  49843181750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1722240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     15933750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2004405060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1065351375                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3648711360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     3344203440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4071375360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  21718425570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1518023520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    37370495685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    724.538789                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      3149000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1722240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  49855922750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  51883779000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.057902                       # Number of seconds simulated (Second)
simTicks                                  57901839000                       # Number of ticks simulated (Tick)
finalTick                                186232383000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     52.46                       # Real time elapsed on the host (Second)
hostTickRate                               1103720747                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9655456                       # Number of bytes of host memory used (Byte)
simInsts                                     32140830                       # Number of instructions simulated (Count)
simOps                                       63642576                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   612665                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1213148                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        16088860                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.161610                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.261937                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    16065300     99.85%     99.85% |       20238      0.13%     99.98% |        2888      0.02%    100.00% |         392      0.00%    100.00% |          21      0.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          16088860                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      7340297                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000105                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000054                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.018052                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     7339898     99.99%     99.99% |         194      0.00%    100.00% |         144      0.00%    100.00% |          26      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      7340297                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      7340288                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       21.817403                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       3.933030                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      39.418330                       (Unspecified)
system.caches.m_latencyHistSeqr          |     6642471     90.49%     90.49% |      556795      7.59%     98.08% |       45945      0.63%     98.70% |       76587      1.04%     99.75% |       12003      0.16%     99.91% |        4804      0.07%     99.98% |         160      0.00%     99.98% |         890      0.01%     99.99% |         630      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        7340288                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      4777239                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000013                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.024523                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     4777237    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      4777239                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      2563049                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    60.618708                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    50.493080                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    46.223806                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     1865232     72.77%     72.77% |      556795     21.72%     94.50% |       45945      1.79%     96.29% |       76587      2.99%     99.28% |       12003      0.47%     99.75% |        4804      0.19%     99.93% |         160      0.01%     99.94% |         890      0.03%     99.98% |         630      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      2563049                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      8044536                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.047457                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.560329                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     7990557     99.33%     99.33% |       34026      0.42%     99.75% |       18200      0.23%     99.98% |        1033      0.01%     99.99% |         671      0.01%    100.00% |          28      0.00%    100.00% |          14      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       8044536                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      8044324                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.275765                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.686705                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     8021484     99.72%     99.72% |       19518      0.24%     99.96% |        2888      0.04%     99.99% |         392      0.00%    100.00% |          21      0.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       8044324                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7961261      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        429797      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         287113      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         2902827      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      2902797      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      2902797      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       2722720      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       139214      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        40895      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5238541      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       290583      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       246218      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      2902797      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      2902797      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      2861932      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        40895      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       2902829      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       2902797      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      2902828      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      2902797      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      2902829      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      2902797      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      2902828      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      2902797      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      2563049                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    60.618708                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    50.493080                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    46.223806                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1865232     72.77%     72.77% |      556795     21.72%     94.50% |       45945      1.79%     96.29% |       76587      2.99%     99.28% |       12003      0.47%     99.75% |        4804      0.19%     99.93% |         160      0.01%     99.94% |         890      0.03%     99.98% |         630      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      2563049                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      8044529                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7340080                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    21.817014                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     3.932974                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    39.417866                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6642312     90.49%     90.49% |      556757      7.59%     98.08% |       45937      0.63%     98.70% |       76586      1.04%     99.75% |       12002      0.16%     99.91% |        4803      0.07%     99.98% |         160      0.00%     99.98% |         890      0.01%     99.99% |         630      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7340080                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4777121                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     4777121    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4777121                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      2562959                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    60.618023                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    50.492491                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    46.223486                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     1865191     72.77%     72.77% |      556757     21.72%     94.50% |       45937      1.79%     96.29% |       76586      2.99%     99.28% |       12002      0.47%     99.75% |        4803      0.19%     99.93% |         160      0.01%     99.94% |         890      0.03%     99.98% |         630      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      2562959                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           42                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    26.467326                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    24.758837                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           2     28.57%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    27.500000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     7.348469                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    37.476659                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    47.800000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    44.189119                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    20.523158                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          201                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    35.298507                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     6.181773                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    52.357907                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         154     76.62%     76.62% |          36     17.91%     94.53% |           8      3.98%     98.51% |           1      0.50%     99.00% |           1      0.50%     99.50% |           1      0.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          201                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          116                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.068966                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.019122                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.742781                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         115     99.14%     99.14% |           0      0.00%     99.14% |           0      0.00%     99.14% |           0      0.00%     99.14% |           0      0.00%     99.14% |           0      0.00%     99.14% |           0      0.00%     99.14% |           0      0.00%     99.14% |           1      0.86%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          116                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           85                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    82.011765                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    72.364137                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    51.963012                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          38     44.71%     44.71% |          36     42.35%     87.06% |           8      9.41%     96.47% |           1      1.18%     97.65% |           1      1.18%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           85                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      2562959                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    60.618023                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    50.492491                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    46.223486                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     1865191     72.77%     72.77% |      556757     21.72%     94.50% |       45937      1.79%     96.29% |       76586      2.99%     99.28% |       12002      0.47%     99.75% |        4803      0.19%     99.93% |         160      0.01%     99.94% |         890      0.03%     99.98% |         630      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      2562959                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    47.800000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    44.189119                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    20.523158                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           85                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    82.011765                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    72.364137                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    51.963012                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          38     44.71%     44.71% |          36     42.35%     87.06% |           8      9.41%     96.47% |           1      1.18%     97.65% |           1      1.18%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           85                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      5805624                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.066170                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.809119                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      5802169     99.94%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         2973      0.05%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          420      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      5805624                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      5775342                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      2902829                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      8678171                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.015587                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5020.052522                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.049481                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1024.690878                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 186232383000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.062348                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999968                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.015587                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5003.958995                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.015587                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.995495                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 186232383000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.031174                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9815.469815                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.031203                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.134515                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.015587                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999629                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.035449                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999635                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       5805658                       (Unspecified)
system.caches.network.msg_byte.Control       46445264                       (Unspecified)
system.caches.network.msg_count.Data          5805594                       (Unspecified)
system.caches.network.msg_byte.Data         418002768                       (Unspecified)
system.caches.network.msg_count.Response_Data      5805654                       (Unspecified)
system.caches.network.msg_byte.Response_Data    418007088                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      5805594                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     46444752                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028436                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7772.517329                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014218                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.000069                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014218                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.001554                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  58259855000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.109039                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      2902829                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     23222632                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      2902797                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    209001384                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      2902827                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    209003544                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      2902797                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     23222376                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.015587                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4020.057081                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.015587                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4003.959408                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.098066                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6815.470041                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 186232383000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.109033                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      2902827                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    209003544                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      2902797                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     23222376                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.109045                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      2902829                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     23222632                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      2902797                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    209001384                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.109041                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      2902829                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     23222632                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      2902797                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    209001384                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      2902827                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    209003544                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      2902797                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     23222376                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.031174                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8815.469901                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.016467                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2020.066166                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015738                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2003.960203                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 186232383000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.109049                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      2902829                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     23222632                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      2902797                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    209001384                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.109033                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      2902827                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    209003544                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      2902797                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     23222376                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 186232383000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 186232383000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 186232383000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         57901839                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388829                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388811                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   28                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 4                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            57900538                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.144883                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.547025                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  52596083     90.84%     90.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3740395      6.46%     97.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    499712      0.86%     98.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    624031      1.08%     99.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    424713      0.73%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     15578      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        25      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              57900538                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      16    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340177     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048603     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           12      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388811                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.144880                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  16                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000002                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 74678167                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388852                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388798                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        10                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388809                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            5                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              2                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388831                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048607                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          13                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               2                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        3                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388809                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048604                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         3                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048615                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048600                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           11                       # Number of stores executed (Count)
system.cpu.numRate                           0.144880                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388808                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388802                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6457491                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7581260                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.144880                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.851770                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              38                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1301                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              13.804845                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         13.804845                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.072438                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.072438                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388844                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340174                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           7                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          4                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242908                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194341                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145823                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048607                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            13                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048618                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048595                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048594                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048593                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       5                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                2                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              18                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     57900533                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.144880                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.066793                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        56851952     98.19%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     57900533                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350041                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              56501873                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        58                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048563                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048588                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388865                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                733                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194486                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048618                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048604                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      57899801                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       8                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        32                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           57900538                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.144886                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.066812                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 56851903     98.19%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        2      0.00%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        5      0.00%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       10      0.00%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048605      1.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             57900538                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.018110                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.072441                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           7                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       3                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      2                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             55.219356                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            47.244148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 225362     21.49%     21.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               164738     15.71%     37.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               397488     37.91%     75.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     75.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                21389      2.04%     77.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               185972     17.74%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   31      0.00%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 86      0.01%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                263      0.03%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1911      0.18%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                331      0.03%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                754      0.07%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               9621      0.92%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1510      0.14%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2526      0.24%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               7968      0.76%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               5193      0.50%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4047      0.39%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               4486      0.43%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                604      0.06%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1811      0.17%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               5219      0.50%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 48      0.00%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                165      0.02%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                388      0.04%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                206      0.02%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                894      0.09%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             5565      0.53%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048604                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      11                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58259855000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      32                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58259855000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  58259855000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699565                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                55528524                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        60                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1672386                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388834                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                898202                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534555                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777681                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388888                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       24                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388511                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         65240600                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777479                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1410038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000023223500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         46751                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         46752                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2095846                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              705826                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       823254                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      823254                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     823254                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    823254                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  164739                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  71731                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 823254                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                823254                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   658480                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     663                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   38994                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   46616                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   46926                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   48502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   52741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   47199                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   47060                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   46998                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   46938                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   46846                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   46796                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   46765                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   46756                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   46752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   46753                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   46752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        46752                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       14.085515                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      13.988518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.639039                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                 12      0.03%      0.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                100      0.21%      0.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10               514      1.10%      1.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11              1975      4.22%      5.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12              4878     10.43%     16.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13              9148     19.57%     35.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14             11535     24.67%     60.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15              9888     21.15%     81.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16              5609     12.00%     93.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              2239      4.79%     98.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18               679      1.45%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19               132      0.28%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                32      0.07%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 9      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          46752                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        46751                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.074822                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.068748                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.469709                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             45360     97.02%     97.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               375      0.80%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               252      0.54%     98.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               449      0.96%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               305      0.65%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 8      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          46751                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 10543296                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 52688256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              52688256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               909958248.47635674                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               909958248.47635674                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    57901901000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35166.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     42144896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     48097664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 727868004.330570578575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 830675930.690215229988                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       823254                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       823254                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  25678462500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1422176121750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     31191.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1727505.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     52688192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        52688192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     52688256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     52688256                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       823253                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           823253                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       823254                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          823254                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    909957143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          909957143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    909958248                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         909958248                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1819915392                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1819915392                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                658514                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               751526                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       499718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       158763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       577504                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       173977                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              13331325000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3292570000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         25678462500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 20244.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            38994.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               417617                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              721534                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             63.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            96.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       270896                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   333.132361                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   188.442420                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   356.215481                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       100961     37.27%     37.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        66826     24.67%     61.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        22731      8.39%     70.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        10836      4.00%     74.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         7312      2.70%     77.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         6918      2.55%     79.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         7521      2.78%     82.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         7815      2.88%     85.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        39976     14.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       270896                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               42144896                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            48097664                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               727.868004                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               830.675931                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.49                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58259855000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           292740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           136620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          499800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         328860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4571077680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    845980890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  21523791360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    26942107950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.306602                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  55949225500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1933620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     23916000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1934261700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1028069295                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      4702111260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     3923278920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4571077680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  26167169550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    200747520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    42526715925                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    734.462267                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     31194750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1933620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  55942108250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  58259855000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.063297                       # Number of seconds simulated (Second)
simTicks                                  63296613000                       # Number of ticks simulated (Tick)
finalTick                                250014363000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     52.28                       # Real time elapsed on the host (Second)
hostTickRate                               1210657679                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9655456                       # Number of bytes of host memory used (Byte)
simInsts                                     36535331                       # Number of instructions simulated (Count)
simOps                                       72405048                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   698800                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1384870                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        23708861                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.126082                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.116035                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    23681809     99.89%     99.89% |       23248      0.10%     99.98% |        3308      0.01%    100.00% |         448      0.00%    100.00% |          24      0.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          23708861                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      8388917                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000105                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000055                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.017696                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     8388454     99.99%     99.99% |         220      0.00%    100.00% |         172      0.00%    100.00% |          35      0.00%    100.00% |          12      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      8388917                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      8388906                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       26.385850                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       5.150905                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      41.635891                       (Unspecified)
system.caches.m_latencyHistSeqr          |     7418149     88.43%     88.43% |      772359      9.21%     97.63% |       88779      1.06%     98.69% |       83117      0.99%     99.68% |       17067      0.20%     99.89% |        7316      0.09%     99.97% |         291      0.00%     99.98% |        1166      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        8388906                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      4927441                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000012                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.024147                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     4927439    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      4927441                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      3461465                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    62.522925                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    53.120045                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    44.474895                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     2490708     71.96%     71.96% |      772359     22.31%     94.27% |       88779      2.56%     96.83% |       83117      2.40%     99.23% |       17067      0.49%     99.73% |        7316      0.21%     99.94% |         291      0.01%     99.95% |        1166      0.03%     99.98% |         659      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      3461465                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     11854552                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.037004                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.495046                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    11792514     99.48%     99.48% |       39128      0.33%     99.81% |       20903      0.18%     99.98% |        1183      0.01%     99.99% |         768      0.01%    100.00% |          32      0.00%    100.00% |          16      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      11854552                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     11854309                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.215162                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.493369                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    11828081     99.78%     99.78% |       22424      0.19%     99.97% |        3308      0.03%    100.00% |         448      0.00%    100.00% |          24      0.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      11854309                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9047147      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        474548      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         317177      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         3810016      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      3809987      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      3809985      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       3625148      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       141785      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        43086      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5421999      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       332763      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       274091      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      3809987      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      3809985      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      3766930      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        43086      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       3810017      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       3809986      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      3810016      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      3809985      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      3810017      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      3809986      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      3810016      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      3809985      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      3461465                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    62.522925                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    53.120045                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    44.474895                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     2490708     71.96%     71.96% |      772359     22.31%     94.27% |       88779      2.56%     96.83% |       83117      2.40%     99.23% |       17067      0.49%     99.73% |        7316      0.21%     99.94% |         291      0.01%     99.95% |        1166      0.03%     99.98% |         659      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      3461465                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     11854544                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8388670                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    26.385482                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     5.150838                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    41.635552                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7417977     88.43%     88.43% |      772307      9.21%     97.64% |       88770      1.06%     98.69% |       83116      0.99%     99.68% |       17066      0.20%     99.89% |        7315      0.09%     99.97% |         291      0.00%     99.98% |        1166      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8388670                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4927320                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     4927320    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4927320                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      3461350                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    62.522364                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    53.119527                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.474730                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     2490657     71.96%     71.96% |      772307     22.31%     94.27% |       88770      2.56%     96.83% |       83116      2.40%     99.23% |       17066      0.49%     99.73% |        7315      0.21%     99.94% |         291      0.01%     99.95% |        1166      0.03%     99.98% |         659      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      3461350                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    36.875000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    17.574028                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    27.121091                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    18.666667                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     3.779763                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    30.599564                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    47.800000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    44.189119                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    20.523158                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          228                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    39.552632                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     7.989848                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    51.446665                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         166     72.81%     72.81% |          50     21.93%     94.74% |           9      3.95%     98.68% |           1      0.44%     99.12% |           1      0.44%     99.56% |           1      0.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          228                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          118                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.067797                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.018795                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.736460                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         117     99.15%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           0      0.00%     99.15% |           1      0.85%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          118                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          110                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    80.836364                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    72.784901                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    46.777342                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          48     43.64%     43.64% |          50     45.45%     89.09% |           9      8.18%     97.27% |           1      0.91%     98.18% |           1      0.91%     99.09% |           1      0.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          110                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      3461350                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    62.522364                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    53.119527                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.474730                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     2490657     71.96%     71.96% |      772307     22.31%     94.27% |       88770      2.56%     96.83% |       83116      2.40%     99.23% |       17066      0.49%     99.73% |        7315      0.21%     99.94% |         291      0.01%     99.95% |        1166      0.03%     99.98% |         659      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      3461350                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    47.800000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    44.189119                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    20.523158                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          110                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    80.836364                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    72.784901                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    46.777342                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          48     43.64%     43.64% |          50     45.45%     89.09% |           9      8.18%     97.27% |           1      0.91%     98.18% |           1      0.91%     99.09% |           1      0.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          110                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      7620001                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.051070                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.710416                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      7616509     99.95%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3010      0.04%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          420      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      7620001                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      6028853                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      3810019                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9838872                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.015239                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5015.247616                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.041576                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1018.923537                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 250014363000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.060957                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999976                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.015239                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5003.012711                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.015239                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.996644                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 250014363000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.030478                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9804.360544                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.030500                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.101394                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.015239                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999724                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.034842                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999728                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       7620035                       (Unspecified)
system.caches.network.msg_byte.Control       60960280                       (Unspecified)
system.caches.network.msg_count.Data          7619972                       (Unspecified)
system.caches.network.msg_byte.Data         548637984                       (Unspecified)
system.caches.network.msg_count.Response_Data      7620032                       (Unspecified)
system.caches.network.msg_byte.Response_Data    548642304                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      7619970                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     60959760                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028388                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7772.926049                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014194                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.004313                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014194                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  63781980000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.096876                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      3810018                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     30480144                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      3809986                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    274318992                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      3810016                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    274321152                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      3809985                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     30479880                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.015239                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4015.251004                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.015239                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4003.013019                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.094838                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6804.360680                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 250014363000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.096871                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      3810016                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    274321152                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      3809985                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     30479880                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.096881                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      3810018                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     30480144                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      3809986                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    274318992                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.096876                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      3810017                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     30480136                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      3809986                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    274318992                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      3810016                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    274321152                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      3809985                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     30479880                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.030478                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8804.360592                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.015904                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2015.257755                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015353                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2003.013611                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 250014363000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.096879                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      3810017                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     30480136                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      3809986                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    274318992                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.096873                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      3810016                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    274321152                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      3809985                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     30479880                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 250014363000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 250014363000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 250014363000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         63296613                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388819                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388798                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   26                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                20                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            63295526                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.132534                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.517778                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  57873849     91.43%     91.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3918705      6.19%     97.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    447330      0.71%     98.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    653401      1.03%     99.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    396005      0.63%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      6207      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        28      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              63295526                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340167     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048602     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388798                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.132532                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  23                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 80073126                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388839                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388779                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388801                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              1                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388820                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048607                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          11                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               2                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        3                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388792                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048602                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048611                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048596                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.132531                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388789                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388786                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6396394                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7497156                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.132531                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.853176                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              31                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1087                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              15.091056                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         15.091056                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.066264                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.066264                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388816                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340162                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242906                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194335                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145813                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048607                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            11                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048615                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048594                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048595                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048593                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                3                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               8                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     63295522                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.132531                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.021119                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        62246942     98.34%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.66%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     63295522                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349812                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              61897094                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        55                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048562                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048589                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388847                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                612                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194449                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048615                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048602                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      63294910                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       8                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        27                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           63295526                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.132536                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.021134                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 62246901     98.34%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        3      0.00%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        2      0.00%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        8      0.00%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048601      1.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             63295526                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.016567                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.066267                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       3                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      2                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             60.364244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            42.696804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 150198     14.32%     14.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               109998     10.49%     24.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               515465     49.16%     73.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    6      0.00%     73.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                51453      4.91%     78.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               160485     15.31%     94.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  150      0.01%     94.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                454      0.04%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                715      0.07%     94.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2279      0.22%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3572      0.34%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               3152      0.30%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              17237      1.64%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3213      0.31%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4147      0.40%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               7891      0.75%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               6426      0.61%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1296      0.12%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                796      0.08%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                507      0.05%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                633      0.06%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                349      0.03%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                160      0.02%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                160      0.02%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                291      0.03%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                259      0.02%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1028      0.10%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6257      0.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048602                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63781980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      27                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63781980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  63781980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699337                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                60892775                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        52                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1703359                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388822                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                952178                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534546                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777656                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388869                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       25                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388517                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         70635579                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777457                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1644362.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000029707000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         53331                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         53331                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2429698                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              803359                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       898416                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      898417                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     898416                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    898417                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  109998                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  42473                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 898416                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                898417                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   788384                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     422                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     951                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   48087                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   53536                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   53411                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   53928                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   56941                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   55097                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   53412                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   53378                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   53356                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   53343                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   53335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   53335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   53333                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   53331                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   53331                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   53331                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        53331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       14.783541                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      14.721185                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.342040                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                 10      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                88      0.17%      0.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11               431      0.81%      0.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12              1967      3.69%      4.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13              6083     11.41%     16.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14             12632     23.69%     39.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             16057     30.11%     69.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             11743     22.02%     91.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              3458      6.48%     98.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18               739      1.39%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19               101      0.19%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                20      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          53331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        53331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.049690                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.045641                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.383719                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             52234     97.94%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               397      0.74%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               106      0.20%     98.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               337      0.63%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               255      0.48%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          53331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  7039872                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 57498624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              57498688                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               908399695.88894117                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               908400707.00149465                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    63296616000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35226.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     50458752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     54780544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 797179337.226148247719                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 865457745.740676522255                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       898416                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       898417                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  27719927750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1560468065000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30854.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1736908.43                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     57498624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        57498624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     57498688                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     57498688                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       898416                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           898416                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       898417                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          898417                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    908399696                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          908399696                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    908400707                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         908400707                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1816800403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1816800403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                788418                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               855946                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        116369                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       402775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       269242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        124723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       441559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       289621                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12937090250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3942090000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         27719927750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16408.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35158.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               544099                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              827854                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             69.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            96.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       272413                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   386.323296                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   218.453685                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   378.894209                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        91774     33.69%     33.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        58983     21.65%     55.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        20140      7.39%     62.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        12298      4.51%     67.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        11026      4.05%     71.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        10148      3.73%     75.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         8707      3.20%     78.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         7045      2.59%     80.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        52292     19.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       272413                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               50458752                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            54780544                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               797.179337                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               865.457746                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63781980000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        131161800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         69691380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       831281640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      651341160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4996408560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  25544443980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   2796015360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    35020343880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    553.273583                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   6914815500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2113540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  54271452000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1814109780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        964207035                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      4798479840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     3817036260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4996408560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  28545534450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    268782720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    45204558645                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    714.170261                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    175911500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2113540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  61010359250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  63781980000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.064772                       # Number of seconds simulated (Second)
simTicks                                  64771682000                       # Number of ticks simulated (Tick)
finalTick                                315397665000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     61.39                       # Real time elapsed on the host (Second)
hostTickRate                               1055020089                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9655456                       # Number of bytes of host memory used (Byte)
simInsts                                     40989126                       # Number of instructions simulated (Count)
simOps                                       81277620                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   667642                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1323871                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        33198739                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.101917                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.004019                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    33168167     99.91%     99.91% |       26284      0.08%     99.99% |        3730      0.01%    100.00% |         504      0.00%    100.00% |          27      0.00%    100.00% |          27      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          33198739                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      9437553                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000111                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000058                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.017841                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     9437008     99.99%     99.99% |         246      0.00%    100.00% |         210      0.00%    100.00% |          49      0.00%    100.00% |          15      0.00%    100.00% |           5      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      9437553                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      9437541                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       30.095354                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       6.429990                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      42.832564                       (Unspecified)
system.caches.m_latencyHistSeqr          |     8203736     86.93%     86.93% |      975367     10.33%     97.26% |      137154      1.45%     98.71% |       86592      0.92%     99.63% |       22143      0.23%     99.87% |       10022      0.11%     99.97% |         593      0.01%     99.98% |        1272      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        9437541                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5051897                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000012                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023847                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5051895    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5051897                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      4385644                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    63.610768                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    54.853046                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    43.006301                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     3151839     71.87%     71.87% |      975367     22.24%     94.11% |      137154      3.13%     97.23% |       86592      1.97%     99.21% |       22143      0.50%     99.71% |       10022      0.23%     99.94% |         593      0.01%     99.96% |        1272      0.03%     99.98% |         659      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      4385644                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     16599506                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.029892                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.445043                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    16529307     99.58%     99.58% |       44310      0.27%     99.84% |       23628      0.14%     99.99% |        1333      0.01%     99.99% |         865      0.01%    100.00% |          36      0.00%    100.00% |          18      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      16599506                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     16599233                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.173943                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.344501                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    16569589     99.82%     99.82% |       25356      0.15%     99.97% |        3730      0.02%    100.00% |         504      0.00%    100.00% |          27      0.00%    100.00% |          27      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      16599233                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        10145118      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        534552      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         356066      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         4744954      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      4744924      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      4744924      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       4554406      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       144662      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        45888      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5590712      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       389890      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       310178      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      4744924      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      4744924      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      4699066      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        45888      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       4744956      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       4744924      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      4744955      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      4744924      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      4744956      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      4744924      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      4744955      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      4744924      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      4385644                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    63.610768                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    54.853046                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    43.006301                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     3151839     71.87%     71.87% |      975367     22.24%     94.11% |      137154      3.13%     97.23% |       86592      1.97%     99.21% |       22143      0.50%     99.71% |       10022      0.23%     99.94% |         593      0.01%     99.96% |        1272      0.03%     99.98% |         659      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      4385644                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     16599497                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9437264                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    30.095035                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     6.429921                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    42.832320                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8203538     86.93%     86.93% |      975302     10.33%     97.26% |      137143      1.45%     98.71% |       86591      0.92%     99.63% |       22142      0.23%     99.87% |       10021      0.11%     99.97% |         593      0.01%     99.98% |        1272      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9437264                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5051764                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5051764    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5051764                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      4385500                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    63.610312                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    54.852611                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.006217                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     3151774     71.87%     71.87% |      975302     22.24%     94.11% |      137143      3.13%     97.23% |       86591      1.97%     99.21% |       22142      0.50%     99.71% |       10021      0.23%     99.94% |         593      0.01%     99.96% |        1272      0.03%     99.98% |         659      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      4385500                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            9                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    35.888889                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    18.507494                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    25.541361                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     22.22%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           3     33.33%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    18.666667                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     3.779763                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    30.599564                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    44.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    40.953321                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    20.057418                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     50.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          268                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    41.156716                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     9.085164                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    49.988891                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         191     71.27%     71.27% |          63     23.51%     94.78% |          11      4.10%     98.88% |           1      0.37%     99.25% |           1      0.37%     99.63% |           1      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          268                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          130                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.061538                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.017045                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.701646                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         129     99.23%     99.23% |           0      0.00%     99.23% |           0      0.00%     99.23% |           0      0.00%     99.23% |           0      0.00%     99.23% |           0      0.00%     99.23% |           0      0.00%     99.23% |           0      0.00%     99.23% |           1      0.77%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          130                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          138                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    78.927536                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    71.481750                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    43.670404                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          61     44.20%     44.20% |          63     45.65%     89.86% |          11      7.97%     97.83% |           1      0.72%     98.55% |           1      0.72%     99.28% |           1      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          138                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      4385500                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    63.610312                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    54.852611                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.006217                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     3151774     71.87%     71.87% |      975302     22.24%     94.11% |      137143      3.13%     97.23% |       86591      1.97%     99.21% |       22142      0.50%     99.71% |       10021      0.23%     99.94% |         593      0.01%     99.96% |        1272      0.03%     99.98% |         659      0.02%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      4385500                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    44.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    40.953321                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    20.057418                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     50.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          138                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    78.927536                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    71.481750                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    43.670404                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          61     44.20%     44.20% |          63     45.65%     89.86% |          11      7.97%     97.83% |           1      0.72%     98.55% |           1      0.72%     99.28% |           1      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          138                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      9489878                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.041544                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.640034                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      9486358     99.96%     99.96% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3036      0.03%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          422      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      9489878                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      6290780                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      4744956                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     11035736                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.015044                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5012.333972                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.036825                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1015.545090                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 315397665000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.060177                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999981                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.015044                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.443896                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.015044                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.997340                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 315397665000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.030089                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9797.306997                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.030106                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.081453                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.015044                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999781                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.034498                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999784                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       9489912                       (Unspecified)
system.caches.network.msg_byte.Control       75919296                       (Unspecified)
system.caches.network.msg_count.Data          9489848                       (Unspecified)
system.caches.network.msg_byte.Data         683269056                       (Unspecified)
system.caches.network.msg_count.Response_Data      9489909                       (Unspecified)
system.caches.network.msg_byte.Response_Data    683273448                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      9489848                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     75918784                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028537                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7771.725598                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014268                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.017153                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014268                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.002408                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  65383302000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.134135                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      4744956                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     37959648                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      4744924                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    341634528                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      4744954                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    341636688                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      4744924                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     37959392                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.015044                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4012.336667                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.015044                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.444140                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.092978                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6797.307149                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 315397665000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.134130                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      4744954                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    341636688                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      4744924                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     37959392                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.134141                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      4744956                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     37959648                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      4744924                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    341634528                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.134138                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      4744956                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     37959648                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      4744924                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    341634528                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      4744955                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    341636760                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      4744924                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     37959392                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.030089                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8797.307054                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.015578                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2012.342038                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015136                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.444609                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 315397665000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.134144                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      4744956                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     37959648                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      4744924                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    341634528                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.134132                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      4744955                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    341636760                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      4744924                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     37959392                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 315397665000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 315397665000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 315397665000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         64771682                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388859                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        4                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388833                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   60                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                15                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            64770563                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.129516                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.510800                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  59321235     91.59%     91.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3963655      6.12%     97.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    432383      0.67%     98.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    657548      1.02%     99.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    390961      0.60%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      4764      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        16      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              64770563                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       4    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340196     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048606     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           15      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388833                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.129514                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   4                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000000                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 81548228                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388916                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388814                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         6                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                2                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388821                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            3                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             5                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              4                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388863                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048609                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          17                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         4                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               4                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        5                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388824                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048607                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        10                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048620                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048602                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           13                       # Number of stores executed (Count)
system.cpu.numRate                           0.129514                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388823                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388816                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6379100                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7469055                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.129514                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.854071                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1119                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              15.442739                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         15.442739                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.064755                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.064755                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388862                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340185                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           4                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          2                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242912                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194344                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145833                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048609                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            17                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048627                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048595                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048598                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048596                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       7                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              10                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                3                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              50                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 5                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     64770554                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.129513                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.009618                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        63721973     98.38%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     64770554                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349989                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              63371942                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        70                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048557                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      5                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048590                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388889                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                752                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194487                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048627                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048610                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      64769805                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        41                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     5                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           64770563                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.129518                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.009636                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 63721923     98.38%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        3      0.00%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        5      0.00%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       11      0.00%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        6      0.00%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        6      0.00%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048604      1.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             64770563                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.016190                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.064758                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           9                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       5                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      6                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             61.770943                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            40.651560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 124441     11.87%     11.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                87690      8.36%     20.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               573423     54.69%     74.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%     74.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                66664      6.36%     81.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               132891     12.67%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  229      0.02%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                507      0.05%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                785      0.07%     94.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1909      0.18%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               5008      0.48%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5379      0.51%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              18755      1.79%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               5719      0.55%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               5611      0.54%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               6185      0.59%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               4681      0.45%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                185      0.02%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 62      0.01%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 64      0.01%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 96      0.01%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 64      0.01%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 53      0.01%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                197      0.02%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                295      0.03%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                351      0.03%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1111      0.11%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6220      0.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048607                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      13                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65383302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      41                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65383302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  65383302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      5                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699514                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                62364813                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        68                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1706163                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388877                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                965795                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534591                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777759                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388938                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       60                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388503                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         72110653                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777547                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1727638.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000031021750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         55593                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         55594                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2551366                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              836036                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       924181                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      924181                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     924181                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    924181                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   87695                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  33029                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 924181                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                924181                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   836452                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     174                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     481                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   51155                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   55882                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   55649                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   55963                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   58386                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   57289                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   55660                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   55646                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   55612                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   55606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   55604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   55597                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   55595                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   55595                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   55594                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   55594                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        55594                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.046408                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.001873                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.145255                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                11      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11               125      0.22%      0.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12               835      1.50%      1.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13              3937      7.08%      8.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14             11396     20.50%     29.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             19226     34.58%     63.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             15877     28.56%     92.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              3608      6.49%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18               508      0.91%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                64      0.12%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 5      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          55594                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        55593                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.029644                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.027507                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.277312                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             54764     98.51%     98.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               440      0.79%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                48      0.09%     99.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               252      0.45%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                89      0.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          55593                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  5612480                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 59147584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              59147584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               913170419.13470769                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               913170419.13470769                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    64771720000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35042.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     53535040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     57033088                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 826519218.691896915436                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 880525041.792183279991                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       924181                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       924181                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  28014328000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1598256503500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30312.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1729376.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     59147520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        59147520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     59147584                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     59147584                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       924180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           924180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       924181                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          924181                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    913169431                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          913169431                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    913170419                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         913170419                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1826339850                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1826339850                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                836485                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               891142                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        297810                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       329450                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       209193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        319024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       350411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       221671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12330234250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4182425000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28014328000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14740.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33490.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               602075                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              855615                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             71.98                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            96.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       269947                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   409.597914                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   230.869629                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   393.036124                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        87155     32.29%     32.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        57749     21.39%     53.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        19430      7.20%     60.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        12622      4.68%     65.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        10033      3.72%     69.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         8147      3.02%     72.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         6393      2.37%     74.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         4898      1.81%     76.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        63520     23.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       269947                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               53535040                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            57033088                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               826.519219                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               880.525042                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    13.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.88                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  65383302000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        307691160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        163511370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      2126734680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1665628920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5112575520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  26966640150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   2164303680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    38507085480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    594.504949                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4928016750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2162680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  57682879500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1619858940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        860975445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3846068100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2986388100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5113190160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  28996133700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    455348640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    43877963085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    677.425099                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    662947250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2162687000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  61947942000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  65383302000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.067547                       # Number of seconds simulated (Second)
simTicks                                  67546715000                       # Number of ticks simulated (Tick)
finalTick                                383793643000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     56.84                       # Real time elapsed on the host (Second)
hostTickRate                               1188354846                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9655456                       # Number of bytes of host memory used (Byte)
simInsts                                     45552349                       # Number of instructions simulated (Count)
simOps                                       90357522                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   801405                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1589664                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        44657631                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.084736                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.915699                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    44623499     99.92%     99.92% |       29356      0.07%     99.99% |        4156      0.01%    100.00% |         560      0.00%    100.00% |          30      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          44657631                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     10486176                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000109                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000057                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.017417                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    10485566     99.99%     99.99% |         286      0.00%    100.00% |         229      0.00%    100.00% |          54      0.00%    100.00% |          16      0.00%    100.00% |           5      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     10486176                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     10486163                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       33.327611                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       7.824954                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.463920                       (Unspecified)
system.caches.m_latencyHistSeqr          |     8999985     85.83%     85.83% |     1163437     11.09%     96.92% |      191056      1.82%     98.74% |       88386      0.84%     99.59% |       27349      0.26%     99.85% |       12972      0.12%     99.97% |         949      0.01%     99.98% |        1367      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       10486163                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5130476                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000012                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023664                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5130474    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5130476                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      5355687                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    64.295807                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    56.155393                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    41.696868                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     3869509     72.25%     72.25% |     1163437     21.72%     93.97% |      191056      3.57%     97.54% |       88386      1.65%     99.19% |       27349      0.51%     99.70% |       12972      0.24%     99.94% |         949      0.02%     99.96% |        1367      0.03%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      5355687                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     22328967                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.024840                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.405708                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    22250460     99.65%     99.65% |       49604      0.22%     99.87% |       26388      0.12%     99.99% |        1483      0.01%    100.00% |         962      0.00%    100.00% |          40      0.00%    100.00% |          20      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      22328967                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     22328664                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.144633                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.226884                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    22295564     99.85%     99.85% |       28324      0.13%     99.98% |        4156      0.02%    100.00% |         560      0.00%    100.00% |          30      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      22328664                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        11265038      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        619810      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         411970      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         5729461      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      5729431      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      5729431      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5531385      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       148044      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        50034      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5733653      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       471766      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       361936      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      5729431      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      5729431      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      5679427      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        50034      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       5729463      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       5729431      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      5729462      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      5729431      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      5729463      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      5729431      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      5729462      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      5729431      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      5355687                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    64.295807                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    56.155393                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    41.696868                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     3869509     72.25%     72.25% |     1163437     21.72%     93.97% |      191056      3.57%     97.54% |       88386      1.65%     99.19% |       27349      0.51%     99.70% |       12972      0.24%     99.94% |         949      0.02%     99.96% |        1367      0.03%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      5355687                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     22328957                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     10485851                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    33.327328                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     7.824903                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.463619                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8999768     85.83%     85.83% |     1163360     11.09%     96.92% |      191042      1.82%     98.74% |       88385      0.84%     99.59% |       27348      0.26%     99.85% |       12970      0.12%     99.97% |         949      0.01%     99.98% |        1367      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     10485851                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5130329                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5130329    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5130329                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      5355522                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    64.295333                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    56.154982                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    41.696624                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     3869439     72.25%     72.25% |     1163360     21.72%     93.97% |      191042      3.57%     97.54% |       88385      1.65%     99.19% |       27348      0.51%     99.70% |       12970      0.24%     99.94% |         949      0.02%     99.96% |        1367      0.03%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      5355522                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples           10                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    35.200000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    19.357651                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    24.178962                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     40.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total           10                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    18.666667                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     3.779763                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    30.599564                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    42.285714                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    38.983076                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    19.224241                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     57.14%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          302                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    43.062914                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     9.514136                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    52.517986                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         209     69.21%     69.21% |          75     24.83%     94.04% |          14      4.64%     98.68% |           1      0.33%     99.01% |           1      0.33%     99.34% |           2      0.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          302                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          144                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.055556                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.015376                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.666667                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         143     99.31%     99.31% |           0      0.00%     99.31% |           0      0.00%     99.31% |           0      0.00%     99.31% |           0      0.00%     99.31% |           0      0.00%     99.31% |           0      0.00%     99.31% |           0      0.00%     99.31% |           1      0.69%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          144                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          158                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    81.348101                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    73.115294                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    46.839056                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          65     41.14%     41.14% |          75     47.47%     88.61% |          14      8.86%     97.47% |           1      0.63%     98.10% |           1      0.63%     98.73% |           2      1.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          158                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      5355522                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    64.295333                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    56.154982                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    41.696624                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     3869439     72.25%     72.25% |     1163360     21.72%     93.97% |      191042      3.57%     97.54% |       88385      1.65%     99.19% |       27348      0.51%     99.70% |       12970      0.24%     99.94% |         949      0.02%     99.96% |        1367      0.03%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      5355522                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    42.285714                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    38.983076                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    19.224241                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     57.14%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          158                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    81.348101                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    73.115294                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    46.839056                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          65     41.14%     41.14% |          75     47.47%     88.61% |          14      8.86%     97.47% |           1      0.63%     98.10% |           1      0.63%     98.73% |           2      1.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          158                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     11458892                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.034960                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.586474                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     11455332     99.97%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3072      0.03%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          426      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     11458892                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      6567355                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      5729463                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     12296818                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014928                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5010.394083                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.033645                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1013.451437                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 383793643000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.059714                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999984                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014928                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.081520                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014928                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.997814                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 383793643000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029857                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9791.984858                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029871                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.068274                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014928                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999820                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.034277                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999823                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      11458926                       (Unspecified)
system.caches.network.msg_byte.Control       91671408                       (Unspecified)
system.caches.network.msg_count.Data         11458862                       (Unspecified)
system.caches.network.msg_byte.Data         825038064                       (Unspecified)
system.caches.network.msg_count.Response_Data     11458924                       (Unspecified)
system.caches.network.msg_byte.Response_Data    825042528                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     11458862                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     91670896                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028722                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7770.237057                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014361                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001732                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014361                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  68395978000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.180539                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      5729463                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     45835704                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      5729431                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    412519032                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      5729462                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    412521264                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      5729431                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     45835448                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014928                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4010.396290                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014928                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.081720                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.091811                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6791.984976                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 383793643000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.180537                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      5729462                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    412521264                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      5729431                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     45835448                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.180542                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      5729463                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     45835704                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      5729431                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    412519032                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.180541                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      5729463                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     45835704                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      5729431                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    412519032                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      5729462                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    412521264                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      5729431                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     45835448                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029857                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8791.984903                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.015374                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2010.400688                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.015005                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.082106                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 383793643000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.180542                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      5729463                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     45835704                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      5729431                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    412519032                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.180539                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      5729462                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    412521264                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      5729431                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     45835448                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 383793643000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 383793643000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 383793643000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         67546715                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388795                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388790                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   44                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 8                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            67545364                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.124195                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.498293                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  62046723     91.86%     91.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4043330      5.99%     97.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    404635      0.60%     98.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    669497      0.99%     99.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    378224      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      2929      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        24      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              67545364                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      12    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           11      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340160     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048600     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           11      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388790                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.124192                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  12                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 84322942                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388835                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388773                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388784                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388798                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048602                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          13                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        4                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388785                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048601                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         5                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048611                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048600                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           10                       # Number of stores executed (Count)
system.cpu.numRate                           0.124192                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388784                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388780                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6348735                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7422906                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.124192                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.855290                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1351                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.104357                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.104357                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.062095                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.062095                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388822                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340153                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242910                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194341                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145811                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048602                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            13                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048614                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048589                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048595                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048592                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       6                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                2                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              34                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 4                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     67545357                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.124192                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.988997                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        66496777     98.45%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     67545357                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349979                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              66146764                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        57                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048560                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048587                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388826                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                588                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194455                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048614                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048604                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      67544771                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      10                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        34                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           67545364                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.124197                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.989011                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 66496735     98.45%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        2      0.00%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        5      0.00%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       12      0.00%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048599      1.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             67545364                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.015524                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.062097                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           8                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       4                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      4                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             64.417459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            37.934618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  78564      7.49%      7.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                57698      5.50%     12.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               659966     62.94%     75.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                93676      8.93%     84.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                91252      8.70%     93.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  249      0.02%     93.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                660      0.06%     93.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                693      0.07%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1523      0.15%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               9013      0.86%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               8137      0.78%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              24599      2.35%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4182      0.40%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3562      0.34%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3518      0.34%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2521      0.24%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 43      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 28      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 20      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 23      0.00%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 24      0.00%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 33      0.00%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                154      0.01%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                213      0.02%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                309      0.03%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1304      0.12%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6613      0.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048601                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      10                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68395978000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      34                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68395978000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  68395978000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699502                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                65128127                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        61                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1717670                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388804                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                993092                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534517                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777604                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388853                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       40                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388471                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         74885440                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777464                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1861228.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000027721750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         59226                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         59226                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2747875                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              890130                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       970044                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      970044                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     970044                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    970044                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   57699                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  21161                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 970044                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                970044                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   912313                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     345                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   56229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   59526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   59258                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   59409                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   61621                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   60006                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   59245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   59235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   59232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   59232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   59231                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   59228                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   59227                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   59227                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   59226                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   59226                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        59226                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.404333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.375623                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.929208                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                10      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12               192      0.32%      0.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13              1535      2.59%      2.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14              7255     12.25%     15.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             20163     34.04%     49.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             25690     43.38%     92.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              3977      6.71%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18               366      0.62%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                34      0.06%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          59226                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        59226                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.021308                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.019826                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.230956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             58536     98.83%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               432      0.73%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                19      0.03%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               165      0.28%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                73      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          59226                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  3692736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 62082816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              62082816                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               919109330.48335516                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               919109330.48335516                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    67546704000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34816.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     58390080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     60728192                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 864439965.733344793320                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 899054706.065276503563                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       970044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       970044                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  28786970750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1668474233000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29675.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1719998.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     62082816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        62082816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     62082816                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     62082816                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       970044                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           970044                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       970044                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          970044                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    919109330                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          919109330                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    919109330                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         919109330                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1838218661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1838218661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                912345                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               948878                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        303988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        216312                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       235594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       156427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        316688                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        225371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       245174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       161614                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              11680502000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4561725000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28786970750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12802.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31552.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               696296                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              920248                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             76.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            96.98                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       244672                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   486.842270                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   280.978886                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   414.994448                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        69155     28.26%     28.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        42674     17.44%     45.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        15715      6.42%     52.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        11094      4.53%     56.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         9614      3.93%     60.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         7996      3.27%     63.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         6252      2.56%     66.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5036      2.06%     68.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        77136     31.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       244672                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               58390080                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            60728192                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               864.439966                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               899.054706                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    13.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68395978000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        536528160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        285144915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3715106220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2829652380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5332002000.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  30188279010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    516354720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    43403067405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    642.563704                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1004209000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2255500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  64287330250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1210508460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        643385325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      2799065640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2123490780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5332002000.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  29895736770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    762581280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    42766770255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    633.143599                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1510446000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2255500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  63781093250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  68395978000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.068787                       # Number of seconds simulated (Second)
simTicks                                  68787444000                       # Number of ticks simulated (Tick)
finalTick                                453693281000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     67.88                       # Real time elapsed on the host (Second)
hostTickRate                               1013403394                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9656480                       # Number of bytes of host memory used (Byte)
simInsts                                     50234359                       # Number of instructions simulated (Count)
simOps                                       99658464                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   740071                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1468205                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        58135627                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.072113                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.844681                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    58097877     99.94%     99.94% |       32484      0.06%     99.99% |        4584      0.01%    100.00% |         616      0.00%    100.00% |          33      0.00%    100.00% |          33      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          58135627                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     11534802                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000109                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000058                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.017249                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    11534122     99.99%     99.99% |         325      0.00%    100.00% |         252      0.00%    100.00% |          58      0.00%    100.00% |          19      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     11534802                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     11534788                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       36.079694                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       9.261027                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.761948                       (Unspecified)
system.caches.m_latencyHistSeqr          |     9804805     85.00%     85.00% |     1340825     11.62%     96.63% |      247820      2.15%     98.77% |       89259      0.77%     99.55% |       32534      0.28%     99.83% |       16139      0.14%     99.97% |        1265      0.01%     99.98% |        1479      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       11534788                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5187884                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000012                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023533                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5187882    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5187884                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      6346904                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    64.753410                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    57.120817                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.650306                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     4616921     72.74%     72.74% |     1340825     21.13%     93.87% |      247820      3.90%     97.77% |       89259      1.41%     99.18% |       32534      0.51%     99.69% |       16139      0.25%     99.95% |        1265      0.02%     99.97% |        1479      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      6346904                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     29067980                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.021128                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.374127                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    28981002     99.70%     99.70% |       55022      0.19%     99.89% |       29187      0.10%     99.99% |        1633      0.01%    100.00% |        1059      0.00%    100.00% |          44      0.00%    100.00% |          22      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      29067980                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     29067647                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.123098                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.132170                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    29031033     99.87%     99.87% |       31348      0.11%     99.98% |        4584      0.02%    100.00% |         616      0.00%    100.00% |          33      0.00%    100.00% |          33      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      29067647                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        12410673      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        734895      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         485562      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         6739013      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      6738983      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      6738983      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       6531527      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       152000      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        55488      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5879146      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       582895      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       430074      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      6738983      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      6738983      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      6683525      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        55488      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       6739015      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       6738983      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      6739013      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      6738983      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      6739015      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      6738983      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      6739013      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      6738983      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      6346904                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    64.753410                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    57.120817                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.650306                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     4616921     72.74%     72.74% |     1340825     21.13%     93.87% |      247820      3.90%     97.77% |       89259      1.41%     99.18% |       32534      0.51%     99.69% |       16139      0.25%     99.95% |        1265      0.02%     99.97% |        1479      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      6346904                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     29067969                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     11534441                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    36.079477                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     9.261002                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.761697                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9804566     85.00%     85.00% |     1340737     11.62%     96.63% |      247804      2.15%     98.77% |       89258      0.77%     99.55% |       32533      0.28%     99.83% |       16137      0.14%     99.97% |        1265      0.01%     99.98% |        1479      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     11534441                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5187724                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5187724    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5187724                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      6346717                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    64.752986                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    57.120450                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.650103                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     4616842     72.74%     72.74% |     1340737     21.12%     93.87% |      247804      3.90%     97.77% |       89258      1.41%     99.18% |       32533      0.51%     99.69% |       16137      0.25%     99.95% |        1265      0.02%     99.97% |        1479      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      6346717                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples           11                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    34.636364                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    20.082201                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    23.014225                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     18.18%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           5     45.45%     63.64% |           0      0.00%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total           11                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    18.666667                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     3.779763                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    30.599564                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    40.625000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    37.567850                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    18.407588                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     62.50%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            8                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          335                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    43.701493                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     9.970671                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    51.665151                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         229     68.36%     68.36% |          86     25.67%     94.03% |          16      4.78%     98.81% |           1      0.30%     99.10% |           1      0.30%     99.40% |           2      0.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          335                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          156                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.051282                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.014184                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.640513                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         155     99.36%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           1      0.64%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          156                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          179                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    80.871508                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    73.078581                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    44.996882                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          73     40.78%     40.78% |          86     48.04%     88.83% |          16      8.94%     97.77% |           1      0.56%     98.32% |           1      0.56%     98.88% |           2      1.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          179                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      6346717                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    64.752986                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    57.120450                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.650103                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     4616842     72.74%     72.74% |     1340737     21.12%     93.87% |      247804      3.90%     97.77% |       89258      1.41%     99.18% |       32533      0.51%     99.69% |       16137      0.25%     99.95% |        1265      0.02%     99.97% |        1479      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      6346717                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    40.625000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    37.567850                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    18.407588                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     62.50%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            8                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          179                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    80.871508                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    73.078581                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    44.996882                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          73     40.78%     40.78% |          86     48.04%     88.83% |          16      8.94%     97.77% |           1      0.56%     98.32% |           1      0.56%     98.88% |           2      1.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          179                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     13477996                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.030287                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.544956                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     13474378     99.97%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3128      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          428      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     13477996                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      6892115                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      6739015                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     13631130                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014854                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5009.126637                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.031501                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1012.045177                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 453693281000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.059415                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999987                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014854                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.827342                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014854                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998151                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 453693281000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029707                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9787.994189                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029720                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.058892                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014854                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999848                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.034122                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999850                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      13478030                       (Unspecified)
system.caches.network.msg_byte.Control      107824240                       (Unspecified)
system.caches.network.msg_count.Data         13477966                       (Unspecified)
system.caches.network.msg_byte.Data         970413552                       (Unspecified)
system.caches.network.msg_count.Response_Data     13478026                       (Unspecified)
system.caches.network.msg_byte.Response_Data    970417872                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     13477966                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    107823728                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028820                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7769.458769                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014410                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.009420                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014410                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  69899638000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.204933                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      6739015                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     53912120                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      6738983                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    485206776                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      6739013                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    485208936                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      6738983                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     53911864                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014854                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4009.128511                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014854                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.827512                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.091028                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6787.994308                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 453693281000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.204928                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      6739013                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    485208936                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      6738983                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     53911864                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.204938                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      6739015                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     53912120                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      6738983                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    485206776                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.204935                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      6739015                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     53912120                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      6738983                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    485206776                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      6739013                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    485208936                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      6738983                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     53911864                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029707                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8787.994233                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.015238                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2009.132245                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014919                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.827838                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 453693281000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.204941                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      6739015                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     53912120                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      6738983                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    485206776                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.204928                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      6739013                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    485208936                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      6738983                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     53911864                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 453693281000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 453693281000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 453693281000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         68787444                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388843                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        3                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388832                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   58                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                44                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   2                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            68786471                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.121955                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.492198                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  63255205     91.96%     91.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4093762      5.95%     97.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    388089      0.56%     98.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    679651      0.99%     99.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    368905      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       835      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        24      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              68786471                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       9    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            5      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340181     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048614     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           24      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388832                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.121953                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   9                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 85564131                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388897                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388811                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388829                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             6                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           27                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388846                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048616                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          29                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           28                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               5                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        6                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388826                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048615                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         7                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048639                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048599                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           24                       # Number of stores executed (Count)
system.cpu.numRate                           0.121953                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388822                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388818                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6330928                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7398703                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.121953                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.855681                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              31                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             973                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.400169                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.400169                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.060975                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.060975                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388941                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340184                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242921                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194363                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145840                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048616                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            29                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048628                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048590                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 7                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048599                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048597                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       6                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              16                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               13                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              34                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 6                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     68786462                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.121952                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.980174                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        67737881     98.48%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     68786462                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349778                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              67388061                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        60                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048566                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      6                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048589                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388916                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                589                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194516                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048628                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048606                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      68785875                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      14                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        33                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           68786471                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.121959                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.980200                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 67737814     98.48%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       10      0.00%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        2      0.00%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        7      0.00%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048626      1.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             68786471                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.015244                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.060978                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                          17                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       7                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      8                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             65.600667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.631964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  57392      5.47%      5.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                43638      4.16%      9.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               703765     67.12%     76.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               106824     10.19%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                67675      6.45%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  201      0.02%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                476      0.05%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                628      0.06%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1565      0.15%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               8834      0.84%     94.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               7063      0.67%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              33318      3.18%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2813      0.27%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2169      0.21%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2066      0.20%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1288      0.12%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 17      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 15      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 11      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 21      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 20      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                148      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                204      0.02%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                266      0.03%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1442      0.14%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6717      0.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              503                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048615                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      24                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69899638000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      33                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69899638000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  69899638000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      6                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699305                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                66358893                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        54                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1728213                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388864                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1010037                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands            11534587                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777790                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388994                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       64                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388572                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         76126545                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777515                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1922520.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000051677000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         60885                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         60886                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2839023                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              914516                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       991219                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      991219                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     991219                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    991219                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   43640                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  16278                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 991219                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                991219                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   947548                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      45                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     125                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   58434                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   61194                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   60906                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   60981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   62711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   61631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   60895                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   60887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   60887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   60889                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   60887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   60886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   60886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   60886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   60886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   60888                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        60886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.563200                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.542207                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.799321                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 4      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                57      0.09%      0.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13               630      1.03%      1.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14              4789      7.87%      9.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             19455     31.95%     40.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             31673     52.02%     92.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              4002      6.57%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18               258      0.42%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                14      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          60886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        60885                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.012581                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.011940                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.150245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             60312     99.06%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               476      0.78%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                20      0.03%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                59      0.10%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                17      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          60885                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  2792960                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 63438016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              63438016                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               922232493.47657108                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               922232493.47657108                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    68787700000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34698.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     60644992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     62395520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 881628804.233516812325                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 907077169.490408658981                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       991219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       991219                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29103607000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1699600538500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29361.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1714656.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     63437888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        63437888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     63438016                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     63438016                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       991217                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           991217                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       991219                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          991219                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    922230633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          922230633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    922232493                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         922232493                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1844463126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1844463126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                947578                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               974930                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        240021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        236578                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        169168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       181671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       120119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        246318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        243542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        174540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       187319                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       123185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              11336519500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4737890000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29103607000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11963.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30713.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               745964                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              950939                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            97.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       225594                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   545.399186                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   332.184419                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   415.720409                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        54026     23.95%     23.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        32183     14.27%     38.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        14477      6.42%     44.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        11959      5.30%     49.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        10690      4.74%     54.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         8220      3.64%     58.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         6402      2.84%     61.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5175      2.29%     63.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        82462     36.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       225594                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               60644992                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            62395520                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               881.628804                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               907.077169                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    13.97                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                88.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  69899638000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        674879940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        358676835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      4610897760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     3468267180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5429729760.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  31081123020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    240827040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    45864401535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    666.755426                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    365644500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2296840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  66125026500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        935946900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        497452395                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      2154809160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1620846540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5429729760.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  30217517160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    968048160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    41824350075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    608.023029                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2103490500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2296840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  64387193000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  69899638000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.069855                       # Number of seconds simulated (Second)
simTicks                                  69855215000                       # Number of ticks simulated (Tick)
finalTick                                525170996000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     61.73                       # Real time elapsed on the host (Second)
hostTickRate                               1131638166                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9656480                       # Number of bytes of host memory used (Byte)
simInsts                                     55144141                       # Number of instructions simulated (Count)
simOps                                      109388369                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   893321                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1772063                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        73685396                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.062572                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.786549                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    73643948     99.94%     99.94% |       35691      0.05%     99.99% |        5013      0.01%    100.00% |         672      0.00%    100.00% |          36      0.00%    100.00% |          36      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          73685396                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     12583421                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000109                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000058                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.017133                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    12582677     99.99%     99.99% |         352      0.00%    100.00% |         279      0.00%    100.00% |          64      0.00%    100.00% |          22      0.00%    100.00% |           6      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     12583421                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     12583403                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       38.458009                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      10.723760                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.859828                       (Unspecified)
system.caches.m_latencyHistSeqr          |    10620791     84.40%     84.40% |     1504935     11.96%     96.36% |      307040      2.44%     98.80% |       89615      0.71%     99.52% |       37854      0.30%     99.82% |       19296      0.15%     99.97% |        1537      0.01%     99.98% |        1673      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       12583403                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5226757                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000012                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023445                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5226755    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5226757                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      7356646                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    65.071204                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    57.861375                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    39.815653                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     5394034     73.32%     73.32% |     1504935     20.46%     93.78% |      307040      4.17%     97.95% |       89615      1.22%     99.17% |       37854      0.51%     99.69% |       19296      0.26%     99.95% |        1537      0.02%     99.97% |        1673      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      7356646                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     36842879                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.018327                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.348347                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    36747184     99.74%     99.74% |       60635      0.16%     99.90% |       32037      0.09%     99.99% |        1783      0.00%    100.00% |        1156      0.00%    100.00% |          48      0.00%    100.00% |          24      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      36842879                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     36842517                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.106818                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.054543                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    36802309     99.89%     99.89% |       34451      0.09%     99.98% |        5013      0.01%    100.00% |         672      0.00%    100.00% |          36      0.00%    100.00% |          36      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      36842517                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        13605288      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        907022      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         593770      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         7774899      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      7774872      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      7774870      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       7554284      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       157096      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        63524      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6051004      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       749926      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       530246      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      7774872      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      7774870      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      7711375      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        63524      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       7774903      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       7774872      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      7774899      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      7774870      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      7774903      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      7774872      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      7774899      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      7774870      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      7356646                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    65.071204                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    57.861375                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    39.815653                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     5394034     73.32%     73.32% |     1504935     20.46%     93.78% |      307040      4.17%     97.95% |       89615      1.22%     99.17% |       37854      0.51%     99.69% |       19296      0.26%     99.95% |        1537      0.02%     99.97% |        1673      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      7356646                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     36842867                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     12583030                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    38.457797                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    10.723738                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.859599                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    10620543     84.40%     84.40% |     1504832     11.96%     96.36% |      307022      2.44%     98.80% |       89614      0.71%     99.52% |       37853      0.30%     99.82% |       19294      0.15%     99.97% |        1537      0.01%     99.98% |        1673      0.01%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     12583030                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5226596                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5226596    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5226596                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      7356434                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    65.070797                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    57.861024                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    39.815482                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     5393947     73.32%     73.32% |     1504832     20.46%     93.78% |      307022      4.17%     97.95% |       89614      1.22%     99.17% |       37853      0.51%     99.69% |       19294      0.26%     99.95% |        1537      0.02%     99.97% |        1673      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      7356434                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    34.333333                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    20.822068                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    21.968297                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           6     50.00%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           0      0.00%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total           12                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    18.666667                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     3.779763                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    30.599564                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            9                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    39.555556                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    36.774231                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    17.515073                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     66.67%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            9                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          360                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    46.108333                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    11.356703                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    51.228767                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         237     65.83%     65.83% |         101     28.06%     93.89% |          18      5.00%     98.89% |           1      0.28%     99.17% |           1      0.28%     99.44% |           2      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          360                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          157                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.050955                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.014093                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.638470                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         156     99.36%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           0      0.00%     99.36% |           1      0.64%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          157                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          203                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    80.955665                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    73.566933                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    43.192214                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          80     39.41%     39.41% |         101     49.75%     89.16% |          18      8.87%     98.03% |           1      0.49%     98.52% |           1      0.49%     99.01% |           2      0.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          203                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      7356434                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    65.070797                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    57.861024                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    39.815482                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     5393947     73.32%     73.32% |     1504832     20.46%     93.78% |      307022      4.17%     97.95% |       89614      1.22%     99.17% |       37853      0.51%     99.69% |       19294      0.26%     99.95% |        1537      0.02%     99.97% |        1673      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      7356434                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            9                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    39.555556                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    36.774231                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    17.515073                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     66.67%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            9                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          203                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    80.955665                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    73.566933                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    43.192214                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          80     39.41%     39.41% |         101     49.75%     89.16% |          18      8.87%     98.03% |           1      0.49%     98.52% |           1      0.49%     99.01% |           2      0.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          203                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     15549769                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.026904                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.512363                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     15546071     99.98%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3207      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          429      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     15549769                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      7331176                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      7774904                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     15106080                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014804                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5008.280939                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.030156                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1011.275946                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 525170996000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.059218                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999989                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014805                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.671903                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014804                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998402                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 525170996000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029609                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9784.594376                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029620                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.052505                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014805                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999869                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.034002                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999871                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      15549807                       (Unspecified)
system.caches.network.msg_byte.Control      124398456                       (Unspecified)
system.caches.network.msg_count.Data         15549744                       (Unspecified)
system.caches.network.msg_byte.Data        1119581568                       (Unspecified)
system.caches.network.msg_count.Response_Data     15549798                       (Unspecified)
system.caches.network.msg_byte.Response_Data   1119585456                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     15549740                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    124397920                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028910                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7768.727460                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014455                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.004624                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014455                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.000630                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  71477715000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.227409                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      7774904                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     62199232                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      7774872                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    559790784                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      7774899                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    559792728                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      7774870                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     62198960                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014804                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4008.282552                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014805                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.672050                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.090481                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6784.594439                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 525170996000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.227394                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      7774899                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    559792728                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      7774870                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     62198960                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.227425                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      7774904                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     62199232                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      7774872                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    559790784                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.227409                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      7774903                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     62199224                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      7774872                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    559790784                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      7774899                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    559792728                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      7774870                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     62198960                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029609                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8784.594401                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.015145                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2008.285766                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014863                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.672332                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 525170996000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.227425                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      7774903                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     62199224                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      7774872                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    559790784                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.227394                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      7774899                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    559792728                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      7774870                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     62198960                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 525170996000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 525170996000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 525170996000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         69855215                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388811                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388793                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   12                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            69853990                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.120090                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.487656                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  64302316     92.05%     92.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4127872      5.91%     97.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    374582      0.54%     98.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    685804      0.98%     99.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    362767      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       619      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        29      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              69853990                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340163     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048602     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            7      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388793                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.120088                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  23                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 86631586                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388817                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388778                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388796                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             2                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              1                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388812                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048606                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        2                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388793                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048603                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048611                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048598                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            8                       # Number of stores executed (Count)
system.cpu.numRate                           0.120088                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388789                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388785                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6317234                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7377658                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.120088                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.856265                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1225                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.654745                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.654745                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.060043                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.060043                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388818                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340160                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242906                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194337                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145815                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048606                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048613                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048594                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048593                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048592                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               7                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                2                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               2                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 2                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     69853987                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.120088                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.972770                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        68805406     98.50%     98.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     69853987                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350036                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              68455340                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        51                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048561                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      2                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048586                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388818                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                676                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194456                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048613                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048601                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      69853311                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       6                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        25                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           69853990                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.120092                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.972785                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 68805364     98.50%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        1      0.00%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        5      0.00%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        7      0.00%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        4      0.00%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048600      1.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             69853990                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.015011                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.060045                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       2                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             66.618970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.656212                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  38871      3.71%      3.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                30839      2.94%      6.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               746263     71.17%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               120168     11.46%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                41545      3.96%     93.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  124      0.01%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                230      0.02%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                602      0.06%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1419      0.14%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               6981      0.67%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4949      0.47%     94.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              42790      4.08%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1890      0.18%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1199      0.11%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1108      0.11%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                624      0.06%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 13      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 19      0.00%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                126      0.01%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                139      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                230      0.02%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1597      0.15%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6845      0.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048603                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       8                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71477715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      25                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71477715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  71477715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      2                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699556                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                67420041                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        56                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1734335                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388812                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1023497                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534538                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777636                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388858                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                        8                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388467                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         77194038                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777442                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1977904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000047372750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         62391                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         62392                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2919538                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              937192                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1009746                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1009747                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1009746                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1009747                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   30842                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  10747                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.09                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1009746                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1009747                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   978868                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   60730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   62711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   62411                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   62442                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   63538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   63083                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   62400                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   62394                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   62393                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   62394                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   62398                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   62392                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   62395                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   62392                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   62392                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   62393                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        62392                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.689576                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.674796                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.672702                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                12      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13               257      0.41%      0.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14              2784      4.46%      4.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             16580     26.57%     31.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             39318     63.02%     94.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              3280      5.26%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18               150      0.24%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 7      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          62392                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        62391                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.011652                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.011133                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.134612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             61789     99.04%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               540      0.87%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                17      0.03%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                27      0.04%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                18      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          62391                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1973888                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 64623744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              64623808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               925109800.32056308                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               925110716.50126624                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    69855249000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34590.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     62649600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     63935936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 896849290.350047588348                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 915263606.303409099579                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1009746                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1009747                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29361906500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1726533947250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29078.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1709867.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     64623488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        64623488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     64623808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     64623808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1009742                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1009742                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1009747                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1009747                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    925106136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          925106136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    925110717                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         925110717                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1850216852                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1850216852                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                978900                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               998999                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        164509                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        164151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        162719                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        115695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        163727                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       125327                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        82757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        167793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        167383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        166333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        118236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        167051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       128196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        83990                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              11007531500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4894500000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29361906500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11244.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29994.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               793156                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              976408                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             81.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            97.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       208338                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   607.595734                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   407.565035                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   399.305484                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        35311     16.95%     16.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        24572     11.79%     28.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        15338      7.36%     36.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        14319      6.87%     42.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        12085      5.80%     48.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         9322      4.47%     53.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         7443      3.57%     56.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         6442      3.09%     59.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        83506     40.08%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       208338                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               62649600                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            63935936                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               896.849290                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               915.263606                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.16                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.15                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.47                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  71477715000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        838121760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        445441920                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      5504361660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     4107790260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5514550080.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  31670304090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    157265760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    48237835530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    690.540220                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    161707500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2332720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  67367539750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        649954200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        345443670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1486105320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1107877140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5514550080.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  30164504880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1425175200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    40693610490                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    582.542198                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3332160500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2332720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  64194086500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  71477715000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.070640                       # Number of seconds simulated (Second)
simTicks                                  70640471000                       # Number of ticks simulated (Tick)
finalTick                                597987545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     62.91                       # Real time elapsed on the host (Second)
hostTickRate                               1122942115                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9657504                       # Number of bytes of host memory used (Byte)
simInsts                                     60290737                       # Number of instructions simulated (Count)
simOps                                      119558692                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   958415                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1900572                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        91344126                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.055192                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.738293                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    91298871     99.95%     99.95% |       39005      0.04%     99.99% |        5444      0.01%    100.00% |         728      0.00%    100.00% |          39      0.00%    100.00% |          39      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          91344126                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     13632044                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000110                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000059                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.017052                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    13631232     99.99%     99.99% |         376      0.00%    100.00% |         315      0.00%    100.00% |          69      0.00%    100.00% |          24      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     13632044                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     13632025                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       40.528054                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      12.183694                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.848277                       (Unspecified)
system.caches.m_latencyHistSeqr          |    11441250     83.93%     83.93% |     1663310     12.20%     96.13% |      367596      2.70%     98.83% |       89804      0.66%     99.49% |       43084      0.32%     99.80% |       22538      0.17%     99.97% |        1795      0.01%     99.98% |        1986      0.01%    100.00% |         659      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       13632025                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5254754                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000012                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023383                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5254752    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5254754                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      8377271                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    65.322541                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    58.458532                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    39.164371                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     6186496     73.85%     73.85% |     1663310     19.86%     93.70% |      367596      4.39%     98.09% |       89804      1.07%     99.16% |       43084      0.51%     99.68% |       22538      0.27%     99.95% |        1795      0.02%     99.97% |        1986      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      8377271                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     45672259                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016167                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.327031                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    45567511     99.77%     99.77% |       66511      0.15%     99.92% |       34960      0.08%     99.99% |        1933      0.00%    100.00% |        1253      0.00%    100.00% |          52      0.00%    100.00% |          26      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      45672259                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     45671867                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.094216                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.990032                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    45627956     99.90%     99.90% |       37661      0.08%     99.99% |        5444      0.01%    100.00% |         728      0.00%    100.00% |          39      0.00%    100.00% |          39      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      45671867                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        14851453      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1140631      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         737218      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         8829380      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      8829350      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      8829350      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       8591996      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       163152      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        74234      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6259457      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       977479      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       662984      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      8829350      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      8829350      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      8755146      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        74234      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       8829382      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       8829350      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      8829381      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      8829350      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      8829382      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      8829350      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      8829381      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      8829350      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      8377271                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    65.322541                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    58.458532                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    39.164371                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     6186496     73.85%     73.85% |     1663310     19.86%     93.70% |      367596      4.39%     98.09% |       89804      1.07%     99.16% |       43084      0.51%     99.68% |       22538      0.27%     99.95% |        1795      0.02%     99.97% |        1986      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      8377271                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     45672246                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     13631622                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    40.527835                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    12.183685                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.847999                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    11440990     83.93%     83.93% |     1663193     12.20%     96.13% |      367575      2.70%     98.83% |       89803      0.66%     99.49% |       43082      0.32%     99.80% |       22536      0.17%     99.97% |        1795      0.01%     99.98% |        1986      0.01%    100.00% |         659      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     13631622                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5254587                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5254587    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5254587                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      8377035                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    65.322103                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    58.458171                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    39.164128                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     6186403     73.85%     73.85% |     1663193     19.85%     93.70% |      367575      4.39%     98.09% |       89803      1.07%     99.16% |       43082      0.51%     99.68% |       22536      0.27%     99.95% |        1795      0.02%     99.97% |        1986      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      8377035                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples           13                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    33.846154                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    21.301922                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    21.106264                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     15.38%     15.38% |           0      0.00%     15.38% |           0      0.00%     15.38% |           7     53.85%     69.23% |           0      0.00%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total           13                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    18.666667                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     3.779763                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    30.599564                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples           10                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    38.400000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    35.785332                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    16.912849                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     70.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total           10                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          389                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    48.532134                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    12.366021                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    52.643198                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         248     63.75%     63.75% |         115     29.56%     93.32% |          21      5.40%     98.71% |           1      0.26%     98.97% |           2      0.51%     99.49% |           2      0.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          389                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          163                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.049080                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.013571                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.626608                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         162     99.39%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           1      0.61%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          163                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          226                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    82.778761                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    75.121880                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    44.353977                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          85     37.61%     37.61% |         115     50.88%     88.50% |          21      9.29%     97.79% |           1      0.44%     98.23% |           2      0.88%     99.12% |           2      0.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          226                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      8377035                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    65.322103                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    58.458171                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    39.164128                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     6186403     73.85%     73.85% |     1663193     19.85%     93.70% |      367575      4.39%     98.09% |       89803      1.07%     99.16% |       43082      0.51%     99.68% |       22536      0.27%     99.95% |        1795      0.02%     99.97% |        1986      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      8377035                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples           10                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    38.400000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    35.785332                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    16.912849                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     70.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total           10                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          226                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    82.778761                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    75.121880                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    44.353977                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          85     37.61%     37.61% |         115     50.88%     88.50% |          21      9.29%     97.79% |           1      0.44%     98.23% |           2      0.88%     99.12% |           2      0.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          226                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     17658730                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.024394                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.486688                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     17654923     99.98%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3314      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          431      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     17658730                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      7899920                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      8829382                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     16729302                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014765                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5007.710355                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.029351                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1010.977240                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 597987545000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.059061                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999990                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014765                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.582018                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014765                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998597                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 597987545000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029530                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9781.682048                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029540                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.047733                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014765                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999885                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.033900                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999886                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      17658764                       (Unspecified)
system.caches.network.msg_byte.Control      141270112                       (Unspecified)
system.caches.network.msg_count.Data         17658700                       (Unspecified)
system.caches.network.msg_byte.Data        1271426400                       (Unspecified)
system.caches.network.msg_count.Response_Data     17658761                       (Unspecified)
system.caches.network.msg_byte.Response_Data   1271430792                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     17658700                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    141269600                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028896                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7768.839622                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014448                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.002860                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014448                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  72816549000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.224085                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      8829382                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     70635056                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      8829350                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    635713200                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      8829380                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    635715360                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      8829350                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     70634800                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014765                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4007.711776                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014765                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.582147                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.090050                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6781.682129                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 597987545000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.224083                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      8829380                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    635715360                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      8829350                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     70634800                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.224088                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      8829382                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     70635056                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      8829350                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    635713200                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.224086                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      8829382                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     70635056                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      8829350                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    635713200                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      8829381                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    635715432                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      8829350                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     70634800                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029530                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8781.682078                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.015072                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2007.714609                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014818                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.582394                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 597987545000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.224088                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      8829382                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     70635056                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      8829350                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    635713200                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.224083                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      8829381                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    635715432                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      8829350                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     70634800                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 597987545000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 597987545000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 597987545000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         70640471                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388829                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388804                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   18                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 7                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            70639214                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.118756                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.484452                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  65075632     92.12%     92.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4146512      5.87%     97.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    368266      0.52%     98.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    689704      0.98%     99.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    358879      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       195      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        25      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              70639214                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      19    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            9      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340174     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048602     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           13      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388804                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.118754                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  19                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000002                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 87416831                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388842                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388785                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        10                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                4                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388809                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            5                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             2                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              1                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388831                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048605                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          17                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        2                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388799                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048603                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         5                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048616                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048595                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           13                       # Number of stores executed (Count)
system.cpu.numRate                           0.118753                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388798                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388789                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6310497                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7368496                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.118753                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.856416                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              38                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1257                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.841965                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.841965                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.059375                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.059375                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388842                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340169                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           7                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          4                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242907                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194339                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145816                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048605                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            17                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048617                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048595                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048595                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048594                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       5                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               6                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                1                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              18                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 2                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70639211                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.118753                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.967430                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        69590631     98.52%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048576      1.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70639211                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048576                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   350005                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              69240587                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        57                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048563                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      2                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048589                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388865                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                750                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194479                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048617                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048604                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      70638461                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       6                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        29                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           70639214                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.118758                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.967447                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 69590581     98.52%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        3      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        4      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        9      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048605      1.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             70639214                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014844                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.059378                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       1                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      2                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             67.367770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.241473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  27990      2.67%      2.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                21713      2.07%      4.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               770741     73.50%     78.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     78.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               126591     12.07%     90.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                29782      2.84%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  123      0.01%     93.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                129      0.01%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                705      0.07%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1021      0.10%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               5855      0.56%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               3640      0.35%     94.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              47241      4.51%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2011      0.19%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                778      0.07%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                781      0.07%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                402      0.04%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  6      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 17      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 12      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 66      0.01%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                119      0.01%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                183      0.02%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1700      0.16%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6967      0.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048603                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      13                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72816549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      29                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72816549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  72816549000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      2                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699528                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                68201342                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        60                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1738282                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388839                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1029871                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534561                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777699                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388906                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       24                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388501                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         77979278                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777477                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2011903.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000059270250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         63260                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         63259                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2969961                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              950516                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1020626                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1020626                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1020626                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1020626                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   21715                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   7634                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1020626                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1020626                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   998872                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      54                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   62254                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   63676                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   63275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   63296                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   64032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   63726                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   63273                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   63267                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   63264                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   63267                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   63261                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   63262                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   63263                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   63259                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   63259                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   63259                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        63259                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.790607                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.780110                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.568471                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 4      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                96      0.15%      0.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14              1533      2.42%      2.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             12904     20.40%     22.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             45796     72.39%     95.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              2834      4.48%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                82      0.13%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                10      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          63259                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        63260                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.013199                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.012695                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.131745                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             62507     98.81%     98.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               713      1.13%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                11      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                16      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                13      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          63260                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1389760                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 65320064                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              65320064                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               924683302.29564869                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               924683302.29564869                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    70640465000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34606.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     63930368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     64831104                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 905010500.283895373344                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 917761491.142945528030                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1020626                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1020626                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  29654465250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1746826931250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29055.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1711525.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     65320064                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        65320064                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     65320064                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     65320064                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1020626                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1020626                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1020626                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1020626                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    924683302                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          924683302                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    924683302                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         924683302                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1849366605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1849366605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                998912                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1012986                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        125070                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        124766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        125279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        124787                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        124812                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         89712                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        125896                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        96191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        62390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        126734                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        126353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        126816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        126692                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        126709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         90817                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        127496                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        98188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        63172                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              10924865250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4994560000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29654465250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10936.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29686.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               820100                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              986611                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            97.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       205188                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   627.537985                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   440.188680                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   386.913427                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        28764     14.02%     14.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        22284     10.86%     24.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        17257      8.41%     33.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        14848      7.24%     40.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        11998      5.85%     46.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        10304      5.02%     51.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         9988      4.87%     56.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         9951      4.85%     61.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        79794     38.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       205188                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               63930368                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            64831104                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               905.010500                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               917.761491                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.07                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72816549000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        955189200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        507668535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      6000741600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     4446056700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5576628720.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  32049518250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    139732320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    49675535325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    703.216366                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    113876500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2358980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  68175061000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        510402900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        271270395                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1132611060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      842612400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5576628720.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  30268476300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1639368000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    40241369775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    569.664517                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3943915250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2358980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  64344530750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  72816549000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.106548                       # Number of seconds simulated (Second)
simTicks                                 106548259000                       # Number of ticks simulated (Tick)
finalTick                                707752350000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     92.02                       # Real time elapsed on the host (Second)
hostTickRate                               1157933076                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9658528                       # Number of bytes of host memory used (Byte)
simInsts                                     67990578                       # Number of instructions simulated (Count)
simOps                                      134783070                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   738900                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1464779                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples       112191113                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.048920                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.694545                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |   112141927     99.96%     99.96% |       42439      0.04%     99.99% |        5879      0.01%    100.00% |         784      0.00%    100.00% |          42      0.00%    100.00% |          42      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total         112191113                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     15204951                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000107                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000057                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.016726                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    15204073     99.99%     99.99% |         396      0.00%    100.00% |         348      0.00%    100.00% |          79      0.00%    100.00% |          27      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     15204951                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     15204931                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       43.136355                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      14.332231                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.608688                       (Unspecified)
system.caches.m_latencyHistSeqr          |    12671935     83.34%     83.34% |     1898804     12.49%     95.83% |      460476      3.03%     98.86% |       90039      0.59%     99.45% |       51068      0.34%     99.79% |       27286      0.18%     99.96% |        2530      0.02%     99.98% |        2131      0.01%    100.00% |         659      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       15204931                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5282657                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000012                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023321                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5282655    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5282657                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      9922274                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    65.569907                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    59.147918                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.284032                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     7389278     74.47%     74.47% |     1898804     19.14%     93.61% |      460476      4.64%     98.25% |       90039      0.91%     99.16% |       51068      0.51%     99.67% |       27286      0.27%     99.95% |        2530      0.03%     99.97% |        2131      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      9922274                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     56095768                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.014338                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.307796                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    55981551     99.80%     99.80% |       72694      0.13%     99.93% |       37992      0.07%     99.99% |        2083      0.00%    100.00% |        1350      0.00%    100.00% |          56      0.00%    100.00% |          28      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      56095768                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     56095345                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.083503                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.931482                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    56047607     99.91%     99.91% |       40991      0.07%     99.99% |        5879      0.01%    100.00% |         784      0.00%    100.00% |          42      0.00%    100.00% |          42      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      56095345                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        16714923      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1483562      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         950003      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data        10423509      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement     10423479      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack     10423478      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load      10161961      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       171404      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        90146      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6552962      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      1312158      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       859857      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement     10423479      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack     10423478      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data     10333363      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        90146      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX      10423511      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX      10423479      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data     10423510      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack     10423479      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX     10423511      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX     10423479      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data     10423510      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack     10423479      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      9922274                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    65.569907                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    59.147918                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.284032                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     7389278     74.47%     74.47% |     1898804     19.14%     93.61% |      460476      4.64%     98.25% |       90039      0.91%     99.16% |       51068      0.51%     99.67% |       27286      0.27%     99.95% |        2530      0.03%     99.97% |        2131      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      9922274                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     56095754                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     15204504                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    43.136163                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    14.332245                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.608416                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    12671667     83.34%     83.34% |     1898675     12.49%     95.83% |      460451      3.03%     98.86% |       90038      0.59%     99.45% |       51066      0.34%     99.79% |       27284      0.18%     99.96% |        2530      0.02%     99.98% |        2131      0.01%    100.00% |         659      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     15204504                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5282490                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5282490    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5282490                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      9922014                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    65.569497                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    59.147591                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.283790                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     7389177     74.47%     74.47% |     1898675     19.14%     93.61% |      460451      4.64%     98.25% |       90038      0.91%     99.16% |       51066      0.51%     99.67% |       27284      0.27%     99.95% |        2530      0.03%     99.97% |        2131      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      9922014                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples           14                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    33.428571                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    21.722018                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    20.338347                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           8     57.14%     71.43% |           0      0.00%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           0      0.00%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total           14                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    18.666667                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     3.779763                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    30.599564                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples           11                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    37.454545                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    34.996044                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    16.348478                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total           11                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          412                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    50.679612                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    13.713417                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    52.690523                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         255     61.89%     61.89% |         127     30.83%     92.72% |          25      6.07%     98.79% |           1      0.24%     99.03% |           2      0.49%     99.51% |           2      0.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          412                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          163                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.049080                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.013571                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.626608                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         162     99.39%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           1      0.61%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          163                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          249                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    83.168675                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    75.458806                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    43.840938                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          92     36.95%     36.95% |         127     51.00%     87.95% |          25     10.04%     97.99% |           1      0.40%     98.39% |           2      0.80%     99.20% |           2      0.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          249                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      9922014                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    65.569497                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    59.147591                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.283790                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     7389177     74.47%     74.47% |     1898675     19.14%     93.61% |      460451      4.64%     98.25% |       90038      0.91%     99.16% |       51066      0.51%     99.67% |       27284      0.27%     99.95% |        2530      0.03%     99.97% |        2131      0.02%     99.99% |         659      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      9922014                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples           11                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    37.454545                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    34.996044                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    16.348478                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total           11                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          249                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    83.168675                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    75.458806                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    43.840938                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          92     36.95%     36.95% |         127     51.00%     87.95% |          25     10.04%     97.99% |           1      0.40%     98.39% |           2      0.80%     99.20% |           2      0.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          249                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     20846987                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.021442                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.454759                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     20843056     99.98%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3434      0.02%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          435      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     20846987                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      8724977                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses     10423511                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     19148488                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014728                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5007.062014                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.028406                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1010.581450                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 707752350000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.058910                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999992                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014728                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.468403                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014728                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.998815                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 707752350000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029455                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9778.248264                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029464                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.042420                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014728                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999903                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.033807                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999904                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      20847022                       (Unspecified)
system.caches.network.msg_byte.Control      166776176                       (Unspecified)
system.caches.network.msg_count.Data         20846958                       (Unspecified)
system.caches.network.msg_byte.Data        1500980976                       (Unspecified)
system.caches.network.msg_count.Response_Data     20847018                       (Unspecified)
system.caches.network.msg_byte.Response_Data   1500985296                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     20846957                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    166775656                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029001                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7767.996997                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014501                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001098                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014500                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.000451                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 109764805000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.250254                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2     10423511                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     83388088                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2     10423479                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    750490488                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4     10423509                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    750492648                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3     10423478                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     83387824                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014728                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4007.063211                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014728                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.468512                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.089603                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6778.248324                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 707752350000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.250250                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4     10423509                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    750492648                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3     10423478                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     83387824                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.250257                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2     10423511                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     83388088                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2     10423479                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    750490488                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.250255                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2     10423511                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     83388088                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2     10423479                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    750490488                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4     10423509                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    750492648                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3     10423479                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     83387832                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029455                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8778.248287                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014997                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2007.065596                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014774                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.468721                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 707752350000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.250259                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2     10423511                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     83388088                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2     10423479                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    750490488                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.250251                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4     10423509                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    750492648                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3     10423479                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     83387832                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 707752350000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 707752350000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 707752350000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        106548259                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        12583118                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12583090                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    2                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples           106546953                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.118099                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.482720                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  98187471     92.15%     92.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6243163      5.86%     98.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    543168      0.51%     98.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1039140      0.98%     99.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    533916      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        65      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        29      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             106546953                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      23    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            9      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      11010176     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1572889     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           13      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12583090                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.118098                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  23                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000002                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                131713151                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                12583114                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        12583080                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         6                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                2                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12583101                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            3                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             1                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   12583119                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1572892                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          15                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          12583091                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1572890                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         0                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1572903                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1572884                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           13                       # Number of stores executed (Count)
system.cpu.numRate                           0.118098                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     12583090                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    12583082                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       9456424                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      11038771                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.118097                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.856656                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              36                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1306                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     6291465                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      12582929                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.935365                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.935365                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.059048                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.059048                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   12583128                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  11010174                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           4                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          2                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     7864341                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6291484                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4718679                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1572892                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            15                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1572898                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1572882                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 2                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1572880                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1572878                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               5                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               2                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    106546952                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.118098                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.964797                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       104974083     98.52%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1572864      1.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    106546952                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              6291465                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               12582929                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1572866                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1572865                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1572867                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    12582927                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     11010062     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1572865     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     12582929                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1572864                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   524770                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             104449279                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        59                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1572844                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      1                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1572874                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               12583136                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     8                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                705                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        6291600                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1572898                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1572887                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     106546246                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       4                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        23                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          106546953                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.118100                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.964806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                104974043     98.52%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        2      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        7      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        3      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1572888      1.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            106546953                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014762                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.059049                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1572865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             67.741457                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.913302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  27900      1.77%      1.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                21416      1.36%      3.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              1181353     75.11%     78.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.00%     78.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               203765     12.96%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                29603      1.88%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  274      0.02%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                457      0.03%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                604      0.04%     93.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                770      0.05%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              25962      1.65%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               9113      0.58%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              54353      3.46%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1271      0.08%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                950      0.06%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                913      0.06%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                474      0.03%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  6      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 30      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 40      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 96      0.01%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                171      0.01%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                348      0.02%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2413      0.15%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            10578      0.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              488                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1572865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1572890                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      13                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109764805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      23                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109764805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 109764805000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      1                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1049056                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               102885869                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        55                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2611972                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               12583119                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1553976                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            17301709                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    25166265                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 12583183                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              17301521                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                        4                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  12582775                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        117557019                       # The number of ROB reads (Count)
system.cpu.rob.writes                        25166051                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6291465                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   12582929                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   3060976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000047256750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         96034                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         96034                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              4519920                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1442327                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1545005                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1545005                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1545005                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1545005                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   21420                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   7614                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1545005                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1545005                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1523546                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      46                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   94885                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   96563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   96041                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   96053                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   97209                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   96200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   96043                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   96040                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   96035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   96036                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   96035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   96035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   96035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   96034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   96034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   96035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        96034                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.864975                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.857966                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.465597                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                39      0.04%      0.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14              1120      1.17%      1.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             14066     14.65%     15.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             77438     80.64%     96.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              3288      3.42%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                74      0.08%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 8      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          96034                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        96034                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.008747                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.008429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.104198                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             95258     99.19%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               744      0.77%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 9      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                14      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          96034                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1370880                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 98880320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              98880320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               928033183.53611004                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               928033183.53611004                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   106548317000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34481.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     97509440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     98392576                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 915166901.037772893906                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 923455501.980562567711                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1545005                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1545005                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  44426675000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 2630126656750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     28755.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1702341.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     98880256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        98880256                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     98880320                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     98880320                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1545004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1545004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1545005                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1545005                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    928032583                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          928032583                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    928033184                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         928033184                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1856065766                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1856065766                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1523585                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1537384                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        126995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        126706                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        127498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        127293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        127132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        126629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        127430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         90431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        127506                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        127197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       127269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        98480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        63019                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        128147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        127816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        128563                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        128411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        128295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        127844                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        128584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         91500                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        128479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        128148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       128406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        99591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        63598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              15859456250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             7617925000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         44426675000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10409.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29159.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1260793                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1476529                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            96.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       323648                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   605.296421                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   429.225464                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   379.048618                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        40140     12.40%     12.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        43068     13.31%     25.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        30803      9.52%     35.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        23953      7.40%     42.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        19584      6.05%     48.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        18315      5.66%     54.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        19525      6.03%     60.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        21561      6.66%     67.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       106699     32.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       323648                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               97509440                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            98392576                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               915.166901                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               923.455502                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.36                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 109764805000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1223903100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        650493360                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      6998335260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     5163676200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8410733760.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  48184886730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    339357600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    70971386010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    666.096158                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    505579750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3557840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 102488935250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1087414860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        577955730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3880647120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2861969400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 8410733760.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  47664670530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    777417120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    65260808520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    612.499999                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1641010000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3557840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 101353460500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 109764805000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.143832                       # Number of seconds simulated (Second)
simTicks                                 143832229000                       # Number of ticks simulated (Tick)
finalTick                                855880994000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    125.17                       # Real time elapsed on the host (Second)
hostTickRate                               1149117911                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9660576                       # Number of bytes of host memory used (Byte)
simInsts                                     78252220                       # Number of instructions simulated (Count)
simOps                                      155068512                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   625180                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1238887                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples       137302806                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.043372                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.653293                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |   137249539     99.96%     99.96% |       46022      0.03%     99.99% |        6315      0.00%    100.00% |         840      0.00%    100.00% |          45      0.00%    100.00% |          45      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total         137302806                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     17302150                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000101                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000054                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.016180                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    17301201     99.99%     99.99% |         420      0.00%    100.00% |         385      0.00%    100.00% |          87      0.00%    100.00% |          29      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     17302150                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     17302128                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       45.978549                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      17.049934                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.214394                       (Unspecified)
system.caches.m_latencyHistSeqr          |    14277372     82.52%     82.52% |     2247138     12.99%     95.51% |      584909      3.38%     98.89% |       90628      0.52%     99.41% |       61666      0.36%     99.77% |       34026      0.20%     99.96% |        3448      0.02%     99.98% |        2269      0.01%    100.00% |         669      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       17302128                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5312205                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000011                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023256                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5312203    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5312205                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples     11989923                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    65.906551                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    59.902418                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    37.435619                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     8965167     74.77%     74.77% |     2247138     18.74%     93.51% |      584909      4.88%     98.39% |       90628      0.76%     99.15% |       61666      0.51%     99.66% |       34026      0.28%     99.95% |        3448      0.03%     99.98% |        2269      0.02%     99.99% |         669      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total     11989923                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     68651630                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.012725                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.289747                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    68527419     99.82%     99.82% |       79277      0.12%     99.93% |       41149      0.06%     99.99% |        2233      0.00%    100.00% |        1447      0.00%    100.00% |          60      0.00%    100.00% |          30      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      68651630                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     68651176                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.074018                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.876215                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    68599461     99.92%     99.92% |       44470      0.06%     99.99% |        6315      0.01%    100.00% |         840      0.00%    100.00% |          45      0.00%    100.00% |          45      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      68651176                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        19198068      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1940495      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1232671      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data        12555862      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement     12555833      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack     12555831      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load      12262883      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       181714      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       111268      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6935185      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      1758781      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      1121403      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement     12555833      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack     12555831      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data     12444594      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       111268      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX      12555865      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX      12555833      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data     12555862      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack     12555832      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX     12555865      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX     12555833      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data     12555862      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack     12555832      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples     11989923                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    65.906551                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    59.902418                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    37.435619                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     8965167     74.77%     74.77% |     2247138     18.74%     93.51% |      584909      4.88%     98.39% |       90628      0.76%     99.15% |       61666      0.51%     99.66% |       34026      0.28%     99.95% |        3448      0.03%     99.98% |        2269      0.02%     99.99% |         669      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total     11989923                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     68651615                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     17301671                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    45.978403                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    17.050005                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.214090                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    14277091     82.52%     82.52% |     2246995     12.99%     95.51% |      584882      3.38%     98.89% |       90627      0.52%     99.41% |       61664      0.36%     99.77% |       34023      0.20%     99.96% |        3448      0.02%     99.98% |        2269      0.01%    100.00% |         669      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     17301671                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5312031                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5312031    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5312031                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples     11989640                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    65.906163                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    59.902121                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    37.435323                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     8965060     74.77%     74.77% |     2246995     18.74%     93.51% |      584882      4.88%     98.39% |       90627      0.76%     99.15% |       61664      0.51%     99.66% |       34023      0.28%     99.95% |        3448      0.03%     99.98% |        2269      0.02%     99.99% |         669      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total     11989640                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples           15                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    31.266667                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    17.691860                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    21.312192                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           8     53.33%     73.33% |           0      0.00%     73.33% |           1      6.67%     80.00% |           1      6.67%     86.67% |           0      0.00%     86.67% |           1      6.67%     93.33% |           1      6.67%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total           15                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    14.250000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     2.710806                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    26.500000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           3     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples           11                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    37.454545                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    34.996044                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    16.348478                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total           11                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          441                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    52.290249                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    14.554293                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    53.925134                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         267     60.54%     60.54% |         141     31.97%     92.52% |          27      6.12%     98.64% |           1      0.23%     98.87% |           2      0.45%     99.32% |           3      0.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          441                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          169                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.047337                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.013086                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.615385                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         168     99.41%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           1      0.59%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          169                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          272                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    84.128676                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    76.221347                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    45.455160                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          98     36.03%     36.03% |         141     51.84%     87.87% |          27      9.93%     97.79% |           1      0.37%     98.16% |           2      0.74%     98.90% |           3      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          272                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples     11989640                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    65.906163                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    59.902121                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    37.435323                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     8965060     74.77%     74.77% |     2246995     18.74%     93.51% |      584882      4.88%     98.39% |       90627      0.76%     99.15% |       61664      0.51%     99.66% |       34023      0.28%     99.95% |        3448      0.03%     99.98% |        2269      0.02%     99.99% |         669      0.01%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total     11989640                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples           11                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    37.454545                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    34.996044                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    16.348478                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total           11                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          272                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    84.128676                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    76.221347                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    45.455160                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          98     36.03%     36.03% |         141     51.84%     87.87% |          27      9.93%     97.79% |           1      0.37%     98.16% |           2      0.74%     98.90% |           3      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          272                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     25111693                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.018582                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.421459                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     25107612     99.98%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3583      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          436      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     25111693                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      9815369                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses     12555865                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     22371234                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014670                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5006.396541                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.027473                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1010.152633                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 855880994000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.058680                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999993                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014670                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.363053                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014670                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.999020                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 855880994000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.029340                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9775.333093                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.029348                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.037393                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014670                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999919                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.033698                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999921                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      25111730                       (Unspecified)
system.caches.network.msg_byte.Control      200893840                       (Unspecified)
system.caches.network.msg_count.Data         25111666                       (Unspecified)
system.caches.network.msg_byte.Data        1808039952                       (Unspecified)
system.caches.network.msg_count.Response_Data     25111724                       (Unspecified)
system.caches.network.msg_byte.Response_Data   1808044128                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     25111664                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    200893312                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028751                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7769.997314                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014375                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001029                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014375                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 148128644000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.187716                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2     12555865                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2    100446920                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2     12555833                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    904019976                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4     12555862                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    904022064                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3     12555832                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3    100446656                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014670                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4006.397531                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014670                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.363143                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.089045                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6775.333163                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 855880994000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.187712                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4     12555862                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    904022064                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3     12555832                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3    100446656                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.187720                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2     12555865                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2    100446920                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2     12555833                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    904019976                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.187717                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2     12555865                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2    100446920                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2     12555833                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    904019976                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4     12555862                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    904022064                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3     12555832                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3    100446656                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.029340                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8775.333118                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014902                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2006.399503                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014711                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.363316                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 855880994000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.187721                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2     12555865                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2    100446920                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2     12555833                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    904019976                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.187712                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4     12555862                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    904022064                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3     12555832                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3    100446656                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 855880994000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 855880994000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 855880994000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        143832229                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        16777413                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       16777404                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   28                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 4                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           143830876                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.116647                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.479718                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 132676490     92.24%     92.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8338226      5.80%     98.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    718735      0.50%     98.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1388287      0.97%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    708872      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       239      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        26      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             143830876                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      16    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      14680195     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2097179     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            9      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       16777404                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.116646                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  16                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                177385687                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                16777436                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        16777389                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    16777400                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              2                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   16777415                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      2097181                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          11                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               2                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        3                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          16777402                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2097180                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         3                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2097189                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2097175                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.116646                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     16777399                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    16777396                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      12602946                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      14710007                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.116646                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.856760                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1353                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     8388617                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      16777233                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.146119                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.146119                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058322                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058322                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   16777438                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  14680193                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    10485794                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    8388647                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   6291543                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        2097181                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            11                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2097189                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2097167                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2097167                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2097166                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       5                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                2                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              18                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    143830871                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.116646                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.958936                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       141733714     98.54%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2097152      1.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    143830871                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              8388617                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               16777233                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2097154                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2097153                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2097155                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    16777231                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     14680078     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2097153     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     16777233                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2097152                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   699563                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             141034120                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        54                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2097136                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2097161                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               16777424                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                703                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        8388743                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2097189                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2097177                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     143830169                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       8                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        29                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          143830876                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.116647                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.958942                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                141733677     98.54%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        2      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        4      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        9      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        3      0.00%     98.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2097174      1.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            143830876                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014581                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058323                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           7                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       3                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      2                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2097153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.584488                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.704626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  29538      1.41%      1.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                21011      1.00%      2.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              1554871     74.14%     76.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     76.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               260768     12.43%     88.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                84929      4.05%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  656      0.03%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                491      0.02%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                825      0.04%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                643      0.03%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              38844      1.85%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              17480      0.83%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              61877      2.95%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2574      0.12%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1538      0.07%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1463      0.07%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1162      0.06%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  9      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 32      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 43      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                115      0.01%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                248      0.01%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                546      0.03%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2868      0.14%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            14615      0.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              554                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2097153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2097180                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        34                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 148128644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      29                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         5                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 148128644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 148128644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1398610                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               138946809                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        59                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3485395                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               16777418                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2077452                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            23068864                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    33554843                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 16777466                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              23068689                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       24                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  16777077                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        158510970                       # The number of ROB reads (Count)
system.cpu.rob.writes                        33554671                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  8388617                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   16777233                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   4106348.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000074951750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        128638                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        128639                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              6064618                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1932177                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2067652                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     2067652                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2067652                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   2067652                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   21011                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   7945                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2067652                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               2067652                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  2046603                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      34                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  127772                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  129642                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  128652                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  128654                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  129768                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  128742                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  128649                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  128643                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  128640                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  128644                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  128643                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  128639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  128639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  128640                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  128639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  128639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       128639                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.909973                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.904597                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.408788                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                28      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14               809      0.63%      0.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             14341     11.15%     11.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16            109087     84.80%     96.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              4279      3.33%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                89      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         128639                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       128638                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.011544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.011169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.112355                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            127204     98.89%     98.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1405      1.09%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                12      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                12      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         128638                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1344704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                132329728                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             132329728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               920028347.74951577                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               920028347.74951577                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   143832276000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34781.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1    130984896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1    131820864                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 910678343.168831706047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 916490448.048329949379                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      2067652                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      2067652                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  60617360750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 3564465621750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29317.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1723919.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1    132329536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       132329536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1    132329728                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    132329728                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      2067649                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2067649                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      2067652                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         2067652                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    920027013                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          920027013                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    920028348                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         920028348                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1840055361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1840055361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2046639                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              2059701                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        127138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        127335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        128860                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        127777                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        127235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        128184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        128396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        128357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        128003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        128503                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       127673                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        91921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       127769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       128294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       227559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        63635                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        128089                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        128389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        129554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        128663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        128101                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        129033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        129077                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        129175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        128751                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        129136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       128491                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        92461                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       128478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       128929                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       229331                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        64043                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              22242879500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            10233195000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         60617360750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10868.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29618.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1657767                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1936498                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             81.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            94.02                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       512078                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   513.216190                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   341.601873                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   363.294271                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        98909     19.32%     19.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        73229     14.30%     33.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        44104      8.61%     42.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        36250      7.08%     49.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        37390      7.30%     56.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        44311      8.65%     65.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        47149      9.21%     74.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        43734      8.54%     83.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        87002     16.99%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       512078                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              130984896                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten           131820864                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               910.678343                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               916.490448                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.16                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 148128644000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1315609260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        699240135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      7306511940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     5377283820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 11354244720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  64791719310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    671537760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    91516146945                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    636.270102                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1237203750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4802980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 137795715750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2340948960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1244221110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      7306961760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     5374741680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 11354244720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  64790631180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    672471360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    93084220770                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    647.172205                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1228501250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4802980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 137804462750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 148128644000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.239356                       # Number of seconds simulated (Second)
simTicks                                 239355765000                       # Number of ticks simulated (Tick)
finalTick                                1101815111000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    199.43                       # Real time elapsed on the host (Second)
hostTickRate                               1200226954                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9665696                       # Number of bytes of host memory used (Byte)
simInsts                                     93628586                       # Number of instructions simulated (Count)
simOps                                      185473135                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   469491                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     930037                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples       168839644                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.038200                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.612280                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |   168782084     99.97%     99.97% |       49813      0.03%    100.00% |        6755      0.00%    100.00% |         896      0.00%    100.00% |          48      0.00%    100.00% |          48      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total         168839644                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     20447925                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000092                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000049                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.015377                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    20446907    100.00%    100.00% |         441      0.00%    100.00% |         422      0.00%    100.00% |          94      0.00%    100.00% |          32      0.00%    100.00% |           8      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     20447925                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     20447902                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       50.303175                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      21.083379                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.232629                       (Unspecified)
system.caches.m_latencyHistSeqr          |    15816022     77.35%     77.35% |     3633301     17.77%     95.12% |      770339      3.77%     98.88% |       95540      0.47%     99.35% |       80654      0.39%     99.75% |       44286      0.22%     99.96% |        4495      0.02%     99.98% |        2566      0.01%    100.00% |         696      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       20447902                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5340859                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000011                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023193                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5340857    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5340859                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples     15107043                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.733538                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    61.943883                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    36.968195                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |    10475163     69.34%     69.34% |     3633301     24.05%     93.39% |      770339      5.10%     98.49% |       95540      0.63%     99.12% |       80654      0.53%     99.66% |       44286      0.29%     99.95% |        4495      0.03%     99.98% |        2566      0.02%    100.00% |         696      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total     15107043                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     84420064                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.011229                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.271927                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    84285062     99.84%     99.84% |       86451      0.10%     99.94% |       44512      0.05%    100.00% |        2383      0.00%    100.00% |        1544      0.00%    100.00% |          64      0.00%    100.00% |          32      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      84420064                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     84419580                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.065171                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.821205                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    84363676     99.93%     99.93% |       48157      0.06%     99.99% |        6755      0.01%    100.00% |         896      0.00%    100.00% |          48      0.00%    100.00% |          48      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      84419580                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        22917547      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       2618159      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1654500      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data        15768434      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement     15768404      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack     15768404      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load      15429226      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       196439      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       142771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7488321      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      2421720      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      1511729      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement     15768404      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack     15768404      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data     15625663      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       142771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX      15768436      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX      15768404      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data     15768435      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack     15768404      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX     15768436      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX     15768404      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data     15768435      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack     15768404      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples     15107043                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.733538                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    61.943883                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    36.968195                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |    10475163     69.34%     69.34% |     3633301     24.05%     93.39% |      770339      5.10%     98.49% |       95540      0.63%     99.12% |       80654      0.53%     99.66% |       44286      0.29%     99.95% |        4495      0.03%     99.98% |        2566      0.02%    100.00% |         696      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total     15107043                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     84420048                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     20447414                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    50.303121                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    21.083539                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.232373                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    15815726     77.35%     77.35% |     3633145     17.77%     95.12% |      770309      3.77%     98.88% |       95539      0.47%     99.35% |       80652      0.39%     99.75% |       44283      0.22%     99.96% |        4495      0.02%     99.98% |        2566      0.01%    100.00% |         696      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     20447414                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5340679                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5340679    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5340679                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples     15106735                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.733237                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    61.943653                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    36.967964                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |    10475047     69.34%     69.34% |     3633145     24.05%     93.39% |      770309      5.10%     98.49% |       95539      0.63%     99.12% |       80652      0.53%     99.66% |       44283      0.29%     99.95% |        4495      0.03%     99.98% |        2566      0.02%    100.00% |         696      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total     15106735                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    29.375000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    14.783853                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    21.935891                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           4     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           8     50.00%     75.00% |           0      0.00%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           0      0.00%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    11.600000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     2.220643                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    23.702321                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           4     80.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples           11                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    37.454545                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    34.996044                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    16.348478                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total           11                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          471                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    53.460722                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    15.471997                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    53.485513                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         281     59.66%     59.66% |         154     32.70%     92.36% |          30      6.37%     98.73% |           1      0.21%     98.94% |           2      0.42%     99.36% |           3      0.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          471                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          174                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.045977                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.012708                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.606478                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         173     99.43%     99.43% |           0      0.00%     99.43% |           0      0.00%     99.43% |           0      0.00%     99.43% |           0      0.00%     99.43% |           0      0.00%     99.43% |           0      0.00%     99.43% |           0      0.00%     99.43% |           1      0.57%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          174                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          297                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    84.168350                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    76.425691                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    44.508410                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |         107     36.03%     36.03% |         154     51.85%     87.88% |          30     10.10%     97.98% |           1      0.34%     98.32% |           2      0.67%     98.99% |           3      1.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          297                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples     15106735                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.733237                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    61.943653                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    36.967964                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |    10475047     69.34%     69.34% |     3633145     24.05%     93.39% |      770309      5.10%     98.49% |       95539      0.63%     99.12% |       80652      0.53%     99.66% |       44283      0.29%     99.95% |        4495      0.03%     99.98% |        2566      0.02%    100.00% |         696      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total     15106735                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples           11                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    37.454545                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    34.996044                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    16.348478                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     72.73%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total           11                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          297                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    84.168350                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    76.425691                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    44.508410                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |         107     36.03%     36.03% |         154     51.85%     87.88% |          30     10.10%     97.98% |           1      0.34%     98.32% |           2      0.67%     98.99% |           3      1.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          297                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     31536838                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.015686                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.385083                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     31532545     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         3791      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          440      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     31536838                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     11421770                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses     15768436                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     27190206                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014311                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5005.604618                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.249058                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1009.580114                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 1101815111000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.057245                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999995                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014311                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.231121                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014311                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.999239                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 1101815111000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028623                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9777.100802                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028629                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.031306                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014311                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999937                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.033228                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999938                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      31536872                       (Unspecified)
system.caches.network.msg_byte.Control      252294976                       (Unspecified)
system.caches.network.msg_count.Data         31536808                       (Unspecified)
system.caches.network.msg_byte.Data        2270650176                       (Unspecified)
system.caches.network.msg_count.Response_Data     31536868                       (Unspecified)
system.caches.network.msg_byte.Response_Data   2270654496                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     31536808                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    252294464                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.026046                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7791.634060                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013023                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001116                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.013023                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 245934117000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.511481                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2     15768436                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2    126147488                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2     15768404                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2   1135325088                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4     15768434                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4   1135327248                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3     15768404                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3    126147232                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014311                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4005.605391                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014311                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.231191                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.086663                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6777.100845                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 1101815111000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.511479                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4     15768434                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4   1135327248                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3     15768404                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3    126147232                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.511482                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2     15768436                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2    126147488                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2     15768404                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2   1135325088                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.511481                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2     15768436                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2    126147488                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2     15768404                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2   1135325088                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4     15768434                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4   1135327248                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3     15768404                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3    126147232                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028623                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8777.100818                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014502                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2005.606930                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014345                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.231325                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 1101815111000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.511483                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2     15768436                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2    126147488                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2     15768404                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2   1135325088                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.511479                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4     15768434                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4   1135327248                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3     15768404                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3    126147232                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 1101815111000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 1101815111000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 1101815111000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        239355765                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        25166042                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       25166024                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   28                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 7                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           239354549                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.105141                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.456531                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 222607550     93.00%     93.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  12532863      5.24%     98.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1068332      0.45%     98.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2086884      0.87%     99.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1058783      0.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       111      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        25      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             239354549                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      19    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      22020238     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3145756     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            9      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       25166024                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.105141                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  19                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                289686603                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                25166065                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        25166005                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25166023                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              2                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   25166044                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      3145759                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          11                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               2                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        3                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          25166020                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       3145757                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         5                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3145767                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3145752                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           10                       # Number of stores executed (Count)
system.cpu.numRate                           0.105141                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     25166019                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    25166012                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      18894275                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      22049518                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.105141                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.856902                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1216                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12582921                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      25165841                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              19.022274                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         19.022274                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.052570                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.052570                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   25166050                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  22020231                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    15728674                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   12582951                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   9437278                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        3145759                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            11                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3145770                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3145746                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3145747                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3145746                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       5                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                3                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              18                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    239354544                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.105140                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.911081                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       236208811     98.69%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               2      0.00%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               2      0.00%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3145728      1.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    239354544                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12582921                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               25165841                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3145730                       # Number of memory references committed (Count)
system.cpu.commit.loads                       3145729                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3145731                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    25165839                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     22020110     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3145729     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     25165841                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3145728                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  1049047                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             235159729                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        58                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3145712                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              3145740                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               25166059                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                735                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       12583062                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3145770                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3145756                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     239353810                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       8                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        30                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          239354549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.105142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.911086                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                236208769     98.69%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        3      0.00%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        9      0.00%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3145753      1.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            239354549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.013143                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.052571                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           7                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       3                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      2                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3145729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             76.089104                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.771886                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  28647      0.91%      0.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                21996      0.70%      1.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              1487990     47.30%     48.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     48.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               652840     20.75%     69.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               730703     23.23%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  626      0.02%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                322      0.01%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                974      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                673      0.02%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              29197      0.93%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              41435      1.32%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              78332      2.49%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              13694      0.44%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              10002      0.32%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              10092      0.32%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               7327      0.23%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                136      0.00%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  8      0.00%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 10      0.00%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 15      0.00%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 46      0.00%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 58      0.00%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                545      0.02%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                771      0.02%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1055      0.03%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               3774      0.12%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            24460      0.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              554                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              3145729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 3145757                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      10                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        50                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 245934117000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      30                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         6                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 245934117000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 245934117000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2097621                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               232024243                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        58                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5232624                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               25166052                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               3126015                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            34603230                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    50332110                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 25166101                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              34603025                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       28                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  25165712                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        261374675                       # The number of ROB reads (Count)
system.cpu.rob.writes                        50331908                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12582921                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   25165841                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   6203655.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000040543750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        194178                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        194178                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              9169056                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             2915759                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      3117122                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     3117122                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3117122                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   3117122                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   21997                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   8592                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3117122                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               3117122                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3095087                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  193034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  195493                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  194200                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  194195                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  195296                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  194433                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  194197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  194187                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  194185                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  194182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  194184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  194180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  194179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  194179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  194178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  194178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       194178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.939571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.935736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.345842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                16      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14               576      0.30%      0.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             15928      8.20%      8.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16            172345     88.76%     97.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              5233      2.69%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                79      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         194178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       194178                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.008611                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.008339                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.095518                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            192543     99.16%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1616      0.83%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                14      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         194178                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1407808                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                199495808                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             199495808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               833469826.80780637                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               833469826.80780637                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   239355782000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       38393.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1    198088000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1    198945280                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 827588171.941461324692                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 831169786.113152503967                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      3117122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      3117122                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1 113491182000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 5921927949750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     36408.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1899806.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1    199495808                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       199495808                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1    199495808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    199495808                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      3117122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          3117122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      3117122                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         3117122                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    833469827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          833469827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    833469827                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         833469827                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1666939654                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1666939654                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3095125                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              3108520                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        129457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        194451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        258051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        257597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        257499                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        256840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        257857                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        257892                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        321638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        129295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       128621                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       128998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       128683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       129180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       129419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       129647                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        129709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        195133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        259354                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        258686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        258713                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        258196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        258893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        259221                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        323241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        129863                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       129118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       129535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       129289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       129554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       129916                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       130099                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              55457588250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            15475625000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        113491182000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17917.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36667.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1579383                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             2672981                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             51.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1951275                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   203.473147                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   148.191503                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   181.996400                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       699047     35.83%     35.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       654607     33.55%     69.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       294524     15.09%     84.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       133087      6.82%     91.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        74285      3.81%     95.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        46722      2.39%     97.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        26838      1.38%     98.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        13404      0.69%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         8761      0.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1951275                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              198088000                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten           198945280                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               827.588172                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               831.169786                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.49                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                68.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 245934117000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      10154636520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       5397286950                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     13349822220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     9803160000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 18894648240.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 108142775190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    847818720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   166590147840                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    695.993881                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1327514000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7992660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 230042895750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       3778345200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2008207740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      8750312760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     6424066080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 18894648240.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 107236426170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1610851680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   148702857870                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    621.262905                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3312685500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7992660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 228057182000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 245934117000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.335998                       # Number of seconds simulated (Second)
simTicks                                 335997912000                       # Number of ticks simulated (Tick)
finalTick                                1446716732000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    284.42                       # Real time elapsed on the host (Second)
hostTickRate                               1181326533                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9671840                       # Number of bytes of host memory used (Byte)
simInsts                                    114119885                       # Number of instructions simulated (Count)
simOps                                      225986028                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   401231                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     794538                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples       208962551                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.033405                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.571591                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |   208900414     99.97%     99.97% |       53883      0.03%    100.00% |        7200      0.00%    100.00% |         952      0.00%    100.00% |          51      0.00%    100.00% |          51      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total         208962551                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     24642268                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000081                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000043                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.014305                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |    24641192    100.00%    100.00% |         466      0.00%    100.00% |         449      0.00%    100.00% |          97      0.00%    100.00% |          35      0.00%    100.00% |           8      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     24642268                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     24642245                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       55.035824                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      26.007354                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.151921                       (Unspecified)
system.caches.m_latencyHistSeqr          |    17242493     69.97%     69.97% |     6103175     24.77%     94.74% |     1015867      4.12%     98.86% |      104995      0.43%     99.29% |      108282      0.44%     99.73% |       57922      0.24%     99.96% |        5811      0.02%     99.98% |        2998      0.01%    100.00% |         699      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       24642245                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            8                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket           79                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5368399                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000011                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000001                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.023134                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5368397    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5368399                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples     19273846                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    70.086572                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    64.453542                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    36.618798                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |    11874094     61.61%     61.61% |     6103175     31.67%     93.27% |     1015867      5.27%     98.54% |      104995      0.54%     99.09% |      108282      0.56%     99.65% |       57922      0.30%     99.95% |        5811      0.03%     99.98% |        2998      0.02%    100.00% |         699      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total     19273846                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples    104481533                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.009855                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.254450                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |   104334639     99.86%     99.86% |       94405      0.09%     99.95% |       48194      0.05%    100.00% |        2533      0.00%    100.00% |        1643      0.00%    100.00% |          68      0.00%    100.00% |          34      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total     104481533                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples    104481018                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.056956                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.766537                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |   104420643     99.94%     99.94% |       52121      0.05%     99.99% |        7200      0.01%    100.00% |         952      0.00%    100.00% |          51      0.00%    100.00% |          51      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total     104481018                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        27857535      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       3505522      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        2215502      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data        20061469      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement     20061438      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack     20061438      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load      19661403      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       215346      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       184721      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8196132      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      3290176      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      2030781      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement     20061438      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack     20061438      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data     19876748      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       184721      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX      20061470      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX      20061438      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data     20061470      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack     20061438      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX     20061470      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX     20061438      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data     20061470      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack     20061438      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples     19273846                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    70.086572                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    64.453542                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    36.618798                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |    11874094     61.61%     61.61% |     6103175     31.67%     93.27% |     1015867      5.27%     98.54% |      104995      0.54%     99.09% |      108282      0.56%     99.65% |       57922      0.30%     99.95% |        5811      0.03%     99.98% |        2998      0.02%    100.00% |         699      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total     19273846                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr    104481516                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     24641733                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    55.035853                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    26.007618                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.151683                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    17242188     69.97%     69.97% |     6103007     24.77%     94.74% |     1015835      4.12%     98.86% |      104994      0.43%     99.29% |      108279      0.44%     99.73% |       57919      0.24%     99.96% |        5811      0.02%     99.98% |        2998      0.01%    100.00% |         699      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     24641733                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5368214                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     5368214    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5368214                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples     19273519                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    70.086349                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.453375                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    36.618599                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |    11873974     61.61%     61.61% |     6103007     31.67%     93.27% |     1015835      5.27%     98.54% |      104994      0.54%     99.09% |      108279      0.56%     99.65% |       57919      0.30%     99.95% |        5811      0.03%     99.98% |        2998      0.02%    100.00% |         699      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total     19273519                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples           17                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    44.294118                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    17.587307                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    65.076652                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |          12     70.59%     70.59% |           2     11.76%     82.35% |           2     11.76%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total           17                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean    11.600000                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     2.220643                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev    23.702321                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           4     80.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    57.916667                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    41.654914                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    72.576553                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           8     66.67%     66.67% |           1      8.33%     75.00% |           2     16.67%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total           12                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          494                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    54.097166                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    15.996000                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    53.029123                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         290     58.70%     58.70% |         166     33.60%     92.31% |          32      6.48%     98.79% |           1      0.20%     98.99% |           2      0.40%     99.39% |           3      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          494                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples          179                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.044693                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.012351                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.597948                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |         178     99.44%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           0      0.00%     99.44% |           1      0.56%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total          179                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          315                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    84.244444                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    76.765543                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    43.574308                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |         111     35.24%     35.24% |         166     52.70%     87.94% |          32     10.16%     98.10% |           1      0.32%     98.41% |           2      0.63%     99.05% |           3      0.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          315                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples     19273519                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    70.086349                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.453375                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    36.618599                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |    11873974     61.61%     61.61% |     6103007     31.67%     93.27% |     1015835      5.27%     98.54% |      104994      0.54%     99.09% |      108279      0.56%     99.65% |       57919      0.30%     99.95% |        5811      0.03%     99.98% |        2998      0.02%    100.00% |         699      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total     19273519                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples           12                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    57.916667                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    41.654914                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    72.576553                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           8     66.67%     66.67% |           1      8.33%     75.00% |           2     16.67%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total           12                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          315                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    84.244444                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    76.765543                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    43.574308                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |         111     35.24%     35.24% |         166     52.70%     87.94% |          32     10.16%     98.10% |           1      0.32%     98.41% |           2      0.63%     99.05% |           3      0.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          315                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     40122907                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.013228                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.351433                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     40118330     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         4070      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          445      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           56      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     40122907                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     13517089                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses     20061470                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     33578559                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013867                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5004.876811                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.432756                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1009.015038                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 1446716732000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.055468                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999996                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013867                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.130160                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013867                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.999420                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 1446716732000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027734                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9780.999055                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027739                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.026076                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013867                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999952                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032672                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999953                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      40122940                       (Unspecified)
system.caches.network.msg_byte.Control      320983520                       (Unspecified)
system.caches.network.msg_count.Data         40122876                       (Unspecified)
system.caches.network.msg_byte.Data        2888847072                       (Unspecified)
system.caches.network.msg_count.Response_Data     40122939                       (Unspecified)
system.caches.network.msg_byte.Response_Data   2888851608                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     40122876                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    320983008                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.024803                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7801.582484                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012401                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.000473                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012401                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.000027                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 344901621000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.200639                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2     20061470                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2    160491760                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2     20061438                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2   1444423536                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4     20061469                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4   1444425768                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3     20061438                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3    160491504                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013867                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4004.877396                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013867                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.130214                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.083807                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6780.999086                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 1446716732000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.200638                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4     20061469                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4   1444425768                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3     20061438                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3    160491504                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.200639                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2     20061470                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2    160491760                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2     20061438                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2   1444423536                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.200639                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2     20061470                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2    160491760                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2     20061438                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2   1444423536                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4     20061470                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4   1444425840                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3     20061438                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3    160491504                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027734                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8780.999066                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014022                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2004.878563                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013895                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.130316                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 1446716732000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.200639                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2     20061470                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2    160491760                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2     20061438                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2   1444423536                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.200639                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4     20061470                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4   1444425840                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3     20061438                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3    160491504                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 1446716732000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 1446716732000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 1446716732000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        335997912                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        33554578                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       33554544                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   29                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 7                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           335996954                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.099866                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.445373                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 313655052     93.35%     93.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  16731048      4.98%     98.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1416490      0.42%     98.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2787025      0.83%     99.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1407272      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        49      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        18      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             335996954                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      13    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            4      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29360198     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4194328     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           11      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       33554544                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.099865                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  13                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000000                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                403106054                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33554602                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        33554535                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         6                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                3                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    33554550                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            3                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              2                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           53                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   33554580                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      4194333                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          21                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           53                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               2                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        3                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          33554544                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       4194329                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         5                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4194340                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        4194318                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           11                       # Number of stores executed (Count)
system.cpu.numRate                           0.099865                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     33554544                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    33554538                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      25184303                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      29387845                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.099865                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.856963                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              31                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             958                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    16777225                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      33554449                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              20.027025                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         20.027025                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.049933                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.049933                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   33554594                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  29360201                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           4                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          3                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    20971522                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   16777220                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  12582978                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        4194333                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            21                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4194333                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4194311                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4194314                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4194313                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              10                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                6                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              18                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    335996949                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.099865                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.888228                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       331802642     98.75%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4194305      1.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    335996949                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             16777225                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               33554449                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4194306                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4194305                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    4194307                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    33554447                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29360142     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4194305     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     33554449                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4194305                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  1398317                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             330404300                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        41                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4194293                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4194307                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               33554610                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                550                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       16777351                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4194333                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            4194321                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     335996400                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       8                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        23                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          335996954                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.099866                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.888232                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                331802598     98.75%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        5      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        4      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        4      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        5      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        1      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        0      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        4      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4194333      1.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            335996954                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.012483                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.049933                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           7                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       2                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      3                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4194305                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             80.108058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.446585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  27533      0.66%      0.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                21402      0.51%      1.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              1377524     32.84%     34.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              1040484     24.81%     58.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              1426208     34.00%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  879      0.02%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                289      0.01%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1373      0.03%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                619      0.01%     92.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              18463      0.44%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              70543      1.68%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              91212      2.17%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              32570      0.78%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              14576      0.35%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              15376      0.37%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              11736      0.28%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                352      0.01%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 19      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  7      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 33      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 45      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 57      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1162      0.03%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1571      0.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1873      0.04%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               4496      0.11%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            33903      0.81%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4194305                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4194329                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      11                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1225                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 344901621000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      23                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         3                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 344901621000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 344901621000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2796419                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               326218879                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        42                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6981611                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               33554579                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               4175925                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                    295                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands            46137478                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    67109208                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 33554680                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              46137361                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       27                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  33554369                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        365357111                       # The number of ROB reads (Count)
system.cpu.rob.writes                        67109048                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 16777225                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   33554449                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   8303858.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000048518750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        259754                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        259754                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             12276883                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             3900483                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      4166804                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     4166804                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    4166804                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   4166804                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   21403                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   8347                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                4166804                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               4166804                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4145370                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  258478                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  261922                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  259798                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  259758                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  260700                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  260165                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  259793                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  259770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  259757                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  259756                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  259754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  259753                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  259753                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  259753                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  259754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  259754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       259754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.958977                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.956066                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.301671                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 7      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14               474      0.18%      0.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             15832      6.09%      6.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16            237351     91.38%     97.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              6029      2.32%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                60      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         259754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       259754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.009255                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.008971                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.097351                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            257378     99.09%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              2360      0.91%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                12      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         259754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1369792                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                266675456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             266675456                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               793681884.54694915                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               793681884.54694915                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   335997710000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       40318.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1    265305664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1    266141952                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 789605097.307866573334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 792094065.155976295471                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      4166804                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      4166804                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1 167428877500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 8317810493750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     40181.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1996208.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1    266675456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       266675456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1    266675456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    266675456                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      4166804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          4166804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      4166804                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         4166804                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    793681885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          793681885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    793681885                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         793681885                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1587363769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1587363769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               4145401                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              4158468                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        258718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        259257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        259650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        259516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        258960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        259025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        258840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        259080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        259159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        322861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       194252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       259553                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       258765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       259654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       259213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       258898                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        259589                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        259998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        260227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        260267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        259751                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        259799                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        259756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        259875                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        259981                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        324178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       194895                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       260243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       259669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       260380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       260071                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       259789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              89702608750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            20727005000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        167428877500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21639.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40389.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1457574                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             3247808                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             35.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      3598497                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   147.686352                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   121.514825                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   101.429122                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1441202     40.05%     40.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1506933     41.88%     81.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       483003     13.42%     95.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       123762      3.44%     98.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        32193      0.89%     99.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         8409      0.23%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2140      0.06%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          618      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          237      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      3598497                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              265305664                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten           266141952                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               789.605097                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               792.094065                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.36                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 344901621000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      12693156420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       6746568840                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     14801741220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    10853841600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 26523559920.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 151304213160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1609957440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   224533038600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    668.257244                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2951925500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  11219780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 321828376750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      13000419180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       6909882870                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     14796714660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    10853611920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 26523559920.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 151298979420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1614375360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   224997543330                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    669.639707                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2955564750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  11219780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 321824764750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 344901621000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.336170                       # Number of seconds simulated (Second)
simTicks                                 336169633000                       # Number of ticks simulated (Tick)
finalTick                                1446888453000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    284.66                       # Real time elapsed on the host (Second)
hostTickRate                               1180935793                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9673888                       # Number of bytes of host memory used (Byte)
simInsts                                    114141789                       # Number of instructions simulated (Count)
simOps                                      226028294                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   400970                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     794018                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples       249095505                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.030177                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.542493                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |   249028734     99.97%     99.97% |       58002      0.02%    100.00% |        7649      0.00%    100.00% |        1010      0.00%    100.00% |          56      0.00%    100.00% |          54      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total         249095505                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28851592                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.001132                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000526                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.067467                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    28837775     99.95%     99.95% |        9697      0.03%     99.99% |        2700      0.01%    100.00% |         730      0.00%    100.00% |         393      0.00%    100.00% |         165      0.00%    100.00% |          63      0.00%    100.00% |          47      0.00%    100.00% |          22      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28851592                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28851626                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       58.374214                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      30.149816                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      42.785099                       (Unspecified)
system.caches.m_latencyHistSeqr          |    18681826     64.75%     64.75% |     8574710     29.72%     94.47% |     1261836      4.37%     98.84% |      114475      0.40%     99.24% |      135927      0.47%     99.71% |       71581      0.25%     99.96% |        7133      0.02%     99.99% |        3433      0.01%    100.00% |         702      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28851626                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5405953                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000956                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000125                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.250943                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5405939    100.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5405953                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples     23445673                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    71.602972                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.123540                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    36.313263                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |    13275887     56.62%     56.62% |     8574699     36.57%     93.20% |     1261834      5.38%     98.58% |      114475      0.49%     99.07% |      135927      0.58%     99.65% |       71580      0.31%     99.95% |        7133      0.03%     99.98% |        3433      0.01%    100.00% |         702      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total     23445673                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples    124548026                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.008930                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.242008                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |   124389111     99.87%     99.87% |      102434      0.08%     99.95% |       51919      0.04%    100.00% |        2686      0.00%    100.00% |        1749      0.00%    100.00% |          73      0.00%    100.00% |          36      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total     124548026                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples    124547479                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.051424                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.727412                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |   124482584     99.95%     99.95% |       56126      0.05%     99.99% |        7649      0.01%    100.00% |        1010      0.00%    100.00% |          56      0.00%    100.00% |          54      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total     124547479                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load        27863772      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       3510288      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        2219537      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data        20066493      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement     20066462      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack     20066461      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load      19663542      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       217706      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       185246      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8200230      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      3292582      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      2034291      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement     20066462      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack     20066461      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data     19881247      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       185246      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX      20066494      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX      20066462      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data     20066493      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack     20066462      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX     20066494      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX     20066462      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data     20066493      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack     20066462      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples     23445673                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    71.602972                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.123540                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    36.313263                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |    13275887     56.62%     56.62% |     8574699     36.57%     93.20% |     1261834      5.38%     98.58% |      114475      0.49%     99.07% |      135927      0.58%     99.65% |       71580      0.31%     99.95% |        7133      0.03%     99.98% |        3433      0.01%    100.00% |         702      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total     23445673                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr    124548008                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples     28842290                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    58.384927                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    30.168843                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    42.781291                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |    18673795     64.74%     64.74% |     8573696     29.73%     94.47% |     1261592      4.37%     98.84% |      114459      0.40%     99.24% |      135916      0.47%     99.71% |       71566      0.25%     99.96% |        7130      0.02%     99.99% |        3431      0.01%    100.00% |         702      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total     28842290                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5399847                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000415                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000070                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.091832                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     5399729    100.00%    100.00% |          24      0.00%    100.00% |          84      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5399847                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples     23442443                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.603156                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    66.124198                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    36.312255                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |    13273948     56.62%     56.62% |     8573696     36.57%     93.20% |     1261592      5.38%     98.58% |      114459      0.49%     99.07% |      135916      0.58%     99.65% |       71566      0.31%     99.95% |        7130      0.03%     99.98% |        3431      0.01%    100.00% |         702      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total     23442443                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples         3857                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     9.028001                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.699642                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    26.308086                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |        3687     95.59%     95.59% |         133      3.45%     99.04% |          29      0.75%     99.79% |           3      0.08%     99.87% |           2      0.05%     99.92% |           2      0.05%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total         3857                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples         3372                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.255042                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.036129                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     3.606360                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |        3348     99.29%     99.29% |          19      0.56%     99.85% |           2      0.06%     99.91% |           1      0.03%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total         3372                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          485                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    63.070103                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    53.060049                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    45.562499                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         317     65.36%     65.36% |         132     27.22%     92.58% |          28      5.77%     98.35% |           3      0.62%     98.97% |           2      0.41%     99.38% |           2      0.41%     99.79% |           1      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          485                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples         5282                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    37.040326                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     8.418774                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    46.500139                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |        4188     79.29%     79.29% |         845     16.00%     95.29% |         211      3.99%     99.28% |          13      0.25%     99.53% |           9      0.17%     99.70% |          12      0.23%     99.92% |           2      0.04%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total         5282                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples         2590                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.191506                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.037431                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     1.804142                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |        2554     98.61%     98.61% |           7      0.27%     98.88% |           5      0.19%     99.07% |           8      0.31%     99.38% |           6      0.23%     99.61% |           7      0.27%     99.88% |           2      0.08%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total         2590                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2692                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    71.530832                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    63.108166                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    42.582844                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1598     59.36%     59.36% |         845     31.39%     90.75% |         211      7.84%     98.59% |          13      0.48%     99.07% |           9      0.33%     99.41% |          12      0.45%     99.85% |           2      0.07%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2692                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples          193                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean    28.585492                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     4.849345                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    46.507439                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |         152     78.76%     78.76% |          36     18.65%     97.41% |           4      2.07%     99.48% |           0      0.00%     99.48% |           0      0.00%     99.48% |           1      0.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total          193                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples          140                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean    12.228571                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.814859                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    40.202427                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |         128     91.43%     91.43% |          10      7.14%     98.57% |           1      0.71%     99.29% |           0      0.00%     99.29% |           0      0.00%     99.29% |           1      0.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total          140                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           53                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    71.792453                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    65.040673                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    32.293342                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           4      7.55%      7.55% |          20     37.74%     45.28% |          19     35.85%     81.13% |           7     13.21%     94.34% |           2      3.77%     98.11% |           1      1.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           53                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples     23442443                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.603156                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    66.124198                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    36.312255                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |    13273948     56.62%     56.62% |     8573696     36.57%     93.20% |     1261592      5.38%     98.58% |      114459      0.49%     99.07% |      135916      0.58%     99.65% |       71566      0.31%     99.95% |        7130      0.03%     99.98% |        3431      0.01%    100.00% |         702      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total     23442443                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          485                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    63.070103                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    53.060049                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    45.562499                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         317     65.36%     65.36% |         132     27.22%     92.58% |          28      5.77%     98.35% |           3      0.62%     98.97% |           2      0.41%     99.38% |           2      0.41%     99.79% |           1      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          485                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2692                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    71.530832                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    63.108166                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    42.582844                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1598     59.36%     59.36% |         845     31.39%     90.75% |         211      7.84%     98.59% |          13      0.48%     99.07% |           9      0.33%     99.41% |          12      0.45%     99.85% |           2      0.07%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2692                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           53                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    71.792453                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    65.040673                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    32.293342                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           4      7.55%      7.55% |          20     37.74%     45.28% |          19     35.85%     81.13% |           7     13.21%     94.34% |           2      3.77%     98.11% |           1      1.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           53                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     40132954                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.013369                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.353797                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15     40128320     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         4119      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47          449      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           58      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     40132954                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     13527103                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses     20066494                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     33593597                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013869                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5004.913093                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.432840                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1009.068877                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 1446888453000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.055475                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999996                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013869                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.138446                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013869                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.999420                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 1446888453000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027737                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9781.065249                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027743                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.026287                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013869                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999952                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032676                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999953                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      40132988                       (Unspecified)
system.caches.network.msg_byte.Control      321063904                       (Unspecified)
system.caches.network.msg_count.Data         40132924                       (Unspecified)
system.caches.network.msg_byte.Data        2889570528                       (Unspecified)
system.caches.network.msg_count.Response_Data     40132986                       (Unspecified)
system.caches.network.msg_byte.Response_Data   2889574992                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     40132923                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control    321063384                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.024820                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7801.856868                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012410                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.159122                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012410                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.036264                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 345073342000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.204944                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2     20066494                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2    160531952                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2     20066462                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2   1444785264                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4     20066493                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4   1444787496                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3     20066461                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3    160531688                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013869                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4004.913678                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013869                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.138499                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.083824                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6781.065278                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 1446888453000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.204943                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4     20066493                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4   1444787496                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3     20066461                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3    160531688                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.204944                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2     20066494                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2    160531952                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2     20066462                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2   1444785264                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.204944                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2     20066494                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2    160531952                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2     20066462                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2   1444785264                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4     20066493                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4   1444787496                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3     20066462                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3    160531696                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027737                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8781.065260                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014026                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2004.914845                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013897                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.138601                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 1446888453000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.204944                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2     20066494                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2    160531952                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2     20066462                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2   1444785264                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.204943                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4     20066493                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4   1444787496                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3     20066462                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3    160531696                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 1446888453000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 1446888453000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 1446888453000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        336169633                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        33615129                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       49                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       33610427                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     26                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                18513                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             22731                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   5                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           336093024                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.100003                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.446013                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 313731428     93.35%     93.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  16736904      4.98%     98.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1420964      0.42%     98.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2790105      0.83%     99.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1409862      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1772      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      1198      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       544      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       247      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             336093024                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     210     48.95%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.23%     49.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     49.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     49.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     49.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     49.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     49.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    2      0.47%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     49.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     67     15.62%     65.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    50     11.66%     76.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                62     14.45%     91.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               37      8.62%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1583      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29399459     87.47%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           22      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           105      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           76      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           64      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           44      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          111      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          100      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          182      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           51      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            1      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4203213     12.51%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         4449      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          550      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          411      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       33610427                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.099981                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 429                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000013                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                403310983                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33631999                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        33607320                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      3355                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1745                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1396                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    33607545                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1728                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           581                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           5195                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          639                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   33615178                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       35                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      4204245                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        5325                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        43                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            89                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          521                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 54                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                104                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             376                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      480                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          33610040                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       4203681                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       392                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4208503                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        4199620                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         4822                       # Number of stores executed (Count)
system.cpu.numRate                           0.099979                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     33609125                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    33608716                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      25220342                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      29445239                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.099975                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.856517                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            2301                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           76609                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    16799129                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      33596715                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              20.011135                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         20.011135                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.049972                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.049972                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   33636383                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  29402195                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1587                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        864                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    20994564                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   16791263                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  12608837                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       36                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        4204245                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          5325                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          232                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          238                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4201281                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4198835                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               427                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4197029                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4196664                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999913                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     708                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             836                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                463                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              373                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           17857                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               414                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    336090210                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.099963                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.888468                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       331883670     98.75%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            3567      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2153      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2456      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             653      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             530      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             447      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             342      0.00%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4196392      1.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    336090210                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             16799129                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               33596715                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4204817                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4200973                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           4                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    4198663                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1205                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    33595276                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   510                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          932      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29390269     87.48%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           20      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           94      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           65      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           44      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           95      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          100      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          157      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           51      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            1      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4200654     12.50%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         3566      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          319      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          278      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     33596715                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4196392                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  1474375                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             330413827                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      9417                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4194824                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    581                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4196653                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    86                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               33617074                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   420                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              79681                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       16811337                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4201281                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            4197835                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     336011927                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1332                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           618                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      4948                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   412                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          336093024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.100032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.888858                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                331888213     98.75%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      432      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      636      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      617      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     1065      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      787      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      573      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      733      0.00%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4199968      1.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            336093024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.012498                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.050008                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         713                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3279                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  54                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1482                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     40                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4200973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             80.028789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.523771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  31563      0.75%      0.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   87      0.00%      0.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  158      0.00%      0.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                21992      0.52%      1.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  129      0.00%      1.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              1377764     32.80%     34.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  220      0.01%     34.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              1040792     24.78%     58.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              1426559     33.96%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1042      0.02%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                326      0.01%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1395      0.03%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                658      0.02%     92.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              18498      0.44%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              70587      1.68%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              91266      2.17%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              32627      0.78%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              14605      0.35%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              15398      0.37%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              11748      0.28%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                354      0.01%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 29      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  9      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 37      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 45      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 58      0.00%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1165      0.03%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1571      0.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1873      0.04%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               4499      0.11%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            33919      0.81%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4200973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 4203423                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    4826                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      1294                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 345073342000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    5036                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       191                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 345073342000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 345073342000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    581                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2872774                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               326225448                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1089                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      9580                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               6983552                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               33616270                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               4176029                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    585                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    521                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    935                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            46203777                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    67263551                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 33649619                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1652                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              46182203                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    21645                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  38                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  33556806                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        365506804                       # The number of ROB reads (Count)
system.cpu.rob.writes                        67231914                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 16799129                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   33596715                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   8311810.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000048518750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        260020                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        260020                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             12287491                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             3904501                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      4171828                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     4171828                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    4171828                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   4171828                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   22762                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   9084                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                4171828                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               4171828                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4147263                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1232                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      405                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      124                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  258540                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  262107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  260041                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  260028                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  260992                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  260470                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  260088                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  260057                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  260062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  260133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  260053                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  260021                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  260025                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  260026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  260021                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  260022                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       260020                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.956719                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.953241                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.322102                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                 11      0.00%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                17      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                22      0.01%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                24      0.01%      0.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                38      0.01%      0.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14               507      0.19%      0.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15             15880      6.11%      6.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16            237389     91.30%     97.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17              6052      2.33%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                67      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::21                 2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         260020                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       260020                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.009338                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.009049                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.098316                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            257630     99.08%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              2367      0.91%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 9      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                13      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         260020                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1456768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                266996992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             266996992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               794232928.23120642                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               794232928.23120642                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   336169696000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       40290.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1    265540224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1    266415872                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 789899496.960214614868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 792504277.148673892021                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      4171828                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      4171828                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1 167597524000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 8322169553000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     40173.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1994849.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1    266996928                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       266996928                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1    266996992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    266996992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      4171827                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          4171827                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      4171828                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         4171828                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    794232738                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          794232738                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    794232928                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         794232928                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1588465666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1588465666                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               4149066                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              4162748                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        259454                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        259554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        259762                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        259723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        259165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        259336                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        259179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        259166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        259343                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        323076                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       194472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       259739                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       258834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       259791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       259353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       259119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        260532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        260359                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        260354                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        260509                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        260005                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        260148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        260160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        259973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        260175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        324415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       195139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       260441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       259749                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       260532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       260227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       260030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              89802536500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            20745330000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        167597524000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21644.04                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40394.04                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1459811                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             3251338                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             35.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      3600670                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   147.738282                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   121.535181                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   101.584319                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1441910     40.05%     40.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1507667     41.87%     81.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       483332     13.42%     95.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       123901      3.44%     98.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        32270      0.90%     99.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         8461      0.23%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2169      0.06%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          641      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          319      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      3600670                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              265540224                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten           266415872                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               789.899497                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               792.504277                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.36                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.68                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 345073342000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      12702973920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       6751775580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     14818113240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    10868342760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 26537082000.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 151380985320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1611248160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   224670520980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    668.324854                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2954680500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  11225500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 321991622750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      13006152600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       6912922665                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     14806510740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    10861452360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 26537082000.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 151376437290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1615088640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   225115646295                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    669.648963                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2956788000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  11225500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 321989542500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 345073342000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
