// Seed: 2827859569
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4, id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri0 void id_2,
    input supply0 id_3,
    input wand id_4,
    output logic id_5,
    output wire id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input wand id_12,
    output uwire id_13,
    output tri id_14,
    input tri1 id_15,
    input supply0 id_16,
    output uwire id_17,
    input wire id_18
);
  assign id_17 = id_10;
  integer id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  always id_5 <= -1;
  id_21(
      (1) - -1
  );
endmodule
