<?xml version="1.0" encoding="utf-8"?>
<platform name="apf9328" version="1.0" >
    <description>
        Armadeus apf9328 card
    </description>

    <fpga family="spartan3" device="XC3S200" speed="-4" package="tq144" main_clock="96000"/>

    <simulation>
        <simlib filename="apf_test_pkg.vhd">
            <description>
                Defines communication functions between imx and fpga:

                write procedures
                procedure imx_write
                Params :
                   address      : Write address
                   value        : value to write
                   gls_clk      : clock signal
                   imx_cs_n     : Chip select
                   imx_oe_n     : Read signal
                   imx_eb3_n    : Write signal
                   imx_address  : Address signal
                   imx_data     : Data signal
                   WSC          : Value of imx WSC (see MC9328MXLRM.pdf p169) for sync=0

                read procedures
                procedure imx_read
                Params :
                   address      : Write address
                   value        : value returned
                   gls_clk      : clock signal
                   imx_cs_n     : Chip select
                   imx_oe_n     : Read signal
                   imx_eb3_n    : Write signal
                   imx_address  : Address signal
                   imx_data     : Data signal
                   WSC          : Value of imx WSC (see MC9328MXLRM.pdf p169) for sync=0
            </description>
        </simlib>
    </simulation>

    <components>
        <component name="wrappers/imx9328_wb16_wrapper"/>
        <component name="syscons/rstgen_syscon"/>
        <component name="components/irq_mngr"/>
    </components>

    <interfaces>
        <interface name="fpga">
            <ports>
            <port size="1" name="D0"     standard="LVCMOS33" position="P1"  dir="inout"/>
            <port size="1" name="D1"     standard="LVCMOS33" position="P2"  dir="inout"/>
            <port size="1" name="D2"     standard="LVCMOS33" position="P4"  dir="inout"/>
            <port size="1" name="D3"     standard="LVCMOS33" position="P5"  dir="inout"/>
            <port size="1" name="D4"     standard="LVCMOS33" position="P6"  dir="inout"/>
            <port size="1" name="D5"     standard="LVCMOS33" position="P7"  dir="inout"/>
            <port size="1" name="D6"     standard="LVCMOS33" position="P8"  dir="inout"/>
            <port size="1" name="D7"     standard="LVCMOS33" position="P10" dir="inout"/>
            <port size="1" name="D8"     standard="LVCMOS33" position="P11" dir="inout"/>
            <port size="1" name="D9"     standard="LVCMOS33" position="P12" dir="inout"/>
            <port size="1" name="D10"    standard="LVCMOS33" position="P13" dir="inout"/>
            <port size="1" name="D11"    standard="LVCMOS33" position="P14" dir="inout"/>
            <port size="1" name="D12"    standard="LVCMOS33" position="P15" dir="inout"/>
            <port size="1" name="D13"    standard="LVCMOS33" position="P17" dir="inout"/>
            <port size="1" name="D14"    standard="LVCMOS33" position="P18" dir="inout"/>

            <port size="1" name="D15"    standard="LVCMOS33" position="P20" dir="inout"/>
            <port size="1" name="A0"     standard="LVCMOS33" position="P21" dir="inout"/>
            <port size="1" name="A1"     standard="LVCMOS33" position="P23" dir="inout"/>
            <port size="1" name="A2"     standard="LVCMOS33" position="P24" dir="inout"/>
            <port size="1" name="A3"     standard="LVCMOS33" position="P25" dir="inout"/>
            <port size="1" name="A4"     standard="LVCMOS33" position="P26" dir="inout"/>
            <port size="1" name="A5"     standard="LVCMOS33" position="P27" dir="inout"/>
            <port size="1" name="A6"     standard="LVCMOS33" position="P28" dir="inout"/>
            <port size="1" name="A7"     standard="LVCMOS33" position="P30" dir="inout"/>
            <port size="1" name="A8"     standard="LVCMOS33" position="P31" dir="inout"/>
            <port size="1" name="A9"     standard="LVCMOS33" position="P32" dir="inout"/>
            <port size="1" name="A10"    standard="LVCMOS33" position="P33" dir="inout"/>
            <port size="1" name="A11"    standard="LVCMOS33" position="P35" dir="inout"/>
            <port size="1" name="A12"    standard="LVCMOS33" position="P36" dir="inout"/>

            <port size="1" name="IO_L32N_5" standard="LVCMOS33" position="P53" dir="inout"/>
            <port size="1" name="IO_L32P_5" standard="LVCMOS33" position="P52" dir="inout"/>
            <port size="1" name="IO_L31N_5" standard="LVCMOS33" position="P51" dir="inout"/>
            <port size="1" name="IO_L31P_5" standard="LVCMOS33" position="P50" dir="inout"/>
            <port size="1" name="IO_L28N_5" standard="LVCMOS33" position="P47" dir="inout"/>
            <port size="1" name="IO_L28P_5" standard="LVCMOS33" position="P46" dir="inout"/>
            <port size="1" name="IO_5"      standard="LVCMOS33" position="P44" dir="inout"/>
            <port size="1" name="IO_L01N_5" standard="LVCMOS33" position="P41" dir="inout"/>
            <port size="1" name="IO_L01P_5" standard="LVCMOS33" position="P40" dir="inout"/>

            <port size="1" name="CLK0"      standard="LVCMOS33" position="P55" dir="inout" freq="96"/>
            <port size="1" name="IO_L32N_4" standard="LVCMOS33" position="P56" dir="inout"/>
            <port size="1" name="SSI_B3"    standard="LVCMOS33" position="P58" dir="inout"/>
            <port size="1" name="CTRL1"     standard="LVCMOS33" position="P59" dir="inout"/>
            <port size="1" name="CTRL9"     standard="LVCMOS33" position="P60" dir="inout"/>
            <port size="1" name="CTRL10"    standard="LVCMOS33" position="P63" dir="inout"/>
            <port size="1" name="SSI_B5"    standard="LVCMOS33" position="P65" dir="inout"/>
            <port size="1" name="TIM1"      standard="LVCMOS33" position="P68" dir="inout"/>

            <port size="1" name="IO_L40N_3" standard="LVCMOS33" position="P90" dir="inout"/>
            <port size="1" name="IO_L40P_3" standard="LVCMOS33" position="P89" dir="inout"/>
            <port size="1" name="IO_L24N_3" standard="LVCMOS33" position="P87" dir="inout"/>
            <port size="1" name="IO_L24P_3" standard="LVCMOS33" position="P86" dir="inout"/>
            <port size="1" name="IO_L23N_3" standard="LVCMOS33" position="P85" dir="inout"/>
            <port size="1" name="IO_L23P_3" standard="LVCMOS33" position="P84" dir="inout"/>
            <port size="1" name="IO_L22N_3" standard="LVCMOS33" position="P83" dir="inout"/>
            <port size="1" name="IO_L22P_3" standard="LVCMOS33" position="P82" dir="inout"/>
            <port size="1" name="IO_L21N_3" standard="LVCMOS33" position="P80" dir="inout"/>
            <port size="1" name="IO_L21P_3" standard="LVCMOS33" position="P79" dir="inout"/>
            <port size="1" name="IO_L20N_3" standard="LVCMOS33" position="P78" dir="inout"/>
            <port size="1" name="IO_L20P_3" standard="LVCMOS33" position="P77" dir="inout"/>
            <port size="1" name="IO_3"      standard="LVCMOS33" position="P76" dir="inout"/>
            <port size="1" name="IO_L01N_3" standard="LVCMOS33" position="P74" dir="inout"/>
            <port size="1" name="IO_L01P_3" standard="LVCMOS33" position="P73" dir="inout"/>

            <port size="1" name="IO_L01N_2" standard="LVCMOS33" position="P108" dir="inout"/>
            <port size="1" name="IO_L01P_2" standard="LVCMOS33" position="P107" dir="inout"/>
            <port size="1" name="IO_L20N_2" standard="LVCMOS33" position="P105" dir="inout"/>
            <port size="1" name="IO_L20P_2" standard="LVCMOS33" position="P104" dir="inout"/>
            <port size="1" name="IO_L21N_2" standard="LVCMOS33" position="P103" dir="inout"/>
            <port size="1" name="IO_L21P_2" standard="LVCMOS33" position="P102" dir="inout"/>
            <port size="1" name="IO_L22N_2" standard="LVCMOS33" position="P100" dir="inout"/>
            <port size="1" name="IO_L22P_2" standard="LVCMOS33" position="P99" dir="inout"/>
            <port size="1" name="IO_L23N_2" standard="LVCMOS33" position="P98" dir="inout"/>
            <port size="1" name="IO_L23P_2" standard="LVCMOS33" position="P97" dir="inout"/>
            <port size="1" name="IO_L24N_2" standard="LVCMOS33" position="P96" dir="inout"/>
            <port size="1" name="IO_L24P_2" standard="LVCMOS33" position="P95" dir="inout"/>
            <port size="1" name="IO_L40N_2" standard="LVCMOS33" position="P93" dir="inout"/>
            <port size="1" name="IO_L40P_2" standard="LVCMOS33" position="P92" dir="inout"/>

            <port size="1" name="IO_L32N_1" standard="LVCMOS33" position="P125" dir="inout"/>
            <port size="1" name="IO_L32P_1" standard="LVCMOS33" position="P124" dir="inout"/>
            <port size="1" name="IO_L31N_1" standard="LVCMOS33" position="P123" dir="inout"/>
            <port size="1" name="IO_L31P_1" standard="LVCMOS33" position="P122" dir="inout"/>
            <port size="1" name="IO_L28N_1" standard="LVCMOS33" position="P119" dir="inout"/>
            <port size="1" name="IO_L28P_1" standard="LVCMOS33" position="P118" dir="inout"/>
            <port size="1" name="IO_1"      standard="LVCMOS33" position="P116" dir="inout"/>
            <port size="1" name="IO_L01N_1" standard="LVCMOS33" position="P113" dir="inout"/>
            <port size="1" name="IO_L01P_1" standard="LVCMOS33" position="P112" dir="inout"/>

            <port size="1" name="IO_L01N_0" standard="LVCMOS33" position="P141" dir="inout"/>
            <port size="1" name="IO_L01P_0" standard="LVCMOS33" position="P140" dir="inout"/>
            <port size="1" name="IO_L27N_0" standard="LVCMOS33" position="P137" dir="inout"/>
            <port size="1" name="IO_L27P_0" standard="LVCMOS33" position="P135" dir="inout"/>
            <port size="1" name="IO_L30N_0" standard="LVCMOS33" position="P132" dir="inout"/>
            <port size="1" name="IO_L30P_0" standard="LVCMOS33" position="P131" dir="inout"/>
            <port size="1" name="IO_L31N_0" standard="LVCMOS33" position="P130" dir="inout"/>
            <port size="1" name="IO_L31P_0" standard="LVCMOS33" position="P129" dir="inout"/>
            <port size="1" name="IO_L32N_0" standard="LVCMOS33" position="P128" dir="inout"/>
            <port size="1" name="IO_L32P_0" standard="LVCMOS33" position="P127" dir="inout"/>

            </ports>
        </interface>
    </interfaces>

</platform>
