{"Source Block": ["oh/common/hdl/oh_fifo_async.v@58:68@HdlIdDef", "   reg [AW:0] \t\trd_addr;\n   wire [AW:0] \t\twr_addr_gray;\n   wire [AW:0] \t\twr_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_gray;\n   wire [AW:0] \t\trd_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_sync;\n\n\n\n   //###########################\n   //# Reset synchronizers\n"], "Clone Blocks": [["oh/common/hdl/oh_fifo_async.v@56:66", "   wire [AW-1:0] \twr_count;  // valid entries in fifo\n   reg [AW:0] \t\twr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t\trd_addr;\n   wire [AW:0] \t\twr_addr_gray;\n   wire [AW:0] \t\twr_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_gray;\n   wire [AW:0] \t\trd_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_sync;\n\n\n\n"], ["oh/common/hdl/oh_fifo_generic.v@30:40", "\n   //regs \n   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n"], ["oh/common/hdl/oh_fifo_async.v@54:64", "\n   //local wires\n   wire [AW-1:0] \twr_count;  // valid entries in fifo\n   reg [AW:0] \t\twr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t\trd_addr;\n   wire [AW:0] \t\twr_addr_gray;\n   wire [AW:0] \t\twr_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_gray;\n   wire [AW:0] \t\trd_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_sync;\n\n"], ["oh/common/hdl/oh_fifo_async.v@55:65", "   //local wires\n   wire [AW-1:0] \twr_count;  // valid entries in fifo\n   reg [AW:0] \t\twr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t\trd_addr;\n   wire [AW:0] \t\twr_addr_gray;\n   wire [AW:0] \t\twr_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_gray;\n   wire [AW:0] \t\trd_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_sync;\n\n\n"], ["oh/common/hdl/oh_fifo_async.v@57:67", "   reg [AW:0] \t\twr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t\trd_addr;\n   wire [AW:0] \t\twr_addr_gray;\n   wire [AW:0] \t\twr_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_gray;\n   wire [AW:0] \t\trd_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_sync;\n\n\n\n   //###########################\n"], ["oh/common/hdl/oh_fifo_generic.v@35:45", "   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n   wire \t wr_nreset;\n   wire \t rd_nreset;\n   \n   //###########################\n   //# Full/empty indicators\n"], ["oh/common/hdl/oh_fifo_generic.v@36:46", "   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n   wire \t wr_nreset;\n   wire \t rd_nreset;\n   \n   //###########################\n   //# Full/empty indicators\n   //###########################\n"], ["oh/common/hdl/oh_fifo_generic.v@28:38", "    output [AW-1:0] wr_count // NOT IMPLEMENTED\n    );\n\n   //regs \n   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n"], ["oh/common/hdl/oh_fifo_async.v@53:63", "    );\n\n   //local wires\n   wire [AW-1:0] \twr_count;  // valid entries in fifo\n   reg [AW:0] \t\twr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t\trd_addr;\n   wire [AW:0] \t\twr_addr_gray;\n   wire [AW:0] \t\twr_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_gray;\n   wire [AW:0] \t\trd_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_sync;\n"], ["oh/common/hdl/oh_fifo_generic.v@29:39", "    );\n\n   //regs \n   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n"], ["oh/common/hdl/oh_fifo_async.v@52:62", "    input [7:0]     memrepair // repair vector\n    );\n\n   //local wires\n   wire [AW-1:0] \twr_count;  // valid entries in fifo\n   reg [AW:0] \t\twr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t\trd_addr;\n   wire [AW:0] \t\twr_addr_gray;\n   wire [AW:0] \t\twr_addr_gray_sync;\n   wire [AW:0] \t\trd_addr_gray;\n   wire [AW:0] \t\trd_addr_gray_sync;\n"], ["oh/common/hdl/oh_fifo_generic.v@37:47", "   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n   wire \t wr_nreset;\n   wire \t rd_nreset;\n   \n   //###########################\n   //# Full/empty indicators\n   //###########################\n\n"], ["oh/common/hdl/oh_fifo_generic.v@27:37", "    output [AW-1:0] rd_count, // NOT IMPLEMENTED \n    output [AW-1:0] wr_count // NOT IMPLEMENTED\n    );\n\n   //regs \n   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n"]], "Diff Content": {"Delete": [], "Add": [[63, "   wire \t\tfifo_write;\n"], [63, "   wire \t\trd_nreset;\n"], [63, "   wire \t\twr_nreset;\n"]]}}