// Seed: 1557554104
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1,
    output wor  id_2,
    input  tri  id_3
);
  assign id_2 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
  wire id_7;
  assign id_0 = 1;
  wire id_8;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
