Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov  6 21:01:48 2025
| Host         : chenxun-Z790-UD-AC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
| Design       : fpga
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 120
+----------+----------+--------------------------------------------+------------+
| Rule     | Severity | Description                                | Violations |
+----------+----------+--------------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert               | 4          |
| SYNTH-6  | Warning  | Timing of a block RAM might be sub-optimal | 22         |
| TIMING-7 | Warning  | No common node between related clocks      | 4          |
| TIMING-9 | Warning  | Unknown CDC Logic                          | 1          |
| XDCH-2   | Warning  | Same min and max delay values on IO port   | 89         |
+----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/bufg_gt_userclk_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2_replica, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR, pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell pcie3_ultrascale_inst/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pcie3_ultrascale_inst/inst/user_reset_reg/PRE, pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[0]/PRE, pcie3_ultrascale_inst/inst/user_reset_cdc/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell sync_reset_125mhz_inst/sync_reg[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reset_common_reset_inst/sync_reg_reg[0]/PRE, sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reset_common_reset_inst/sync_reg_reg[1]/PRE, sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reset_common_reset_inst/sync_reg_reg[2]/PRE, sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/sync_reset_common_reset_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/dma_client_axis_sink_inst/status_fifo_user_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst/mem_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core_inst/core_inst/pcie_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks sfp_1_rx_clk_int and sfp_1_tx_clk_int are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sfp_1_rx_clk_int] -to [get_clocks sfp_1_tx_clk_int]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks sfp_1_tx_clk_int and sfp_1_rx_clk_int are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sfp_1_tx_clk_int] -to [get_clocks sfp_1_rx_clk_int]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks sfp_2_rx_clk_int and sfp_2_tx_clk_int are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sfp_2_rx_clk_int] -to [get_clocks sfp_2_tx_clk_int]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks sfp_2_tx_clk_int and sfp_2_rx_clk_int are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sfp_2_tx_clk_int] -to [get_clocks sfp_2_rx_clk_int]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'eeprom_i2c_scl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {eeprom_i2c_sda eeprom_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 90)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'eeprom_i2c_sda' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {eeprom_i2c_sda eeprom_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 90)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[0]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[10]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[11]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[12]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[13]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[14]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[15]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[1]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[2]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[3]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[4]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[5]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[6]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[7]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[8]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'flash_dq[9]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {flash_dq[*]}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 184)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'pcie_reset_n' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports pcie_reset_n]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 133)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_i2c_sda' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_i2c_sda sfp_2_i2c_sda sfp_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 81)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_npres sfp_2_npres sfp_1_los sfp_2_los}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 76)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_npres' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_npres sfp_2_npres sfp_1_los sfp_2_los}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 76)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_i2c_sda' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_i2c_sda sfp_2_i2c_sda sfp_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 81)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_npres sfp_2_npres sfp_1_los sfp_2_los}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 76)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_npres' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_npres sfp_2_npres sfp_1_los sfp_2_los}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 76)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_i2c_scl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_i2c_sda sfp_2_i2c_sda sfp_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 81)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sma_in' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports sma_in]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 45)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'eeprom_i2c_scl' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {eeprom_i2c_sda eeprom_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 88)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'eeprom_i2c_sda' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {eeprom_i2c_sda eeprom_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 88)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[10]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[11]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[12]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[13]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[14]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[15]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[16]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[17]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[18]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[19]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[20]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[21]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[22]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[4]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[5]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[6]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[7]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[8]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_addr[9]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_adv_n' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_ce_n' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[10]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[11]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[12]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[13]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[14]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[15]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[2]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[3]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#65 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[4]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#66 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[5]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#67 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[6]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#68 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[7]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#69 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[8]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#70 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_dq[9]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#71 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_oe_n' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#72 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_region' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#73 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'flash_we_n' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{flash_dq[*]} {flash_addr[*]} flash_region flash_ce_n flash_oe_n flash_we_n flash_adv_n}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 182)
Related violations: <none>

XDCH-2#74 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_i2c_sda' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sfp_1_i2c_sda sfp_2_i2c_sda sfp_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 79)
Related violations: <none>

XDCH-2#75 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 28)
Related violations: <none>

XDCH-2#76 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 28)
Related violations: <none>

XDCH-2#77 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_rs' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sfp_1_tx_disable sfp_2_tx_disable sfp_1_rs sfp_2_rs}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 74)
Related violations: <none>

XDCH-2#78 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sfp_1_tx_disable sfp_2_tx_disable sfp_1_rs sfp_2_rs}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 74)
Related violations: <none>

XDCH-2#79 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_i2c_sda' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sfp_1_i2c_sda sfp_2_i2c_sda sfp_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 79)
Related violations: <none>

XDCH-2#80 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 28)
Related violations: <none>

XDCH-2#81 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 28)
Related violations: <none>

XDCH-2#82 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_rs' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sfp_1_tx_disable sfp_2_tx_disable sfp_1_rs sfp_2_rs}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 74)
Related violations: <none>

XDCH-2#83 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sfp_1_tx_disable sfp_2_tx_disable sfp_1_rs sfp_2_rs}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 74)
Related violations: <none>

XDCH-2#84 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_i2c_scl' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sfp_1_i2c_sda sfp_2_i2c_sda sfp_i2c_scl}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 79)
Related violations: <none>

XDCH-2#85 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sma_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 28)
Related violations: <none>

XDCH-2#86 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sma_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sma_led[*]}}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 28)
Related violations: <none>

XDCH-2#87 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sma_out' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sma_out sma_out_en sma_term_en}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 43)
Related violations: <none>

XDCH-2#88 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sma_out_en' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sma_out sma_out_en sma_term_en}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 43)
Related violations: <none>

XDCH-2#89 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sma_term_en' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {sma_out sma_out_en sma_term_en}]
/home/chenxun/Documents/Project/corundum_with_host/src_Vivado/project_1.srcs/constrs_1/imports/xdc files/fpga_k35.xdc (Line: 43)
Related violations: <none>


