.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A */
.set A__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set A__0__MASK, 0x01
.set A__0__PC, CYREG_PRT3_PC0
.set A__0__PORT, 3
.set A__0__SHIFT, 0
.set A__AG, CYREG_PRT3_AG
.set A__AMUX, CYREG_PRT3_AMUX
.set A__BIE, CYREG_PRT3_BIE
.set A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set A__BYP, CYREG_PRT3_BYP
.set A__CTL, CYREG_PRT3_CTL
.set A__DM0, CYREG_PRT3_DM0
.set A__DM1, CYREG_PRT3_DM1
.set A__DM2, CYREG_PRT3_DM2
.set A__DR, CYREG_PRT3_DR
.set A__INP_DIS, CYREG_PRT3_INP_DIS
.set A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set A__LCD_EN, CYREG_PRT3_LCD_EN
.set A__MASK, 0x01
.set A__PORT, 3
.set A__PRT, CYREG_PRT3_PRT
.set A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set A__PS, CYREG_PRT3_PS
.set A__SHIFT, 0
.set A__SLW, CYREG_PRT3_SLW

/* B */
.set B__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set B__0__MASK, 0x02
.set B__0__PC, CYREG_PRT3_PC1
.set B__0__PORT, 3
.set B__0__SHIFT, 1
.set B__AG, CYREG_PRT3_AG
.set B__AMUX, CYREG_PRT3_AMUX
.set B__BIE, CYREG_PRT3_BIE
.set B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set B__BYP, CYREG_PRT3_BYP
.set B__CTL, CYREG_PRT3_CTL
.set B__DM0, CYREG_PRT3_DM0
.set B__DM1, CYREG_PRT3_DM1
.set B__DM2, CYREG_PRT3_DM2
.set B__DR, CYREG_PRT3_DR
.set B__INP_DIS, CYREG_PRT3_INP_DIS
.set B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set B__LCD_EN, CYREG_PRT3_LCD_EN
.set B__MASK, 0x02
.set B__PORT, 3
.set B__PRT, CYREG_PRT3_PRT
.set B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set B__PS, CYREG_PRT3_PS
.set B__SHIFT, 1
.set B__SLW, CYREG_PRT3_SLW

/* Red */
.set Red__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Red__0__MASK, 0x40
.set Red__0__PC, CYREG_PRT1_PC6
.set Red__0__PORT, 1
.set Red__0__SHIFT, 6
.set Red__AG, CYREG_PRT1_AG
.set Red__AMUX, CYREG_PRT1_AMUX
.set Red__BIE, CYREG_PRT1_BIE
.set Red__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Red__BYP, CYREG_PRT1_BYP
.set Red__CTL, CYREG_PRT1_CTL
.set Red__DM0, CYREG_PRT1_DM0
.set Red__DM1, CYREG_PRT1_DM1
.set Red__DM2, CYREG_PRT1_DM2
.set Red__DR, CYREG_PRT1_DR
.set Red__INP_DIS, CYREG_PRT1_INP_DIS
.set Red__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Red__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Red__LCD_EN, CYREG_PRT1_LCD_EN
.set Red__MASK, 0x40
.set Red__PORT, 1
.set Red__PRT, CYREG_PRT1_PRT
.set Red__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Red__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Red__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Red__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Red__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Red__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Red__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Red__PS, CYREG_PRT1_PS
.set Red__SHIFT, 6
.set Red__SLW, CYREG_PRT1_SLW

/* Blue */
.set Blue__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Blue__0__MASK, 0x04
.set Blue__0__PC, CYREG_PRT1_PC2
.set Blue__0__PORT, 1
.set Blue__0__SHIFT, 2
.set Blue__AG, CYREG_PRT1_AG
.set Blue__AMUX, CYREG_PRT1_AMUX
.set Blue__BIE, CYREG_PRT1_BIE
.set Blue__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Blue__BYP, CYREG_PRT1_BYP
.set Blue__CTL, CYREG_PRT1_CTL
.set Blue__DM0, CYREG_PRT1_DM0
.set Blue__DM1, CYREG_PRT1_DM1
.set Blue__DM2, CYREG_PRT1_DM2
.set Blue__DR, CYREG_PRT1_DR
.set Blue__INP_DIS, CYREG_PRT1_INP_DIS
.set Blue__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Blue__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Blue__LCD_EN, CYREG_PRT1_LCD_EN
.set Blue__MASK, 0x04
.set Blue__PORT, 1
.set Blue__PRT, CYREG_PRT1_PRT
.set Blue__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Blue__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Blue__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Blue__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Blue__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Blue__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Blue__PS, CYREG_PRT1_PS
.set Blue__SHIFT, 2
.set Blue__SLW, CYREG_PRT1_SLW

/* DMA_1 */
.set DMA_1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_1__DRQ_NUMBER, 0
.set DMA_1__NUMBEROF_TDS, 0
.set DMA_1__PRIORITY, 2
.set DMA_1__TERMIN_EN, 0
.set DMA_1__TERMIN_SEL, 0
.set DMA_1__TERMOUT0_EN, 0
.set DMA_1__TERMOUT0_SEL, 0
.set DMA_1__TERMOUT1_EN, 0
.set DMA_1__TERMOUT1_SEL, 0

/* Green */
.set Green__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Green__0__MASK, 0x10
.set Green__0__PC, CYREG_PRT1_PC4
.set Green__0__PORT, 1
.set Green__0__SHIFT, 4
.set Green__AG, CYREG_PRT1_AG
.set Green__AMUX, CYREG_PRT1_AMUX
.set Green__BIE, CYREG_PRT1_BIE
.set Green__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Green__BYP, CYREG_PRT1_BYP
.set Green__CTL, CYREG_PRT1_CTL
.set Green__DM0, CYREG_PRT1_DM0
.set Green__DM1, CYREG_PRT1_DM1
.set Green__DM2, CYREG_PRT1_DM2
.set Green__DR, CYREG_PRT1_DR
.set Green__INP_DIS, CYREG_PRT1_INP_DIS
.set Green__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Green__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Green__LCD_EN, CYREG_PRT1_LCD_EN
.set Green__MASK, 0x10
.set Green__PORT, 1
.set Green__PRT, CYREG_PRT1_PRT
.set Green__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Green__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Green__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Green__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Green__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Green__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Green__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Green__PS, CYREG_PRT1_PS
.set Green__SHIFT, 4
.set Green__SLW, CYREG_PRT1_SLW

/* h_sync */
.set h_sync__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set h_sync__0__MASK, 0x80
.set h_sync__0__PC, CYREG_PRT1_PC7
.set h_sync__0__PORT, 1
.set h_sync__0__SHIFT, 7
.set h_sync__AG, CYREG_PRT1_AG
.set h_sync__AMUX, CYREG_PRT1_AMUX
.set h_sync__BIE, CYREG_PRT1_BIE
.set h_sync__BIT_MASK, CYREG_PRT1_BIT_MASK
.set h_sync__BYP, CYREG_PRT1_BYP
.set h_sync__CTL, CYREG_PRT1_CTL
.set h_sync__DM0, CYREG_PRT1_DM0
.set h_sync__DM1, CYREG_PRT1_DM1
.set h_sync__DM2, CYREG_PRT1_DM2
.set h_sync__DR, CYREG_PRT1_DR
.set h_sync__INP_DIS, CYREG_PRT1_INP_DIS
.set h_sync__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set h_sync__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set h_sync__LCD_EN, CYREG_PRT1_LCD_EN
.set h_sync__MASK, 0x80
.set h_sync__PORT, 1
.set h_sync__PRT, CYREG_PRT1_PRT
.set h_sync__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set h_sync__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set h_sync__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set h_sync__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set h_sync__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set h_sync__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set h_sync__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set h_sync__PS, CYREG_PRT1_PS
.set h_sync__SHIFT, 7
.set h_sync__SLW, CYREG_PRT1_SLW

/* v_sync */
.set v_sync__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set v_sync__0__MASK, 0x20
.set v_sync__0__PC, CYREG_PRT1_PC5
.set v_sync__0__PORT, 1
.set v_sync__0__SHIFT, 5
.set v_sync__AG, CYREG_PRT1_AG
.set v_sync__AMUX, CYREG_PRT1_AMUX
.set v_sync__BIE, CYREG_PRT1_BIE
.set v_sync__BIT_MASK, CYREG_PRT1_BIT_MASK
.set v_sync__BYP, CYREG_PRT1_BYP
.set v_sync__CTL, CYREG_PRT1_CTL
.set v_sync__DM0, CYREG_PRT1_DM0
.set v_sync__DM1, CYREG_PRT1_DM1
.set v_sync__DM2, CYREG_PRT1_DM2
.set v_sync__DR, CYREG_PRT1_DR
.set v_sync__INP_DIS, CYREG_PRT1_INP_DIS
.set v_sync__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set v_sync__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set v_sync__LCD_EN, CYREG_PRT1_LCD_EN
.set v_sync__MASK, 0x20
.set v_sync__PORT, 1
.set v_sync__PRT, CYREG_PRT1_PRT
.set v_sync__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set v_sync__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set v_sync__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set v_sync__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set v_sync__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set v_sync__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set v_sync__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set v_sync__PS, CYREG_PRT1_PS
.set v_sync__SHIFT, 5
.set v_sync__SLW, CYREG_PRT1_SLW

/* CLK_PIN */
.set CLK_PIN__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set CLK_PIN__0__MASK, 0x10
.set CLK_PIN__0__PC, CYREG_PRT2_PC4
.set CLK_PIN__0__PORT, 2
.set CLK_PIN__0__SHIFT, 4
.set CLK_PIN__AG, CYREG_PRT2_AG
.set CLK_PIN__AMUX, CYREG_PRT2_AMUX
.set CLK_PIN__BIE, CYREG_PRT2_BIE
.set CLK_PIN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CLK_PIN__BYP, CYREG_PRT2_BYP
.set CLK_PIN__CTL, CYREG_PRT2_CTL
.set CLK_PIN__DM0, CYREG_PRT2_DM0
.set CLK_PIN__DM1, CYREG_PRT2_DM1
.set CLK_PIN__DM2, CYREG_PRT2_DM2
.set CLK_PIN__DR, CYREG_PRT2_DR
.set CLK_PIN__INP_DIS, CYREG_PRT2_INP_DIS
.set CLK_PIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CLK_PIN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CLK_PIN__LCD_EN, CYREG_PRT2_LCD_EN
.set CLK_PIN__MASK, 0x10
.set CLK_PIN__PORT, 2
.set CLK_PIN__PRT, CYREG_PRT2_PRT
.set CLK_PIN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CLK_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CLK_PIN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CLK_PIN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CLK_PIN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CLK_PIN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CLK_PIN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CLK_PIN__PS, CYREG_PRT2_PS
.set CLK_PIN__SHIFT, 4
.set CLK_PIN__SLW, CYREG_PRT2_SLW

/* Speaker */
.set Speaker__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Speaker__0__MASK, 0x01
.set Speaker__0__PC, CYREG_PRT0_PC0
.set Speaker__0__PORT, 0
.set Speaker__0__SHIFT, 0
.set Speaker__AG, CYREG_PRT0_AG
.set Speaker__AMUX, CYREG_PRT0_AMUX
.set Speaker__BIE, CYREG_PRT0_BIE
.set Speaker__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Speaker__BYP, CYREG_PRT0_BYP
.set Speaker__CTL, CYREG_PRT0_CTL
.set Speaker__DM0, CYREG_PRT0_DM0
.set Speaker__DM1, CYREG_PRT0_DM1
.set Speaker__DM2, CYREG_PRT0_DM2
.set Speaker__DR, CYREG_PRT0_DR
.set Speaker__INP_DIS, CYREG_PRT0_INP_DIS
.set Speaker__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Speaker__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Speaker__LCD_EN, CYREG_PRT0_LCD_EN
.set Speaker__MASK, 0x01
.set Speaker__PORT, 0
.set Speaker__PRT, CYREG_PRT0_PRT
.set Speaker__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Speaker__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Speaker__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Speaker__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Speaker__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Speaker__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Speaker__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Speaker__PS, CYREG_PRT0_PS
.set Speaker__SHIFT, 0
.set Speaker__SLW, CYREG_PRT0_SLW

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC2_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC2_TST

/* Line_Int */
.set Line_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Line_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Line_Int__INTC_MASK, 0x01
.set Line_Int__INTC_NUMBER, 0
.set Line_Int__INTC_PRIOR_NUM, 7
.set Line_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Line_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Line_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* GameTimer_TimerUDB */
.set GameTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set GameTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set GameTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set GameTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set GameTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set GameTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set GameTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set GameTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set GameTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set GameTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set GameTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set GameTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set GameTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set GameTimer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set GameTimer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set GameTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set GameTimer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set GameTimer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set GameTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set GameTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set GameTimer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set GameTimer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set GameTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set GameTimer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set GameTimer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set GameTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set GameTimer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set GameTimer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set GameTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set GameTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set GameTimer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set GameTimer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set GameTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set GameTimer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set GameTimer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set GameTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set GameTimer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set GameTimer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set GameTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set GameTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set GameTimer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set GameTimer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB10_F1
.set GameTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set GameTimer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB11_A0
.set GameTimer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB11_A1
.set GameTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set GameTimer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB11_D0
.set GameTimer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB11_D1
.set GameTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set GameTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set GameTimer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB11_F0
.set GameTimer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB11_F1

/* Joystick_X */
.set Joystick_X__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Joystick_X__0__MASK, 0x08
.set Joystick_X__0__PC, CYREG_PRT3_PC3
.set Joystick_X__0__PORT, 3
.set Joystick_X__0__SHIFT, 3
.set Joystick_X__AG, CYREG_PRT3_AG
.set Joystick_X__AMUX, CYREG_PRT3_AMUX
.set Joystick_X__BIE, CYREG_PRT3_BIE
.set Joystick_X__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Joystick_X__BYP, CYREG_PRT3_BYP
.set Joystick_X__CTL, CYREG_PRT3_CTL
.set Joystick_X__DM0, CYREG_PRT3_DM0
.set Joystick_X__DM1, CYREG_PRT3_DM1
.set Joystick_X__DM2, CYREG_PRT3_DM2
.set Joystick_X__DR, CYREG_PRT3_DR
.set Joystick_X__INP_DIS, CYREG_PRT3_INP_DIS
.set Joystick_X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Joystick_X__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Joystick_X__LCD_EN, CYREG_PRT3_LCD_EN
.set Joystick_X__MASK, 0x08
.set Joystick_X__PORT, 3
.set Joystick_X__PRT, CYREG_PRT3_PRT
.set Joystick_X__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Joystick_X__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Joystick_X__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Joystick_X__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Joystick_X__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Joystick_X__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Joystick_X__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Joystick_X__PS, CYREG_PRT3_PS
.set Joystick_X__SHIFT, 3
.set Joystick_X__SLW, CYREG_PRT3_SLW

/* Joystick_Y */
.set Joystick_Y__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Joystick_Y__0__MASK, 0x04
.set Joystick_Y__0__PC, CYREG_PRT3_PC2
.set Joystick_Y__0__PORT, 3
.set Joystick_Y__0__SHIFT, 2
.set Joystick_Y__AG, CYREG_PRT3_AG
.set Joystick_Y__AMUX, CYREG_PRT3_AMUX
.set Joystick_Y__BIE, CYREG_PRT3_BIE
.set Joystick_Y__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Joystick_Y__BYP, CYREG_PRT3_BYP
.set Joystick_Y__CTL, CYREG_PRT3_CTL
.set Joystick_Y__DM0, CYREG_PRT3_DM0
.set Joystick_Y__DM1, CYREG_PRT3_DM1
.set Joystick_Y__DM2, CYREG_PRT3_DM2
.set Joystick_Y__DR, CYREG_PRT3_DR
.set Joystick_Y__INP_DIS, CYREG_PRT3_INP_DIS
.set Joystick_Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Joystick_Y__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Joystick_Y__LCD_EN, CYREG_PRT3_LCD_EN
.set Joystick_Y__MASK, 0x04
.set Joystick_Y__PORT, 3
.set Joystick_Y__PRT, CYREG_PRT3_PRT
.set Joystick_Y__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Joystick_Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Joystick_Y__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Joystick_Y__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Joystick_Y__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Joystick_Y__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Joystick_Y__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Joystick_Y__PS, CYREG_PRT3_PS
.set Joystick_Y__SHIFT, 2
.set Joystick_Y__SLW, CYREG_PRT3_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB02_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB04_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB04_ST

/* ADC_SAR_Seq_1_FinalBuf */
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_1_IntClock */
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x01
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x02
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x02

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x04
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 2
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_TempBuf */
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 2
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 2
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000007
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
