Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Tue Oct 25 09:46:27 2022


Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)


Number of unique control sets : 1
  CLK(nt_sys_clk), C(~nt_ena)                      : 19


Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 19

Number of DFF:CP Signals : 1
  ~nt_ena(from GTP_INV:Z)                          : 19

Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name               | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_1port_ram                   | 20      | 19     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 25     | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_ram_1port                  | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_spram_ram_1port     | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram_rw                     | 20      | 19     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared                21           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz     440.723 MHz         20.000          2.269         17.731
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.731       0.000              0             39
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.972       0.000              0             39
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0             21
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[5]/CLK (GTP_DFF_C)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CEB (GTP_DRM9K)
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       u_ram_rw/rw_cnt[5]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.665       5.012         u_ram_rw/rw_cnt [5]
                                                                                   u_ram_rw/N4/I1 (GTP_LUT2)
                                   td                    0.174       5.186 f       u_ram_rw/N4/Z (GTP_LUT2)
                                   net (fanout=3)        0.000       5.186         nt_wea           
                                                                                   u_ram_1port/U_ipml_spram_ram_1port/N28/I (GTP_INV)
                                   td                    0.000       5.186 r       u_ram_1port/U_ipml_spram_ram_1port/N28/Z (GTP_INV)
                                   net (fanout=1)        0.981       6.167         u_ram_1port/U_ipml_spram_ram_1port/clk_en_b
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CEB (GTP_DRM9K)

 Data arrival time                                                   6.167         Logic Levels: 2  
                                                                                   Logic: 0.499ns(23.263%), Route: 1.646ns(76.737%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811      24.022         nt_sys_clk       
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.074      23.898                          

 Data required time                                                 23.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.898                          
 Data arrival time                                                   6.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.731                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[5]/CLK (GTP_DFF_C)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/WEA (GTP_DRM9K)
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       u_ram_rw/rw_cnt[5]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.665       5.012         u_ram_rw/rw_cnt [5]
                                                                                   u_ram_rw/N4/I1 (GTP_LUT2)
                                   td                    0.174       5.186 f       u_ram_rw/N4/Z (GTP_LUT2)
                                   net (fanout=3)        0.981       6.167         nt_wea           
                                                                           f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/WEA (GTP_DRM9K)

 Data arrival time                                                   6.167         Logic Levels: 1  
                                                                                   Logic: 0.499ns(23.263%), Route: 1.646ns(76.737%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811      24.022         nt_sys_clk       
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.007      23.965                          

 Data required time                                                 23.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.965                          
 Data arrival time                                                   6.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[5]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/ram_wr_data[7]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       u_ram_rw/rw_cnt[5]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.665       5.012         u_ram_rw/rw_cnt [5]
                                                                                   u_ram_rw/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.266       5.278 r       u_ram_rw/N22_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.278         u_ram_rw/_N29    
                                                                                   u_ram_rw/N22_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.310 r       u_ram_rw/N22_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.310         u_ram_rw/_N30    
                                                                                   u_ram_rw/N22_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.342 r       u_ram_rw/N22_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.342         u_ram_rw/_N31    
                                                                                   u_ram_rw/N22_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.374 r       u_ram_rw/N22_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.374         u_ram_rw/_N32    
                                                                                   u_ram_rw/N22_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.406 r       u_ram_rw/N22_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.406         u_ram_rw/_N33    
                                                                                   u_ram_rw/N22_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.438 r       u_ram_rw/N22_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.438         u_ram_rw/_N34    
                                                                                   u_ram_rw/N22_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.654 f       u_ram_rw/N22_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.654         u_ram_rw/N40 [7] 
                                                                           f       u_ram_rw/ram_wr_data[7]/D (GTP_DFF_C)

 Data arrival time                                                   5.654         Logic Levels: 7  
                                                                                   Logic: 0.967ns(59.252%), Route: 0.665ns(40.748%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811      24.022         nt_sys_clk       
                                                                           r       u_ram_rw/ram_wr_data[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                   5.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/rw_cnt[3]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       u_ram_rw/rw_cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       4.746         u_ram_rw/rw_cnt [3]
                                                                                   u_ram_rw/N13_1_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.027 f       u_ram_rw/N13_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.027         u_ram_rw/N13 [3] 
                                                                           f       u_ram_rw/rw_cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.027         Logic Levels: 1  
                                                                                   Logic: 0.598ns(59.502%), Route: 0.407ns(40.498%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   5.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[4]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/rw_cnt[4]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[4]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       u_ram_rw/rw_cnt[4]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       4.746         u_ram_rw/rw_cnt [4]
                                                                                   u_ram_rw/N13_1_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.027 f       u_ram_rw/N13_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.027         u_ram_rw/N13 [4] 
                                                                           f       u_ram_rw/rw_cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   5.027         Logic Levels: 1  
                                                                                   Logic: 0.598ns(59.502%), Route: 0.407ns(40.498%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   5.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram_rw/rw_cnt[0]/D (GTP_DFF_C)
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       u_ram_rw/rw_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       4.869         u_ram_rw/rw_cnt [0]
                                                                                   u_ram_rw/rw_cnt[5:0]_inv/I0 (GTP_LUT1)
                                   td                    0.164       5.033 r       u_ram_rw/rw_cnt[5:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.033         u_ram_rw/rw_cnt[0]_inv
                                                                           r       u_ram_rw/rw_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.033         Logic Levels: 1  
                                                                                   Logic: 0.481ns(47.577%), Route: 0.530ns(52.423%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_rw/rw_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.023       4.045                          

 Data required time                                                  4.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.045                          
 Data arrival time                                                   5.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : douta[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.085 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.792       6.877         nt_douta[0]      
                                                                                   douta_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       9.286 f       douta_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.286         douta[0]         
 douta[0]                                                                  f       douta[0] (port)  

 Data arrival time                                                   9.286         Logic Levels: 1  
                                                                                   Logic: 4.472ns(84.954%), Route: 0.792ns(15.046%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : douta[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.085 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.792       6.877         nt_douta[1]      
                                                                                   douta_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       9.286 f       douta_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.286         douta[1]         
 douta[1]                                                                  f       douta[1] (port)  

 Data arrival time                                                   9.286         Logic Levels: 1  
                                                                                   Logic: 4.472ns(84.954%), Route: 0.792ns(15.046%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
Endpoint    : douta[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=21)       2.811       4.022         nt_sys_clk       
                                                                           r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)

                                   tco                   2.063       6.085 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=1)        0.792       6.877         nt_douta[2]      
                                                                                   douta_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.409       9.286 f       douta_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.286         douta[2]         
 douta[2]                                                                  f       douta[2] (port)  

 Data arrival time                                                   9.286         Logic Levels: 1  
                                                                                   Logic: 4.472ns(84.954%), Route: 0.792ns(15.046%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       1.211         nt_ena           
                                                                                   N1/I (GTP_INV)   
                                   td                    0.000       1.211 f       N1/Z (GTP_INV)   
                                   net (fanout=21)       1.105       2.316         N1               
                                                                           f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   2.316         Logic Levels: 2  
                                                                                   Logic: 1.211ns(52.288%), Route: 1.105ns(47.712%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       1.211         nt_ena           
                                                                                   N1/I (GTP_INV)   
                                   td                    0.000       1.211 f       N1/Z (GTP_INV)   
                                   net (fanout=21)       1.105       2.316         N1               
                                                                           f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   2.316         Logic Levels: 2  
                                                                                   Logic: 1.211ns(52.288%), Route: 1.105ns(47.712%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_addr[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       1.211         nt_ena           
                                                                                   N1/I (GTP_INV)   
                                   td                    0.000       1.211 f       N1/Z (GTP_INV)   
                                   net (fanout=21)       1.204       2.415         N1               
                                                                           f       u_ram_rw/ram_addr[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.415         Logic Levels: 2  
                                                                                   Logic: 1.211ns(50.145%), Route: 1.204ns(49.855%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 9.102       10.000          0.898           High Pulse Width                          u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/compile/ip_1port_ram_comp.adf       
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/ip_1port_ram.fdc                    
| Output     | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/synthesize/ip_1port_ram_syn.adf     
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/synthesize/ip_1port_ram_syn.vm      
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_1port_ram/prj/synthesize/ip_1port_ram.snr         
+-----------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {E:/PDS_2022.1/Pango/PDS_2022.1/syn/bin/synplify_pro.exe} -selected_syn_tool_opt 2 
Peak memory: 200,785,920 bytes
Total CPU  time to synthesize completion : 2.031 sec
Process Total CPU  time to synthesize completion : 2.031 sec
Total real time to synthesize completion : 4.000 sec
