{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647512805946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647512805947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 11:26:45 2022 " "Processing started: Thu Mar 17 11:26:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647512805947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647512805947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647512805947 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647512806458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_tester-multi_tester_impl " "Found design unit 1: multi_tester-multi_tester_impl" {  } { { "multi_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/multi_tester.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807026 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_tester " "Found entity 1: multi_tester" {  } { { "multi_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/multi_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-multi_impl " "Found design unit 1: multi-multi_impl" {  } { { "multi.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/multi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807031 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/multi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div.vhd 4 1 " "Found 4 design units, including 1 entities, in source file shift_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div-shift_left_one " "Found design unit 1: shift_div-shift_left_one" {  } { { "shift_div.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807034 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 shift_div-shift_right_two " "Found design unit 2: shift_div-shift_right_two" {  } { { "shift_div.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807034 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shift_div-rotate_three " "Found design unit 3: shift_div-rotate_three" {  } { { "shift_div.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807034 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div " "Found entity 1: shift_div" {  } { { "shift_div.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/shift_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester_carry-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester_carry-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester_carry.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester_carry.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807038 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester_carry " "Found entity 1: four_bit_adder_tester_carry" {  } { { "four_bit_adder_tester_carry.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester_carry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_carry.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_carry-unsigned_impl " "Found design unit 1: four_bit_adder_carry-unsigned_impl" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807041 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_carry-signed_impl " "Found design unit 2: four_bit_adder_carry-signed_impl" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807041 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_carry " "Found entity 1: four_bit_adder_carry" {  } { { "four_bit_adder_carry.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_carry.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simulering.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_simulering.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simulering-four_bit_adder_simulering_impl " "Found design unit 1: four_bit_adder_simulering-four_bit_adder_simulering_impl" {  } { { "four_bit_adder_simulering.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_simulering.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807045 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simulering " "Found entity 1: four_bit_adder_simulering" {  } { { "four_bit_adder_simulering.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_simulering.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807049 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester " "Found entity 1: four_bit_adder_tester" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_simple.vhd 3 1 " "Found 3 design units, including 1 entities, in source file four_bit_adder_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_simple-unsigned_impl " "Found design unit 1: four_bit_adder_simple-unsigned_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807053 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four_bit_adder_simple-signed_impl " "Found design unit 2: four_bit_adder_simple-signed_impl" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807053 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_simple " "Found entity 1: four_bit_adder_simple" {  } { { "four_bit_adder_simple.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/four_bit_adder_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fba_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fba_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fba_test-four_bit_adder_tester_impl " "Found design unit 1: fba_test-four_bit_adder_tester_impl" {  } { { "fba_test.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/fba_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807059 ""} { "Info" "ISGN_ENTITY_NAME" "1 fba_test " "Found entity 1: fba_test" {  } { { "fba_test.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/fba_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_div_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_div_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_div_tester-shift_div_tester_impl " "Found design unit 1: shift_div_tester-shift_div_tester_impl" {  } { { "shift_div_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/shift_div_tester.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807062 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_div_tester " "Found entity 1: shift_div_tester" {  } { { "shift_div_tester.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/shift_div_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi_tester " "Elaborating entity \"multi_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647512807115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multi multi:mut A:multi_impl " "Elaborating entity \"multi\" using architecture \"A:multi_impl\" for hierarchy \"multi:mut\"" {  } { { "multi_tester.vhd" "mut" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/multi_tester.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807165 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multi:mut\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multi:mut\|Mult0\"" {  } { { "multi.vhd" "Mult0" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/multi.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647512807387 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1647512807387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multi:mut\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multi:mut\|lpm_mult:Mult0\"" {  } { { "multi.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/multi.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647512807650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multi:mut\|lpm_mult:Mult0 " "Instantiated megafunction \"multi:mut\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647512807662 ""}  } { { "multi.vhd" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/multi.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647512807662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/spott/OneDrive - Aarhus Universitet/Dokumenter/GitHub/DSD/exercise3_template_restored/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647512807774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647512807774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1647512808706 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647512808706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1647512808800 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1647512808800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1647512808800 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1647512808800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1647512808800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647512808848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 11:26:48 2022 " "Processing ended: Thu Mar 17 11:26:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647512808848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647512808848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647512808848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647512808848 ""}
