# TCL File Generated by Component Editor 21.1
# Sun May 08 14:33:06 BST 2022
# DO NOT MODIFY


# 
# axi4Slave7 "axi4Slave7" v1.0
#  2022.05.08.14:33:06
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module axi4Slave7
# 
set_module_property DESCRIPTION ""
set_module_property NAME axi4Slave7
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME axi4Slave7
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL axiSlave7_synth
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file axiSlave7_synth.v VERILOG PATH "C:/Users/nudy1/Desktop/Quartus Verilog/axiSlave7_synth.v" TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock CLK clk Input 1


# 
# connection point altera_axi4_slave
# 
add_interface altera_axi4_slave axi4 end
set_interface_property altera_axi4_slave associatedClock clock
set_interface_property altera_axi4_slave associatedReset reset_sink
set_interface_property altera_axi4_slave readAcceptanceCapability 1
set_interface_property altera_axi4_slave writeAcceptanceCapability 1
set_interface_property altera_axi4_slave combinedAcceptanceCapability 1
set_interface_property altera_axi4_slave readDataReorderingDepth 1
set_interface_property altera_axi4_slave bridgesToMaster ""
set_interface_property altera_axi4_slave ENABLED true
set_interface_property altera_axi4_slave EXPORT_OF ""
set_interface_property altera_axi4_slave PORT_NAME_MAP ""
set_interface_property altera_axi4_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi4_slave SVD_ADDRESS_GROUP ""

add_interface_port altera_axi4_slave araddr araddr Input 13
add_interface_port altera_axi4_slave arburst arburst Input 2
add_interface_port altera_axi4_slave arcache arcache Input 4
add_interface_port altera_axi4_slave arid arid Input 2
add_interface_port altera_axi4_slave arlen arlen Input 8
add_interface_port altera_axi4_slave arlock arlock Input 1
add_interface_port altera_axi4_slave arprot arprot Input 3
add_interface_port altera_axi4_slave arqos arqos Input 4
add_interface_port altera_axi4_slave arready arready Output 1
add_interface_port altera_axi4_slave arregion arregion Input 4
add_interface_port altera_axi4_slave arsize arsize Input 3
add_interface_port altera_axi4_slave arvalid arvalid Input 1
add_interface_port altera_axi4_slave awaddr awaddr Input 14
add_interface_port altera_axi4_slave awburst awburst Input 2
add_interface_port altera_axi4_slave awcache awcache Input 4
add_interface_port altera_axi4_slave awid awid Input 2
add_interface_port altera_axi4_slave awlen awlen Input 8
add_interface_port altera_axi4_slave awlock awlock Input 1
add_interface_port altera_axi4_slave awprot awprot Input 3
add_interface_port altera_axi4_slave awqos awqos Input 4
add_interface_port altera_axi4_slave awready awready Output 1
add_interface_port altera_axi4_slave awregion awregion Input 4
add_interface_port altera_axi4_slave awsize awsize Input 3
add_interface_port altera_axi4_slave awvalid awvalid Input 1
add_interface_port altera_axi4_slave bid bid Output 2
add_interface_port altera_axi4_slave bready bready Input 1
add_interface_port altera_axi4_slave bresp bresp Output 2
add_interface_port altera_axi4_slave bvalid bvalid Output 1
add_interface_port altera_axi4_slave rdata rdata Output 128
add_interface_port altera_axi4_slave rid rid Output 2
add_interface_port altera_axi4_slave rlast rlast Output 1
add_interface_port altera_axi4_slave rready rready Input 1
add_interface_port altera_axi4_slave rresp rresp Output 2
add_interface_port altera_axi4_slave rvalid rvalid Output 1
add_interface_port altera_axi4_slave wdata wdata Input 128
add_interface_port altera_axi4_slave wlast wlast Input 1
add_interface_port altera_axi4_slave wready wready Output 1
add_interface_port altera_axi4_slave wstrb wstrb Input 16
add_interface_port altera_axi4_slave wvalid wvalid Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink RST_N reset_n Input 1

