0.7
2020.2
May  7 2023
15:10:42
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1738360990,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1738360990,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1738360990,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/csv_file_dump.svh,1738360990,verilog,,,,,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/dataflow_monitor.sv,1738360990,systemVerilog,/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_fifo_interface.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_process_interface.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/nodf_module_interface.svh,,/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/dump_file_agent.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/csv_file_dump.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/sample_agent.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/sample_manager.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/nodf_module_monitor.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_fifo_interface.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_fifo_monitor.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_process_interface.svh;/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_process_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_fifo_interface.svh,1738360990,verilog,,,,df_fifo_intf,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_fifo_monitor.svh,1738360990,verilog,,,,,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_process_interface.svh,1738360990,verilog,,,,df_process_intf,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/df_process_monitor.svh,1738360990,verilog,,,,,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/dump_file_agent.svh,1738360990,verilog,,,,,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/fifo_para.vh,1738360990,verilog,,,,,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.autotb.v,1738360990,systemVerilog,,,/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/fifo_para.vh,apatb_model_test_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.v,1738360950,systemVerilog,,,,model_test,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_entry_proc.v,1738360913,systemVerilog,,,,model_test_entry_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w1200_d3_A.v,1738360943,systemVerilog,,,,model_test_fifo_w1200_d3_A;model_test_fifo_w1200_d3_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w12_d2_S.v,1738360949,systemVerilog,,,,model_test_fifo_w12_d2_S;model_test_fifo_w12_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w4_d2_S.v,1738360947,systemVerilog,,,,model_test_fifo_w4_d2_S;model_test_fifo_w4_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_compute.v,1738360933,systemVerilog,,,,model_test_sparse_compute,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_input.v,1738360915,systemVerilog,,,,model_test_sparse_input,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_start_for_sparse_input_U0.v,1738360949,systemVerilog,,,,model_test_start_for_sparse_input_U0;model_test_start_for_sparse_input_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/nodf_module_interface.svh,1738360990,verilog,,,,nodf_module_intf,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/nodf_module_monitor.svh,1738360990,verilog,,,,,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/sample_agent.svh,1738360990,verilog,,,,,,,,,,,,
/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/sample_manager.svh,1738360990,verilog,,,,,,,,,,,,
