{
  "id": "CVE-2024-24853",
  "sourceIdentifier": "secure@intel.com",
  "published": "2024-08-14T14:15:21.380",
  "lastModified": "2024-08-14T17:49:14.177",
  "vulnStatus": "Awaiting Analysis",
  "descriptions": [
    {
      "lang": "en",
      "value": "Incorrect behavior order in transition between executive monitor and SMI transfer monitor (STM) in some Intel(R) Processor may allow a privileged user to potentially enable escalation of privilege via local access."
    }
  ],
  "metrics": {
    "cvssMetricV31": [
      {
        "source": "secure@intel.com",
        "type": "Secondary",
        "cvssData": {
          "version": "3.1",
          "vectorString": "CVSS:3.1/AV:L/AC:H/PR:H/UI:R/S:C/C:H/I:H/A:H",
          "attackVector": "LOCAL",
          "attackComplexity": "HIGH",
          "privilegesRequired": "HIGH",
          "userInteraction": "REQUIRED",
          "scope": "CHANGED",
          "confidentialityImpact": "HIGH",
          "integrityImpact": "HIGH",
          "availabilityImpact": "HIGH",
          "baseScore": 7.2,
          "baseSeverity": "HIGH"
        },
        "exploitabilityScore": 0.6,
        "impactScore": 6
      }
    ]
  },
  "weaknesses": [
    {
      "source": "secure@intel.com",
      "type": "Secondary",
      "description": [
        {
          "lang": "en",
          "value": "CWE-696"
        }
      ]
    }
  ],
  "references": [
    {
      "url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01083.html",
      "source": "secure@intel.com"
    }
  ]
}