.version 4.1

.kernel "_ZTS7imatrixIfLm32ELm32ELm16EE"

/// VISA Predefined Variables
// .decl V0 v_type=G v_name=%null
// .decl V1 v_type=G v_name=%thread_x
// .decl V2 v_type=G v_name=%thread_y
// .decl V3 v_type=G v_name=%group_id_x
// .decl V4 v_type=G v_name=%group_id_y
// .decl V5 v_type=G v_name=%group_id_z
// .decl V6 v_type=G v_name=%tsc
// .decl V7 v_type=G v_name=%r0
// .decl V8 v_type=G v_name=%arg
// .decl V9 v_type=G v_name=%retval
// .decl V10 v_type=G v_name=%sp
// .decl V11 v_type=G v_name=%fp
// .decl V12 v_type=G v_name=%hw_id
// .decl V13 v_type=G v_name=%sr0
// .decl V14 v_type=G v_name=%cr0
// .decl V15 v_type=G v_name=%ce0
// .decl V16 v_type=G v_name=%dbg0
// .decl V17 v_type=G v_name=%color
// .decl V18 v_type=G v_name=%impl_arg_buf_ptr
// .decl V19 v_type=G v_name=%local_id_buf_ptr
// .decl V20 v_type=G v_name=%msg0
// .decl T0 v_type=T v_name=%slm
// .decl T1 v_type=T v_name=T1
// .decl T2 v_type=T v_name=T2
// .decl T3 v_type=T v_name=TSS
// .decl T4 v_type=T v_name=%bss
// .decl T5 v_type=T v_name=%scratch

.decl R0 v_type=G type=d num_elts=8 align=hword
.decl R0_0 v_type=G type=d num_elts=8 align=hword alias=<%r0, 0>
.decl r0 v_type=G type=d num_elts=8 align=hword
.decl r0_0 v_type=G type=d num_elts=8 align=hword alias=<%r0, 0>
.decl payloadHeader v_type=G type=d num_elts=8 align=hword
.decl localSize v_type=G type=d num_elts=3 align=dword
.decl enqueuedLocalSize v_type=G type=d num_elts=3 align=dword
.decl localIdX v_type=G type=w num_elts=16 align=hword
.decl localIdY v_type=G type=w num_elts=16 align=hword
.decl localIdZ v_type=G type=w num_elts=16 align=hword
.decl privateBase v_type=G type=uq num_elts=1 align=qword
.decl const_reg_qword v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_0 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_1 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_2 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_3 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_4 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_5 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_6 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_7 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_8 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_9 v_type=G type=q num_elts=1 align=qword
.decl const_reg_qword_10 v_type=G type=q num_elts=1 align=qword
.decl bufferOffset v_type=G type=d num_elts=1 align=dword
.decl bufferOffset_0 v_type=G type=d num_elts=1 align=dword
.decl bufferOffset_1 v_type=G type=d num_elts=1 align=dword
.decl V0032 v_type=G type=uq num_elts=1 align=qword
.decl V0033 v_type=G type=uq num_elts=1 align=qword
.decl V0034 v_type=G type=uq num_elts=1 align=qword
.decl V0035 v_type=G type=q num_elts=1 align=qword
.decl S0 v_type=S num_elts=1 v_name=S000
.decl T6 v_type=T num_elts=1 v_name=T006
.input localIdX offset=32 size=32
.input localIdY offset=64 size=32
.input localIdZ offset=96 size=32
.input payloadHeader offset=128 size=32
.input V0032 offset=160 size=8
.input V0033 offset=168 size=8
.input V0034 offset=176 size=8
.input V0035 offset=184 size=8
.input const_reg_qword offset=192 size=8
.input const_reg_qword_0 offset=200 size=8
.input const_reg_qword_1 offset=208 size=8
.input const_reg_qword_2 offset=216 size=8
.input const_reg_qword_3 offset=224 size=8
.input const_reg_qword_4 offset=232 size=8
.input const_reg_qword_5 offset=240 size=8
.input const_reg_qword_6 offset=248 size=8
.input const_reg_qword_7 offset=256 size=8
.input const_reg_qword_8 offset=264 size=8
.input const_reg_qword_9 offset=272 size=8
.input const_reg_qword_10 offset=280 size=8
.input privateBase offset=288 size=8
.input localSize offset=296 size=12
.input enqueuedLocalSize offset=308 size=12
.kernel_attr Target="3d"
.kernel_attr SimdSize=8
.kernel_attr PerThreadInputSize=96    

.function "_main_0"
_main_0:
    or (M1_NM, 1) %cr0(0,0)<1> %cr0(0,0)<0;1,0> 0x4c0:ud                         /// $1

__ZTS7imatrixIfLm32ELm32ELm16EE_001___crit_edge98_12:
    ret (M1, 1)                                                                  /// $3

__ZTS7imatrixIfLm32ELm32ELm16EE_002___crit_edge9:

//Platform: DG2
//Build option: "-emitLocation -wideMulMadOpsEn -enableCoalesceScalarMoves -enablePreemption -hasRNEandDenorm -noStitchExternFunc -useInlineData -emitCrossThreadOffR0Reloc -linker 63 -abortOnSpill 4 -enableBundleCR 3 -freqBasedSpillCost 8 -freqBasedSpillCostFunc 1 -boundsChecking -presched-ctrl 22 -presched-rp 100 -nodpsendreorder -SBIDDepLoc -output -binary -dumpcommonisa -dumpcombinedcisa -dumpvisa -printHexFloatInAsm -LSCBackupMode -hasNoInt64Add -waClearHDCWrite -cloneEvaluateSampleInst -LSCFenceWA "