# Final Report - Veerababu.T (Veeru819)
## Level1 Design1 - Multiplexer
    In the given Mutiplexer verilog code they declared 31 inputs and 1 output.They wrote verilog code using behavioural modelling and using case statement.In the Case statement didn't assigned the output of 31st input (5,b11110: out=inp30;) that is the bug i have observed in the given code.I have tested the mux.v code using test_mux.py having test code in python.
