============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/TD/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     sean
   Run Date =   Thu Nov  6 13:06:31 2025

   Run on =     LAPTOP-18IJM237
============================================================
RUN-1002 : start command "import_device ph1_180.db -package PH1A180SFG676 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  P7/L8/N8/R6/R7  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_180.db -package PH1A180SFG676 -speed 2" in  5.243858s wall, 3.328125s user + 0.218750s system = 3.546875s CPU (67.6%)

RUN-1004 : used memory is 1194 MB, reserved memory is 1195 MB, peak memory is 1194 MB
RUN-1002 : start command "open_project imx_face_udp.prj"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-5007 WARNING: block identifier is required on this block in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-1007 : back to file '../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v' in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(1)
HDL-1007 : analyze verilog file ../../al_ip/Soft_FIFO_0/Soft_FIFO_0.v
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_awb_delay_signal.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/blk_mem_gen_awb_delay_signal.v(91)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_zhenghe.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/blk_mem_gen_zhenghe.v(91)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v
HDL-1007 : undeclared symbol 'dfi_act_n', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(970)
HDL-1007 : undeclared symbol 'dfi_bg', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(974)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-1007 : back to file '../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1097)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(830)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(831)
HDL-1007 : back to file '../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5148)
HDL-1007 : undeclared symbol 'user_ram_rd_data', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10597)
HDL-1007 : undeclared symbol 'user_clk0', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11187)
HDL-1007 : undeclared symbol 'user_clk1', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11188)
HDL-1007 : undeclared symbol 'user_clk2', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11189)
HDL-1007 : undeclared symbol 'user_clk3', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11190)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open0', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11408)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open1', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11417)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open2', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11418)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open10', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11419)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open9', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11419)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open8', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11419)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open7', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11419)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open6', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11419)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open5', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11419)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open4', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11419)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open3', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11419)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open19', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11421)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open17', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11421)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open15', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11421)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open13', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11421)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open20', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11422)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open18', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11422)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open16', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11422)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open14', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11422)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open12', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11422)
HDL-1007 : undeclared symbol 'ph1_logic_pll0_open11', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11422)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open0', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11553)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open1', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11562)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open2', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11563)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open10', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11564)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open9', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11564)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open8', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11564)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open7', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11564)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open6', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11564)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open5', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11564)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open4', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11564)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open3', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11564)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open20', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11566)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open18', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11566)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open16', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11566)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open21', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11567)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open19', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11567)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open17', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11567)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open15', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11567)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open14', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11567)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open13', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11567)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open12', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11567)
HDL-1007 : undeclared symbol 'ph1_logic_pll1_open11', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11567)
HDL-1007 : undeclared symbol 'phy2hctrl_dti_upp', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12239)
HDL-1007 : undeclared symbol 'phy2hctrl_dti_low', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12240)
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21615)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/alip/pll.v
HDL-1007 : undeclared symbol 'pll_open0', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(135)
HDL-1007 : undeclared symbol 'pll_open1', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(144)
HDL-1007 : undeclared symbol 'pll_open2', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(145)
HDL-1007 : undeclared symbol 'pll_open10', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(146)
HDL-1007 : undeclared symbol 'pll_open9', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(146)
HDL-1007 : undeclared symbol 'pll_open8', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(146)
HDL-1007 : undeclared symbol 'pll_open7', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(146)
HDL-1007 : undeclared symbol 'pll_open6', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(146)
HDL-1007 : undeclared symbol 'pll_open5', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(146)
HDL-1007 : undeclared symbol 'pll_open4', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(146)
HDL-1007 : undeclared symbol 'pll_open3', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(146)
HDL-1007 : undeclared symbol 'pll_open20', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(148)
HDL-1007 : undeclared symbol 'pll_open18', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(148)
HDL-1007 : undeclared symbol 'pll_open16', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(148)
HDL-1007 : undeclared symbol 'pll_open21', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(149)
HDL-1007 : undeclared symbol 'pll_open19', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(149)
HDL-1007 : undeclared symbol 'pll_open17', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(149)
HDL-1007 : undeclared symbol 'pll_open15', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(149)
HDL-1007 : undeclared symbol 'pll_open14', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(149)
HDL-1007 : undeclared symbol 'pll_open13', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(149)
HDL-1007 : undeclared symbol 'pll_open12', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(149)
HDL-1007 : undeclared symbol 'pll_open11', assumed default net type 'wire' in ../../uisrc/03_ip/alip/pll.v(149)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(2729)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(2811)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(3783)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(3872)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(4854)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(4950)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(5948)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(6051)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(7065)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(7175)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(8205)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(8322)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(9368)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(9492)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(10548)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(10679)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(11751)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(11889)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(12977)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(13122)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(15070)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(15222)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(16342)
HDL-1007 : undeclared symbol 'open_n71', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(16501)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(17631)
HDL-1007 : undeclared symbol 'open_n77', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(17797)
HDL-1007 : undeclared symbol 'open_n80', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(18943)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(19116)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(20278)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(20458)
HDL-1007 : undeclared symbol 'open_n92', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(21636)
HDL-1007 : undeclared symbol 'open_n95', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(21823)
HDL-1007 : undeclared symbol 'open_n98', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(23017)
HDL-1007 : undeclared symbol 'open_n101', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(23211)
HDL-1007 : undeclared symbol 'open_n104', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(24415)
HDL-1007 : undeclared symbol 'open_n107', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(24616)
HDL-1007 : undeclared symbol 'open_n110', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(25836)
HDL-1007 : undeclared symbol 'open_n113', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(26044)
HDL-1007 : undeclared symbol 'open_n116', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(27280)
HDL-1007 : undeclared symbol 'open_n119', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(27495)
HDL-1007 : undeclared symbol 'open_n122', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(29638)
HDL-1007 : undeclared symbol 'open_n125', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(29860)
HDL-1007 : undeclared symbol 'open_n128', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(31128)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(31359)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(32637)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(32868)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(32875)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(34153)
HDL-1007 : undeclared symbol 'open_n138', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(34384)
HDL-1007 : undeclared symbol 'open_n139', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(34391)
HDL-1007 : undeclared symbol 'open_n142', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(35669)
HDL-1007 : undeclared symbol 'open_n143', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(35900)
HDL-1007 : undeclared symbol 'open_n144', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(35907)
HDL-1007 : undeclared symbol 'open_n147', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(37185)
HDL-1007 : undeclared symbol 'open_n148', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(37416)
HDL-1007 : undeclared symbol 'open_n149', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(37423)
HDL-1007 : undeclared symbol 'open_n152', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(38701)
HDL-1007 : undeclared symbol 'open_n153', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(38932)
HDL-1007 : undeclared symbol 'open_n154', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(38939)
HDL-1007 : undeclared symbol 'open_n157', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(40217)
HDL-1007 : undeclared symbol 'open_n158', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(40448)
HDL-1007 : undeclared symbol 'open_n159', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(40455)
HDL-1007 : undeclared symbol 'open_n162', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(41733)
HDL-1007 : undeclared symbol 'open_n163', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(41964)
HDL-1007 : undeclared symbol 'open_n164', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(41971)
HDL-1007 : undeclared symbol 'open_n167', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(43249)
HDL-1007 : undeclared symbol 'open_n168', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(43480)
HDL-1007 : undeclared symbol 'open_n169', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(43487)
HDL-1007 : undeclared symbol 'open_n172', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(45678)
HDL-1007 : undeclared symbol 'open_n173', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(45909)
HDL-1007 : undeclared symbol 'open_n174', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(45916)
HDL-1007 : undeclared symbol 'open_n177', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(47194)
HDL-1007 : undeclared symbol 'open_n178', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(47425)
HDL-1007 : undeclared symbol 'open_n179', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(47432)
HDL-1007 : undeclared symbol 'open_n182', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(48710)
HDL-1007 : undeclared symbol 'open_n183', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(48941)
HDL-1007 : undeclared symbol 'open_n184', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(48948)
HDL-1007 : undeclared symbol 'open_n187', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(50226)
HDL-1007 : undeclared symbol 'open_n188', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(50457)
HDL-1007 : undeclared symbol 'open_n189', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(50464)
HDL-1007 : undeclared symbol 'open_n192', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(51742)
HDL-1007 : undeclared symbol 'open_n193', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(51973)
HDL-1007 : undeclared symbol 'open_n194', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(51980)
HDL-1007 : undeclared symbol 'open_n197', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(53258)
HDL-1007 : undeclared symbol 'open_n198', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(53489)
HDL-1007 : undeclared symbol 'open_n199', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(53496)
HDL-1007 : undeclared symbol 'open_n202', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(54774)
HDL-1007 : undeclared symbol 'open_n203', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(55005)
HDL-1007 : undeclared symbol 'open_n204', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(55012)
HDL-1007 : undeclared symbol 'open_n207', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(57048)
HDL-1007 : undeclared symbol 'open_n208', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(57167)
HDL-1007 : undeclared symbol 'open_n209', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(57174)
HDL-1007 : undeclared symbol 'open_n212', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(58460)
HDL-1007 : undeclared symbol 'open_n215', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(58507)
HDL-1007 : undeclared symbol 'open_n218', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(59405)
HDL-1007 : undeclared symbol 'open_n221', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(59459)
HDL-1007 : undeclared symbol 'open_n224', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(60367)
HDL-1007 : undeclared symbol 'open_n227', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(60428)
HDL-1007 : undeclared symbol 'open_n230', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(61352)
HDL-1007 : undeclared symbol 'open_n233', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(61420)
HDL-1007 : undeclared symbol 'open_n236', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(62360)
HDL-1007 : undeclared symbol 'open_n239', assumed default net type 'wire' in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(62435)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/ram/blk_mem_gen_demosaic.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/ram/blk_mem_gen_demosaic.v(91)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/system_top.v
HDL-1007 : undeclared symbol 'S_clk_70m', assumed default net type 'wire' in ../../uisrc/01_rtl/system_top.v(90)
HDL-5007 WARNING: /* is inside a comment in ../../uisrc/01_rtl/system_top.v(237)
HDL-1007 : undeclared symbol 'O_uart_txd', assumed default net type 'wire' in ../../uisrc/01_rtl/system_top.v(408)
HDL-1007 : undeclared symbol 'I_uart_rxd', assumed default net type 'wire' in ../../uisrc/01_rtl/system_top.v(409)
HDL-1007 : undeclared symbol 'gmii_rclk', assumed default net type 'wire' in ../../uisrc/01_rtl/system_top.v(969)
HDL-1007 : undeclared symbol 'ip_rx_error', assumed default net type 'wire' in ../../uisrc/01_rtl/system_top.v(976)
HDL-1007 : undeclared symbol 'mac_rx_error', assumed default net type 'wire' in ../../uisrc/01_rtl/system_top.v(977)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uifdma/uiFDMA.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(1029)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(1030)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(1053)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(1054)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(1078)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(1079)
HDL-1007 : back to file '../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv' in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(34)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/isp_top.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uifdmadbuf/uidbuf.v
HDL-5373 WARNING: identifier 'O_fdma_rbufn' is used before its declaration in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(223)
HDL-5373 WARNING: identifier 'O_fdma_rbufn' is used before its declaration in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(223)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/uirgb32to24/uirgb32to24.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/vtc/uivtc.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/BLC/BLC.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v
HDL-5007 WARNING: block identifier is required on this block in ../../uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v
HDL-5007 WARNING: block identifier is required on this block in ../../uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/awb_1_1/awb.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/bilinear_interpolation/bilinear_interpolation.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/data128_96/data128_96.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/data96_128/ip/data96_128.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/gamma.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_0_8.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_1_2.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_1_4.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_1_6.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_1_8.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_2_0.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_2_2.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_2_4.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/gamma/lut_2_6.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/image_cut/uisrc/01_rtl/image_cut.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/raw_matrix_3x3_buffer.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in ../../uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in ../../uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in ../../uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/line_buffer_demosaic.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/mipi_to_raw_converter.v
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/signal_delay.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiisp_ph1a/csi_unpacket_4lane.v
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/image_correction.v
HDL-1007 : undeclared symbol 'I_raw_tready', assumed default net type 'wire' in ../../uisrc/01_rtl/image_correction.v(93)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/zhenghe.v
HDL-1007 : undeclared symbol 'rd_valid', assumed default net type 'wire' in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/zhenghe.v(145)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiisp_ph1a/raw10_unpacket_4lane.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/crc32_check.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/crc32_gen.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/mac_cache.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/rgmii_interface.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiarp_layer.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiarp_rx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiarp_tx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiicmp_pkg_ctrl.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiicmp_pkg_tx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiip_arp_rx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiip_arp_tx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiip_header_checksum.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiip_layer.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiip_rx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiip_tx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uimac_layer.v
HDL-1007 : undeclared symbol 'reset', assumed default net type 'wire' in ../../uisrc/03_ip/uiudp_stack/uimac_layer.v(121)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uimac_rx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uimac_tx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uimac_tx_frame_ctrl.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uimac_tx_pause_ctrl.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiudp_layer.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiudp_rx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiudp_stack.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiudp_stack/uiudp_tx.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiphyrst/uiphyrst.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiimx415_cfg/uicfgimx415.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../uisrc/03_ip/uiimx415_cfg/uicfgimx415.v(158)
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiimx415_cfg/uii2c.v
HDL-1007 : analyze verilog file ../../uisrc/03_ip/uiimx415_cfg/uiimx415reg.v
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/128_to_24_to_888.v
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/face_recognition.v
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in ../../uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/face_recognition.v(147)
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/image_dilate_filtering.v
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/image_erode_filtering.v
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(38)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_erode_filtering.v(43)
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/image_skin_select.v
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in ../../uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in ../../uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in ../../uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in ../../uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in ../../uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in ../../uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in ../../uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in ../../uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_skin_select.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_skin_select.v(64)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_skin_select.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_skin_select.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_skin_select.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_skin_select.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_skin_select.v(143)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_skin_select.v(144)
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/image_template.v
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/image_template.v(74)
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/skin_color_algorithm.v
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in ../../uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in ../../uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in ../../uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in ../../uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in ../../uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../uisrc/01_rtl/u888to_24_to_128.v
PRJ-1401 : Successfully analyzed 82 source files.
RUN-1003 : finish command "open_project imx_face_udp.prj" in  1.348743s wall, 1.187500s user + 0.078125s system = 1.265625s CPU (93.8%)

RUN-1004 : used memory is 1207 MB, reserved memory is 1202 MB, peak memory is 1207 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
RUN-1002 : start command "elaborate -top system_top"
HDL-1007 : port 'O_lp_rx_lane0_p' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(153)
HDL-1007 : port 'O_lp_rx_lane0_n' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(153)
HDL-1007 : port 'O_raw_tready' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(224)
HDL-1007 : port 'M_AXI_WID' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(535)
HDL-1007 : port 'O_fdma_wbuf' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(637)
HDL-1007 : port 'O_fdma_wirq' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(637)
HDL-1007 : port 'O_fdma_rbuf' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(637)
HDL-1007 : port 'O_fdma_rirq' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(637)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(802)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(802)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(802)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(802)
HDL-1007 : port 'rdusedw' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(802)
HDL-1007 : elaborate module system_top in ../../uisrc/01_rtl/system_top.v(13)
HDL-1007 : elaborate module PH1_LOGIC_ODDR in D:\TD\arch/ph1_macro.v(11498)
HDL-1007 : elaborate module pll in ../../uisrc/03_ip/alip/pll.v(26)
HDL-1007 : elaborate module PH1_LOGIC_BUFG in D:\TD\arch/ph1_macro.v(11395)
HDL-1007 : elaborate module PH1_PHY_PLL(FBKCLK="VCO_PHASE0",FBCLK_DIV=70,CLKC1_FPHASE=4,CLKC0_CPHASE=13,CLKC1_CPHASE=2,CLKC2_CPHASE=24,CLKC3_CPHASE=72,CLKC4_CPHASE=48,CLKC0_DIV=14,CLKC1_DIV=14,CLKC2_DIV=25,CLKC3_DIV=73,CLKC4_DIV=49,CLKC0_DUTY_INT=7,CLKC1_DUTY_INT=7,CLKC2_DUTY_INT=13,CLKC3_DUTY_INT=37,CLKC4_DUTY_INT=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FIN="25.000000",FEEDBK_MODE="NOCOMP",LPF_RES=3,ICP_CUR=11,GMC_GAIN=1,CLKC1_FPHASE_RSTSEL=1,INTPI=2,SSC_RNGE=0) in D:\TD\arch/ph1_macro.v(856)
HDL-1007 : elaborate module uiphyrst(CLK_FREQ=125000000) in ../../uisrc/03_ip/uiphyrst/uiphyrst.v(32)
HDL-1007 : port 'O_iic_sda_dg' remains unconnected for this instance in ../../uisrc/03_ip/uiimx415_cfg/uicfgimx415.v(140)
HDL-1007 : elaborate module uicfg_imx415(CLK_DIV=239) in ../../uisrc/03_ip/uiimx415_cfg/uicfgimx415.v(5)
HDL-1007 : elaborate module uii2c(WMEN_LEN=4,RMEN_LEN=1,CLK_DIV=239) in ../../uisrc/03_ip/uiimx415_cfg/uii2c.v(41)
HDL-1007 : elaborate module uiimx415reg in ../../uisrc/03_ip/uiimx415_cfg/uiimx415reg.v(35)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 9 for port 'REG_INDEX' in ../../uisrc/03_ip/uiimx415_cfg/uicfgimx415.v(167)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'REG_DATA' in ../../uisrc/03_ip/uiimx415_cfg/uicfgimx415.v(168)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'I_ae_data' in ../../uisrc/01_rtl/system_top.v(129)
HDL-1007 : elaborate module mipi_dphy_rx_ph1a_mipiio_wrapper in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(4)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(396)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(442)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(94)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(177)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(653)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(559)
HDL-1007 : elaborate module PH1_PHY_MIPIIO(RTERM_CTL_0=4'b1111,RTERM_CTL_1=4'b1111,RTERM_CTL_2=4'b1111,RTERM_CTL_3=4'b1111,RTERM_CTL_C=4'b1111) in D:\TD\arch/ph1_macro.v(8918)
HDL-5317 WARNING: input port '**' is not connected on this instance in ../../uisrc/03_ip/alip/ph1a_mipi_dphy_rx/mipi_dphy_rx_ph1a_mipiio_wrapper.sv(949)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 9 for port 'I_clk_lane_in_delay' in ../../uisrc/01_rtl/system_top.v(160)
HDL-5007 WARNING: actual bit length 2 differs from formal bit length 4 for port 'O_lane_error' in ../../uisrc/01_rtl/system_top.v(176)
HDL-1007 : elaborate module csi_unpacket_4lane in ../../uisrc/03_ip/uiisp_ph1a/csi_unpacket_4lane.v(34)
HDL-1007 : elaborate module raw10_unpacket_4lane in ../../uisrc/03_ip/uiisp_ph1a/raw10_unpacket_4lane.v(33)
HDL-1007 : elaborate module image_correction in ../../uisrc/01_rtl/image_correction.v(19)
HDL-1007 : elaborate module isp_top in ../../uisrc/03_ip/isp/isp_top.v(1)
HDL-1007 : elaborate module BLC(Black_level_offset_r0=50,Black_level_offset_r1=50,Black_level_offset_r2=50,Black_level_offset_r3=50) in ../../uisrc/03_ip/isp/BLC/BLC.v(11)
HDL-1007 : elaborate module raw_matrix_3x3_buffer in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/raw_matrix_3x3_buffer.v(21)
HDL-1007 : elaborate module mipi_to_raw_converter in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/mipi_to_raw_converter.v(20)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'O_raw_tready' in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/raw_matrix_3x3_buffer.v(148)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/zhenghe.v(167)
HDL-1007 : elaborate module zhenghe(IMG_WIDTH=1920,IMG_HEIGHT=1080,DATA_WIDTH=32) in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/zhenghe.v(21)
HDL-1007 : elaborate module blk_mem_gen_zhenghe in ../../al_ip/blk_mem_gen_zhenghe.v(14)
HDL-1007 : elaborate module PH1_LOGIC_ERAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,WRITEMODE_B="READBEFOREWRITE",OREGSET_A="RESET",OREGSET_B="RESET",SSROVERCE="DISABLE",ASYNC_RESET_RELEASE_A="ASYNC",ASYNC_RESET_RELEASE_B="ASYNC",IMPLEMENT="20K(FAST)") in D:\TD\arch/ph1_macro.v(22)
HDL-5323 WARNING: input port 'dib[31]' remains unconnected for this instance in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/zhenghe.v(167)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/line_buffer_demosaic.v(80)
HDL-1007 : elaborate module line_buffer_demosaic in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/line_buffer_demosaic.v(21)
HDL-1007 : elaborate module blk_mem_gen_demosaic in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/ram/blk_mem_gen_demosaic.v(14)
HDL-1007 : elaborate module PH1_LOGIC_ERAM(DATA_WIDTH_A=33,DATA_WIDTH_B=33,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,WRITEMODE_B="READBEFOREWRITE",OREGSET_A="RESET",OREGSET_B="RESET",SSROVERCE="DISABLE",ASYNC_RESET_RELEASE_A="ASYNC",ASYNC_RESET_RELEASE_B="ASYNC",IMPLEMENT="20K(FAST)") in D:\TD\arch/ph1_macro.v(22)
HDL-5323 WARNING: input port 'dib[32]' remains unconnected for this instance in ../../uisrc/03_ip/isp/raw_matrix_3x3_buffer/line_buffer_demosaic.v(80)
HDL-1007 : elaborate module bilinear_interpolation in ../../uisrc/03_ip/isp/bilinear_interpolation/bilinear_interpolation.v(30)
HDL-1007 : elaborate module data128_96 in ../../uisrc/03_ip/isp/data128_96/data128_96.v(10)
HDL-1007 : elaborate module awb in ../../uisrc/03_ip/isp/awb_1_1/awb.v(20)
HDL-1007 : elaborate module divider in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(5)
HDL-1007 : elaborate module AL_DFF_X in D:\TD\arch/al_lmacro.v(277)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b10000000100000000000000010000000,EQN="(C*B*A*~(~E*D))") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b01,EQN="(~F*~E*~D*~C*~B*~A)") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b01000,EQN="(~F*~E*~D*~C*B*A)") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b01111111111111110000000000000000,EQN="(E*~(D*C*B*A))") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT2(INIT=4'b010,EQN="(~B*A)") in D:\TD\arch/al_lmacro.v(48)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b010,EQN="(~C*~B*A)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="SUB_CARRY") in D:\TD\arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_ADDER(ALUTYPE="SUB") in D:\TD\arch/al_lmacro.v(72)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b11011000,EQN="(C*~(B)*~(A)+C*B*~(A)+~(C)*B*A+C*B*A)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b01,EQN="(~D*~C*~B*~A)") in D:\TD\arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b1000000000000000,EQN="(D*C*B*A)") in D:\TD\arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b11100100,EQN="(B*~(C)*~(A)+B*C*~(A)+~(B)*C*A+B*C*A)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b010000000,EQN="(~F*~E*~D*C*B*A)") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b010000000,EQN="(~E*~D*C*B*A)") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b010000000,EQN="(~D*C*B*A)") in D:\TD\arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b10000000,EQN="(C*B*A)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b01,EQN="(~E*~D*~C*~B*~A)") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b01000,EQN="(~E*~D*~C*B*A)") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b01000,EQN="(~D*~C*B*A)") in D:\TD\arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b01000,EQN="(~C*B*A)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b1000100010001000000010001000100000000000100010000000000000001000,EQN="(B*A*(~(D)*~((~E*C))*~(F)+~(D)*~((~E*C))*F+D*~((~E*C))*F+~(D)*(~E*C)*F))") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b0111111101111111000000001000000011111111011111110000000000000000,EQN="(~((C*B*A))*~(D)*E*~(F)+~((C*B*A))*D*E*~(F)+(C*B*A)*D*E*~(F)+(C*B*A)*~(D)*~(E)*F+~((C*B*A))*~(D)*E*F+~((C*B*A))*D*E*F)") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b0111011111111111111101110111111100000000000000000000000000000000,EQN="(F*~(B*A*(D@(~E*C))))") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT2(INIT=4'b1000,EQN="(B*A)") in D:\TD\arch/al_lmacro.v(48)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b010,EQN="(~F*~E*~D*~C*~B*A)") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b010,EQN="(~E*~D*~C*~B*A)") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b010,EQN="(~D*~C*~B*A)") in D:\TD\arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b01,EQN="(~C*~B*~A)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT2(INIT=4'b0100,EQN="(B*~A)") in D:\TD\arch/al_lmacro.v(48)
HDL-1007 : elaborate module AL_MAP_LUT2(INIT=4'b01,EQN="(~B*~A)") in D:\TD\arch/al_lmacro.v(48)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b1000000000000000000000000000000000000000000000000000000000000000,EQN="(F*E*D*C*B*A)") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT4(INIT=16'b1011111101000000,EQN="(D@(C*B*~A))") in D:\TD\arch/al_lmacro.v(24)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b10000000111000001111100011111110,EQN="(A*~(B)*~(C)*~(D)*~(E)+~(A)*B*~(C)*~(D)*~(E)+A*B*~(C)*~(D)*~(E)+~(A)*~(B)*C*~(D)*~(E)+A*~(B)*C*~(D)*~(E)+~(A)*B*C*~(D)*~(E)+A*B*C*~(D)*~(E)+A*B*~(C)*D*~(E)+~(A)*~(B)*C*D*~(E)+A*~(B)*C*D*~(E)+~(A)*B*C*D*~(E)+A*B*C*D*~(E)+A*~(B)*C*~(D)*E+~(A)*B*C*~(D)*E+A*B*C*~(D)*E+A*B*C*D*E)") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b01000000000000001000000000000000,EQN="(D*C*B*(E@A))") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b1011111111111111111111111111111101000000000000000000000000000000,EQN="(F@(E*D*C*B*~A))") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b1101010101111111111111010101011100000000000000000000000000000000,EQN="(F*~(A*~(D@(~(B)*~(C)*~(E)+~(B)*~(C)*E+B*~(C)*E+~(B)*C*E))))") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b11001010,EQN="(A*~(B)*~(C)+A*B*~(C)+~(A)*B*C+A*B*C)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b01000000,EQN="(C*B*~A)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b1111111101111111001111110001111100001111000001110000001100000001,EQN="(~(B)*~(C)*~((~D*A))*~(E)*~(F)+~(B)*~(C)*~((~D*A))*E*~(F)+B*~(C)*~((~D*A))*E*~(F)+~(B)*~(C)*(~D*A)*E*~(F)+~(B)*~(C)*~((~D*A))*~(E)*F+B*~(C)*~((~D*A))*~(E)*F+~(B)*C*~((~D*A))*~(E)*F+~(B)*~(C)*(~D*A)*~(E)*F+B*~(C)*(~D*A)*~(E)*F+~(B)*~(C)*~((~D*A))*E*F+B*~(C)*~((~D*A))*E*F+~(B)*C*~((~D*A))*E*F+B*C*~((~D*A))*E*F+~(B)*~(C)*(~D*A)*E*F+B*~(C)*(~D*A)*E*F+~(B)*C*(~D*A)*E*F)") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b10111111111111110100000000000000,EQN="(E@(D*C*B*~A))") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT3(INIT=8'b01001101,EQN="(~(A)*~(B)*~(C)+~(A)*B*~(C)+A*B*~(C)+~(A)*B*C)") in D:\TD\arch/al_lmacro.v(36)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b10001000000000000000100010000000,EQN="(B*A*(D@(~E*C)))") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b11110000011110000011110000011110,EQN="(C@(B*~((~D*A))*~(E)+~(B)*(~D*A)*~(E)+B*(~D*A)*~(E)+B*(~D*A)*E))") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b01111111111101110000000000000000,EQN="(E*~(B*A*~(D@C)))") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b01000000110100001111010011111101,EQN="(~(A)*~(B)*~(C)*~(D)*~(E)+~(A)*B*~(C)*~(D)*~(E)+A*B*~(C)*~(D)*~(E)+~(A)*~(B)*C*~(D)*~(E)+A*~(B)*C*~(D)*~(E)+~(A)*B*C*~(D)*~(E)+A*B*C*~(D)*~(E)+~(A)*B*~(C)*D*~(E)+~(A)*~(B)*C*D*~(E)+A*~(B)*C*D*~(E)+~(A)*B*C*D*~(E)+A*B*C*D*~(E)+~(A)*~(B)*C*~(D)*E+~(A)*B*C*~(D)*E+A*B*C*~(D)*E+~(A)*B*C*D*E)") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b10000000000000000000000000000000,EQN="(E*D*C*B*A)") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b10111111111110110100000000000100,EQN="(E@(B*~A*~(D@C)))") in D:\TD\arch/al_lmacro.v(13)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b0111010111011111111101110101110100000000000000000000000000000000,EQN="(F*~(A*~(D@(B*~(C)*~(E)+~(B)*~(C)*E+B*~(C)*E+B*C*E))))") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT6(INIT=64'b01000000000000000,EQN="(~F*~E*D*C*B*A)") in D:\TD\arch/al_lmacro.v(2)
HDL-1007 : elaborate module AL_MAP_LUT5(INIT=32'b01000000000000000,EQN="(~E*D*C*B*A)") in D:\TD\arch/al_lmacro.v(13)
HDL-5317 WARNING: input port 'b' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(2727)
HDL-5317 WARNING: input port 'a' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(2809)
HDL-5317 WARNING: input port 'b' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(3781)
HDL-5317 WARNING: input port 'a' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(3870)
HDL-5317 WARNING: input port 'b' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(4852)
HDL-5317 WARNING: input port 'a' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(4948)
HDL-5317 WARNING: input port 'b' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(5946)
HDL-5317 WARNING: input port 'a' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(6049)
HDL-5317 WARNING: input port 'b' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(7063)
HDL-5317 WARNING: input port 'a' is not connected on this instance in ../../uisrc/03_ip/isp/awb_1_1/divider/divider_gate.v(7173)
HDL-5317 Similar messages will be suppressed.
HDL-1007 : port 'doa' remains unconnected for this instance in ../../uisrc/01_rtl/signal_delay.v(120)
HDL-1007 : elaborate module signal_delay in ../../uisrc/01_rtl/signal_delay.v(18)
HDL-1007 : elaborate module blk_mem_gen_awb_delay_signal in ../../al_ip/blk_mem_gen_awb_delay_signal.v(14)
HDL-1007 : elaborate module PH1_LOGIC_ERAM(DATA_WIDTH_A=96,DATA_WIDTH_B=96,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,WRITEMODE_B="READBEFOREWRITE",OREGSET_A="RESET",OREGSET_B="RESET",SSROVERCE="DISABLE",ASYNC_RESET_RELEASE_A="ASYNC",ASYNC_RESET_RELEASE_B="ASYNC",IMPLEMENT="20K(FAST)") in D:\TD\arch/ph1_macro.v(22)
HDL-5323 WARNING: input port 'dib[95]' remains unconnected for this instance in ../../uisrc/01_rtl/signal_delay.v(120)
HDL-1007 : elaborate module image_cut(IMG_WIDTH=1920,IMG_HEIGHT=1080,SKIP_ROWS_top=0,SKIP_ROWS_bottom=0,SKIP_COLS_left=1,SKIP_COLS_right=0) in ../../uisrc/03_ip/isp/image_cut/uisrc/01_rtl/image_cut.v(20)
HDL-1007 : elaborate module gamma in ../../uisrc/03_ip/isp/gamma/gamma.v(9)
HDL-1007 : elaborate module lut_2_6 in ../../uisrc/03_ip/isp/gamma/lut_2_6.v(9)
HDL-1007 : elaborate module lut_2_4 in ../../uisrc/03_ip/isp/gamma/lut_2_4.v(9)
HDL-1007 : elaborate module lut_2_2 in ../../uisrc/03_ip/isp/gamma/lut_2_2.v(9)
HDL-1007 : elaborate module lut_2_0 in ../../uisrc/03_ip/isp/gamma/lut_2_0.v(9)
HDL-1007 : elaborate module lut_1_8 in ../../uisrc/03_ip/isp/gamma/lut_1_8.v(9)
HDL-1007 : elaborate module lut_1_6 in ../../uisrc/03_ip/isp/gamma/lut_1_6.v(9)
HDL-1007 : elaborate module lut_1_4 in ../../uisrc/03_ip/isp/gamma/lut_1_4.v(9)
HDL-1007 : elaborate module lut_1_2 in ../../uisrc/03_ip/isp/gamma/lut_1_2.v(9)
HDL-1007 : elaborate module lut_0_8 in ../../uisrc/03_ip/isp/gamma/lut_0_8.v(9)
HDL-1007 : elaborate module Saturation_adj(ADJUST_VAL=130) in ../../uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(25)
HDL-1007 : elaborate module contrast_adj(contrast_level=140) in ../../uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(18)
HDL-1007 : elaborate module Brightness_adjustment(BRIGHTNESS_ADD=5) in ../../uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(18)
HDL-1007 : elaborate module data96_128 in ../../uisrc/03_ip/isp/data96_128/ip/data96_128.v(10)
HDL-1007 : elaborate module face_recognition(R_VALUE=255,G_VALUE=0,B_VALUE=0,H_ActiveSize=1920,H_FrameSize=2200,H_SyncStart=2008,H_SyncEnd=2052,V_FrameSize=1125,V_SyncStart=1084,V_SyncEnd=1089) in ../../uisrc/01_rtl/face_recognition.v(1)
HDL-1007 : elaborate module u128_to_24_to_888 in ../../uisrc/01_rtl/128_to_24_to_888.v(1)
HDL-1007 : elaborate module skin_color_algorithm in ../../uisrc/01_rtl/skin_color_algorithm.v(1)
HDL-1007 : elaborate module image_dilate_filtering(TOTAL_R_WIDTH=32) in ../../uisrc/01_rtl/image_dilate_filtering.v(1)
HDL-1007 : elaborate module image_template in ../../uisrc/01_rtl/image_template.v(4)
HDL-1007 : port 'rst' remains unconnected for this instance in ../../al_ip/Soft_FIFO_0/Soft_FIFO_0.v(32)
HDL-1007 : port 'clkr' remains unconnected for this instance in ../../al_ip/Soft_FIFO_0/Soft_FIFO_0.v(32)
HDL-1007 : port 'rrst' remains unconnected for this instance in ../../al_ip/Soft_FIFO_0/Soft_FIFO_0.v(32)
HDL-1007 : port 'clkw' remains unconnected for this instance in ../../al_ip/Soft_FIFO_0/Soft_FIFO_0.v(32)
HDL-1007 : port 'wrst' remains unconnected for this instance in ../../al_ip/Soft_FIFO_0/Soft_FIFO_0.v(32)
HDL-1007 : elaborate module Soft_FIFO_0 in ../../al_ip/Soft_FIFO_0/Soft_FIFO_0.v(10)
HDL-1007 : port '**' remains unconnected for this instance in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(290)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(2)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(667)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(848)
HDL-1007 : extracting RAM for identifier '**' in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(952)
HDL-5323 WARNING: input port '**' remains unconnected for this instance in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(813)
HDL-5317 WARNING: input port '**' is not connected on this instance in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(813)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(1649)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(2085)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(544)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(1564)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(1721)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(1722)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(2470)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(2262)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(3021)
HDL-1007 : elaborate module ** in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(2849)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(86)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(87)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(88)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(89)
HDL-5317 WARNING: input port 'rst' is not connected on this instance in ../../al_ip/Soft_FIFO_0/Soft_FIFO_0.v(50)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'i_data' in ../../uisrc/01_rtl/image_dilate_filtering.v(57)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_11' in ../../uisrc/01_rtl/image_dilate_filtering.v(59)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_12' in ../../uisrc/01_rtl/image_dilate_filtering.v(60)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_13' in ../../uisrc/01_rtl/image_dilate_filtering.v(61)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_21' in ../../uisrc/01_rtl/image_dilate_filtering.v(62)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_22' in ../../uisrc/01_rtl/image_dilate_filtering.v(63)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_23' in ../../uisrc/01_rtl/image_dilate_filtering.v(64)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_31' in ../../uisrc/01_rtl/image_dilate_filtering.v(65)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_32' in ../../uisrc/01_rtl/image_dilate_filtering.v(66)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 32 for port 'o_temp_33' in ../../uisrc/01_rtl/image_dilate_filtering.v(67)
HDL-5007 Similar messages will be suppressed.
HDL-5007 Similar messages will be suppressed.
HDL-1007 : elaborate module image_erode_filtering(TOTAL_BIN_WIDTH=32) in ../../uisrc/01_rtl/image_erode_filtering.v(2)
HDL-1007 : elaborate module image_skin_select(R_VALUE=255,G_VALUE=0,B_VALUE=0) in ../../uisrc/01_rtl/image_skin_select.v(1)
HDL-1007 : elaborate module u888to_24_to_128 in ../../uisrc/01_rtl/u888to_24_to_128.v(1)
HDL-1007 : port 'mcu_busy' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(564)
HDL-1007 : port 'pzq_cal_done_o' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(564)
HDL-1007 : port 'eccSingle' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(792)
HDL-1007 : port 'eccMultiple' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(792)
HDL-1007 : port 'ecc_err_addr' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(792)
HDL-1007 : port 'mc2phy_act_n' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(792)
HDL-1007 : port 'mc2phy_bg' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(792)
HDL-1007 : port 'mc2phy_act_n' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(915)
HDL-1007 : port 'mc2phy_bg' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(915)
HDL-1007 : port 'dfi_odt_p' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(915)
HDL-1007 : elaborate module ddr_ip in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(28)
HDL-1007 : port 'pll_locked_to_phy' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10537)
HDL-1007 : port 'zqcal_debug_data0' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10672)
HDL-1007 : port 'zqcal_debug_data1' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10672)
HDL-1007 : port 'zqcal_debug_data2' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10672)
HDL-1007 : port 'dqsgr_debug_data0' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10672)
HDL-1007 : port 'dqsgr_debug_data1' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10672)
HDL-1007 : port 'dqsgr_debug_data2' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10672)
HDL-1007 : elaborate module ph1_ddrphy_ip_top in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(10089)
HDL-1007 : port 'clkb1_out' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11173)
HDL-1007 : port 'clkb2_out' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11173)
HDL-1007 : elaborate module ph1_logic_clk_management(BYTE_LANE_2=4'b1111,USER_CLK_EN=4'b0) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11125)
HDL-1007 : elaborate module ph1_logic_pll0 in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11320)
HDL-1007 : elaborate module PH1_PHY_PLL(FBKCLK="VCO_PHASE0",FBCLK_DIV=16,CLKC0_FPHASE=3,CLKC0_CPHASE=7,CLKC1_CPHASE=7,CLKC2_CPHASE=1,CLKC3_CPHASE=31,CLKC0_DIV=8,CLKC1_DIV=8,CLKC2_DIV=2,CLKC3_DIV=32,CLKC0_DUTY_INT=4,CLKC1_DUTY_INT=4,CLKC3_DUTY_INT=16,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FIN="100.000000",FEEDBK_MODE="NOCOMP",PLL_USR_RST="ENABLE",ICP_CUR=5,INTPI=2,SSC_RNGE=0) in D:\TD\arch/ph1_macro.v(856)
HDL-1007 : elaborate module ph1_logic_pll1 in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11447)
HDL-1007 : elaborate module PH1_PHY_PLL(CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=9,CLKC3_CPHASE=9,CLKC4_CPHASE=9,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=10,CLKC3_DIV=10,CLKC4_DIV=10,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5,CLKC2_DUTY_INT=5,CLKC3_DUTY_INT=5,CLKC4_DUTY_INT=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FIN="200.000000",PLL_USR_RST="ENABLE",PLL_FEED_TYPE="EXTERNAL",LPF_RES=1,LPF_CAP=1,ICP_CUR=6,GMC_GAIN=3,SSC_RNGE=0) in D:\TD\arch/ph1_macro.v(856)
HDL-1007 : elaborate module PH1_PHY_HP_MLCLK in D:\TD\arch/ph1_macro.v(3504)
HDL-1007 : elaborate module PH1_PHY_HP_IOCLK in D:\TD\arch/ph1_macro.v(8886)
HDL-1007 : elaborate module PH1_PHY_SCLK_V2(DELAY=2) in D:\TD\arch/ph1_macro.v(3517)
HDL-1007 : elaborate module PH1_PHY_SCLK_V2(DELAY=1) in D:\TD\arch/ph1_macro.v(3517)
HDL-5323 WARNING: input port 'clk1_en' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11184)
HDL-1007 : elaborate module ph1_logic_sopc_top(CLOCK_RATE=50000000) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(20456)
HDL-1007 : elaborate module ph1_logic_SOPC(CLOCK_RATE=50000000) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(20590)
HDL-1007 : elaborate module ph1_logic_BufferCC in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21519)
HDL-1007 : elaborate module ph1_logic_mcu in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21894)
HDL-1007 : extracting RAM for identifier 'RegFilePlugin_regFile' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(22664)
HDL-1007 : elaborate module ph1_logic_StreamFifoLowLatency in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25186)
HDL-5343 WARNING: system task 'display' is ignored for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(24897)
HDL-5343 WARNING: system task 'finish' is ignored for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(24898)
HDL-5343 WARNING: system task 'display' is ignored for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(24907)
HDL-5343 WARNING: system task 'finish' is ignored for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(24908)
HDL-5314 WARNING: net 'IBusSimplePlugin_rspJoin_fetchRsp_isRvc' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(22405)
HDL-1007 : elaborate module ph1_logic_MuraxMasterArbiter in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21622)
HDL-1007 : elaborate module ph1_logic_AlcPipelinedMemoryBusRam in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21216)
HDL-1007 : elaborate module ph1_logic_mcu_ram in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21539)
HDL-1007 : elaborate module PH1_LOGIC_ERAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,BYTE_ENABLE=8,BYTE_A=4,BYTE_B=4,MODE="SP",OREGSET_A="RESET",ASYNC_RESET_RELEASE_A="ASYNC",INIT_FILE="ddr_ip_dbg.mif") in D:\TD\arch/ph1_macro.v(22)
HDL-5317 WARNING: input port 'ecc_sbiterrinj' is not connected on this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21596)
HDL-1007 : elaborate module ph1_logic_PipelinedMemoryBusToApbBridge in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21719)
HDL-1007 : elaborate module ph1_logic_Apb3Decoder in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21327)
HDL-1007 : elaborate module ph1_logic_Apb3Router in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21375)
HDL-1007 : elaborate module ph1_logic_SopcUserRam in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(26219)
HDL-1007 : extracting RAM for identifier 'ram_symbol' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(26238)
HDL-1007 : readmemh: reading from file './ddr_ip_1.txt' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(26277)
HDL-1007 : elaborate module ph1_logic_SopcTimer in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(26303)
HDL-1007 : elaborate module ph1_logic_SopcGpio in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(26141)
HDL-1007 : elaborate module ph1_logic_apb_uart(CLOCK_RATE=50000000) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25322)
HDL-1007 : elaborate module ph1_logic_uart_fifo in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25628)
HDL-1007 : extracting RAM for identifier 'fifo_data' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25645)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25661)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25669)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25670)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25672)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25673)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25683)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25686)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25688)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25690)
HDL-5007 WARNING: delay control is not supported for synthesis in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25693)
HDL-1007 : elaborate module ph1_logic_uart_tx(BAUD_RATE=115200) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(26086)
HDL-1007 : elaborate module ph1_logic_uart_baud_gen(BAUD_RATE=115200) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25552)
HDL-1007 : elaborate module ph1_logic_uart_tx_ctl in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25937)
HDL-1007 : elaborate module ph1_logic_uart_rx in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25866)
HDL-1007 : elaborate module ph1_logic_meta_harden in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25520)
HDL-1007 : elaborate module ph1_logic_uart_rx_ctl in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(25707)
HDL-5314 WARNING: net 'system_uartCtrl_io_interrupt' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(20670)
HDL-5314 WARNING: net 'system_interruptCtrl_io_timerInterruptClear' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(20674)
HDL-5314 WARNING: net 'system_interruptCtrl_io_externalInterruptClear' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(20675)
HDL-5314 WARNING: net 'system_interruptCtrl_io_softwareInterruptClear' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(20676)
HDL-1007 : elaborate module ph1_logic_dfi_bus_adjust(ADDR_WIDTH=15,ROW_WIDTH=15,BANK_WIDTH=3,DQ_WIDTH=32,DQS_WIDTH=4,DM_WIDTH=4) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(18848)
HDL-1007 : port 'hctrl_scan_out' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076)
HDL-1007 : port 'apb_age_toggle' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076)
HDL-1007 : port 'apb_age_toggle_inv' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076)
HDL-1007 : port 'zqcal_code_o' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12530)
HDL-1007 : elaborate module ph1_logic_ddrphy_standard(DQS_GATE="Internal",BYTE_LANE_0=4'b0,DATA_CTRL_0=4'b0,DATA_CTRL_1=4'b0,ADDR_MAP=216'b0100001000000100111010000100000100000100000111000100111000000100111001000100100110000100001001000100100010000100000101000100100111000100011000000100110100000100010101000100110101,CK_MAP=24'b0100010011000100010010,BANK_MAP=36'b0100011010000100100011000100010100,CKE_MAP=24'b0100110110,ODT_MAP=24'b0100010111,CS_MAP=24'b0100010110,RAS_MAP=12'b0100011001,CAS_MAP=12'b0100000011,WE_MAP=12'b0100000110,DM_MAP=108'b01000011000001000111010001000000100001000101011,RESET_MAP=12'b0100011011,DQS_GATE_MAP=108'b0,DQS_BYTE_MAP=216'b01000010111001000010110001000110111001000110110001000000111001000000110001000100111001000100110,DATA0_MAP=96'b01000100010001000101001001000100101001000100000001000100001001000100100001000100011001000101000,DATA1_MAP=96'b01000001000001000000010001000000000001000001011001000000101001000001010001000001001001000000011,DATA2_MAP=96'b01000111001001000111000001000110010001000110000001000110011001000110001001000110100001000110101,DATA3_MAP=96'b01000010101001000010010001000011001001000010011001000011010001000010000001000011011001000010001,DATA4_MAP=96'b0,DATA5_MAP=96'b0,DATA6_MAP=96'b0,DATA7_MAP=96'b0,DATA8_MAP=96'b0,LOC_DX_BYTELANE_MAP=72'b0100001001000110010000000100010,LOC_AC_BYTELANE_MAP=32'b010010000100110001000000010001,DQS_GATE_WIDTH=1,ADDR_WIDTH=15,ROW_WIDTH=15,BANK_WIDTH=3,DQ_WIDTH=32,DQS_WIDTH=4,DM_WIDTH=4) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11581)
HDL-1007 : elaborate module ph1_logic_apb_mux_1_3 in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(19186)
HDL-1007 : elaborate module PH1_PHY_DDR4_CAL in D:\TD\arch/ph1_macro.v(8659)
HDL-1007 : elaborate module ph1_logic_bus_matrix(BYTE_LANE_0=4'b0,DATA_CTRL_0=4'b0,DATA_CTRL_1=4'b0,ADDR_MAP=216'b0100001000000100111010000100000100000100000111000100111000000100111001000100100110000100001001000100100010000100000101000100100111000100011000000100110100000100010101000100110101,CK_MAP=24'b0100010011000100010010,BANK_MAP=36'b0100011010000100100011000100010100,CKE_MAP=24'b0100110110,ODT_MAP=24'b0100010111,CS_MAP=24'b0100010110,DQS_GATE_MAP=108'b0,DQS_BYTE_MAP=216'b01000010111001000010110001000110111001000110110001000000111001000000110001000100111001000100110,CAS_MAP=12'b0100000011,RAS_MAP=12'b0100011001,WE_MAP=12'b0100000110,DM_MAP=108'b01000011000001000111010001000000100001000101011,RESET_MAP=12'b0100011011,DATA0_MAP=96'b01000100010001000101001001000100101001000100000001000100001001000100100001000100011001000101000,DATA1_MAP=96'b01000001000001000000010001000000000001000001011001000000101001000001010001000001001001000000011,DATA2_MAP=96'b01000111001001000111000001000110010001000110000001000110011001000110001001000110100001000110101,DATA3_MAP=96'b01000010101001000010010001000011001001000010011001000011010001000010000001000011011001000010001,DATA4_MAP=96'b0,DATA5_MAP=96'b0,DATA6_MAP=96'b0,DATA7_MAP=96'b0,DATA8_MAP=96'b0,LOC_DX_BYTELANE_MAP=72'b0100001001000110010000000100010,LOC_AC_BYTELANE_MAP=32'b010010000100110001000000010001,DQS_GATE_WIDTH=1,ADDR_WIDTH=15,ROW_WIDTH=15,BANK_WIDTH=3,DQ_WIDTH=32,DQS_WIDTH=4,DM_WIDTH=4,DCI="ENABLE",AC_WIDTH=4) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12871)
HDL-1007 : elaborate module ph1_logic_ddrphy_streamlined(BYTE_LANE_0=4'b0,DATA_CTRL_0=4'b0,DATA_CTRL_1=4'b0,ADDR_MAP=216'b0100001000000100111010000100000100000100000111000100111000000100111001000100100110000100001001000100100010000100000101000100100111000100011000000100110100000100010101000100110101,CK_MAP=24'b0100010011000100010010,BANK_MAP=36'b0100011010000100100011000100010100,CKE_MAP=24'b0100110110,ODT_MAP=24'b0100010111,CS_MAP=24'b0100010110,RAS_MAP=12'b0100011001,CAS_MAP=12'b0100000011,WE_MAP=12'b0100000110,DM_MAP=108'b01000011000001000111010001000000100001000101011,RESET_MAP=12'b0100011011,DQS_GATE_MAP=108'b0,DQS_BYTE_MAP=216'b01000010111001000010110001000110111001000110110001000000111001000000110001000100111001000100110,DATA0_MAP=96'b01000100010001000101001001000100101001000100000001000100001001000100100001000100011001000101000,DATA1_MAP=96'b01000001000001000000010001000000000001000001011001000000101001000001010001000001001001000000011,DATA2_MAP=96'b01000111001001000111000001000110010001000110000001000110011001000110001001000110100001000110101,DATA3_MAP=96'b01000010101001000010010001000011001001000010011001000011010001000010000001000011011001000010001,DATA4_MAP=96'b0,DATA5_MAP=96'b0,DATA6_MAP=96'b0,DATA7_MAP=96'b0,DATA8_MAP=96'b0,DQS_GATE_WIDTH=1,ADDR_WIDTH=15,ROW_WIDTH=15,BANK_WIDTH=3,DQS_WIDTH=4,DQ_WIDTH=32,DM_WIDTH=4,AC_WIDTH=4) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14008)
HDL-1007 : elaborate module PH1_PHY_DDR_PAD(DATA_OUT_SYNC="SYNC_DISABLE",DISABLE_GSR="ENABLE",DLY_TEST_EN="ENABLE",DQS_PUPD="PD",DQS_PUPD_STRENGTH="OFF",MODE="OUT",INDEL=0,OUTDEL=0,SIGTYPE="AC",OUTPUT_IMP=60) in D:\TD\arch/ph1_macro.v(8530)
HDL-1007 : elaborate module PH1_PHY_DDR_PAD(OSCLK_SEL="DDR_CLK_WDQ",OPCLK_SEL="CTL_CLK_WDQ",DATA_OUT_SYNC="SYNC_DISABLE",DISABLE_GSR="ENABLE",DDR_SIGNAL_TYPE="DX",DLY_TEST_EN="ENABLE",DQS_PUPD="PD",DQS_PUPD_STRENGTH="OFF",MODE="BI",INDEL=0,OUTDEL=0,SIGTYPE="DX",OUTPUT_IMP=60) in D:\TD\arch/ph1_macro.v(8530)
HDL-1007 : elaborate module PH1_PHY_DDR_PAD(OSCLK_SEL="DDR_CLK_WL",OPCLK_SEL="CTL_CLK_WL",DATA_OUT_SYNC="SYNC_DISABLE",TS_SEL="DQS",PDR_MODE_SEL="DQS",DISABLE_GSR="ENABLE",DDR_SIGNAL_TYPE="DX",DLY_TEST_EN="ENABLE",ODT_SRC_SEL="DQS",DQS_PUPD_STRENGTH="OFF",MODE="BI",INDEL=0,OUTDEL=0,SIGTYPE="DX",OUTPUT_IMP=60) in D:\TD\arch/ph1_macro.v(8530)
HDL-1007 : elaborate module PH1_PHY_DDR_PAD(OSCLK_SEL="DDR_CLK_WL",OPCLK_SEL="CTL_CLK_WL",DATA_OUT_SYNC="SYNC_DISABLE",TS_SEL="DQSN",PDR_MODE_SEL="DQSN",DISABLE_GSR="ENABLE",DDR_SIGNAL_TYPE="DX",DLY_TEST_EN="ENABLE",ODT_SRC_SEL="DQSN",DQS_PUPD="PD",DQS_PUPD_STRENGTH="OFF",MODE="BI",INDEL=0,OUTDEL=0,SIGTYPE="DX",OUTPUT_IMP=60) in D:\TD\arch/ph1_macro.v(8530)
HDL-1007 : elaborate module PH1_PHY_DDR_BANK(A_DLY_TEST_EN="ENABLE",A_DDR_SIGNAL_TYPE_DQS="AC",A_DCC_EN="ENABLE",A_BYTE_TYPE="AC",B_DLY_TEST_EN="ENABLE",B_DDR_SIGNAL_TYPE_DQS="AC",B_DCC_EN="ENABLE",B_BYTE_TYPE="AC",C_DLY_TEST_EN="ENABLE",C_DDR_SIGNAL_TYPE_DQS="AC",C_DCC_EN="ENABLE",C_BYTE_TYPE="AC",D_DLY_TEST_EN="ENABLE",D_DDR_SIGNAL_TYPE_DQS="AC",D_DCC_EN="ENABLE",D_BYTE_TYPE="AC",DCI_EN="ENABLE",ZQ_VALUE=8'b10111101,ODTINIT_VALUE=0,VREF1_RANK0_MODE="DDR_DRAM",VREF1_RANK1_MODE="DDR_DRAM",VREF2_RANK0_MODE="DDR_DRAM",VREF2_RANK1_MODE="DDR_DRAM",VREF3_RANK0_MODE="DDR_DRAM",VREF3_RANK1_MODE="DDR_DRAM",VREF4_RANK0_MODE="DDR_DRAM",VREF4_RANK1_MODE="DDR_DRAM",A_DDR_SIGNAL_TYPE="AC",B_DDR_SIGNAL_TYPE="AC",C_DDR_SIGNAL_TYPE="AC",D_DDR_SIGNAL_TYPE="AC") in D:\TD\arch/ph1_macro.v(7596)
HDL-1007 : elaborate module PH1_PHY_DDR_BANK(A_DLY_TEST_EN="ENABLE",A_DCC_EN="ENABLE",A_DCC_CLK_SEL="CLK_WL",B_DLY_TEST_EN="ENABLE",B_DCC_EN="ENABLE",B_DCC_CLK_SEL="CLK_WL",C_DLY_TEST_EN="ENABLE",C_DCC_EN="ENABLE",C_DCC_CLK_SEL="CLK_WL",D_DLY_TEST_EN="ENABLE",D_DCC_EN="ENABLE",D_DCC_CLK_SEL="CLK_WL",DCI_EN="ENABLE",ZQ_VALUE=8'b10111101,ODTINIT_VALUE=0,VREF1_RANK0_MODE="DDR_DRAM",VREF1_RANK1_MODE="DDR_DRAM",VREF2_RANK0_MODE="DDR_DRAM",VREF2_RANK1_MODE="DDR_DRAM",VREF3_RANK0_MODE="DDR_DRAM",VREF3_RANK1_MODE="DDR_DRAM",VREF4_RANK0_MODE="DDR_DRAM",VREF4_RANK1_MODE="DDR_DRAM") in D:\TD\arch/ph1_macro.v(7596)
HDL-5314 WARNING: net 'dq_ts_md[79]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14471)
HDL-5314 WARNING: net 'dq_se_ts_md[3]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14472)
HDL-5314 WARNING: net 'dqs_ts_md[7]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14473)
HDL-5314 WARNING: net 'doq[319]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14490)
HDL-5314 WARNING: net 'dosp[31]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14491)
HDL-5314 WARNING: net 'dosn[31]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14492)
HDL-5314 WARNING: net 'in_dqsp_bdl_byp[3]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14494)
HDL-5314 WARNING: net 'in_dqsn_bdl_byp[3]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14495)
HDL-5314 WARNING: net 'in_bdl_byp[39]' does not have a driver in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(14496)
HDL-5314 Similar messages will be suppressed.
HDL-5317 WARNING: input port 'wr_path_rstn_upp' is not connected on this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(16306)
HDL-5317 WARNING: input port 'sect_sel_i' is not connected on this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076)
HDL-5323 WARNING: input port 'zqcal_code[167]' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12592)
HDL-5317 WARNING: input port 'zqcal_code[55]' is not connected on this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12592)
HDL-1007 : elaborate module alc_axi_bridge_top(AXI_ADDR_WIDTH=31,AXI_DATA_WIDTH=256,MC_DATA_WIDTH=256) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1017)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2324)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1130)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1130)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1130)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1130)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(793)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(434)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1978)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2942)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(962)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2805)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1023)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1874)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(575)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(434)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1978)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2942)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(736)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2088)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1874)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1874)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1634)
HDL-1007 : elaborate module alc_mc_top(DQS_WIDTH=4,DQ_WIDTH=32,DM_WIDTH=4,MC_DATA_WIDTH=256,MC_MASK_WIDTH=32,PAYLOAD_WIDTH=32,REORDER="NORMAL",tRFC=208,tWR=12,tRAS=28,tRTP=6,tRTW=9) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5022)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5781)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4854)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4870)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4911)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4927)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5083)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4969)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4985)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5026)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5042)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2110)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3693)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3787)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3852)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3870)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3874)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1260)
HDL-1007 : extracting RAM for identifier '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1310)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1901)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(6156)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1017)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(858)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1139)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1568)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1499)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1658)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(1799)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2532)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2590)
HDL-5369 WARNING: latch inferred for net '**' in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2764)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5562)
HDL-1007 : elaborate module ** in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4490)
HDL-1007 : elaborate module alc_dfi_retiming(DQS_WIDTH=4,ADDR_WIDTH=15,ROW_WIDTH=15,CWL=8) in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3406)
HDL-5007 WARNING: using initial value of 'rdDataEnLatency' since it is never assigned in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3881)
HDL-5323 WARNING: input port 'pzq_cal_done_i' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(578)
HDL-5317 WARNING: input port 'phy2mc_per_rd_done' is not connected on this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(932)
HDL-5323 WARNING: input port 'mc2phy_act_n[6]' remains unconnected for this instance in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(932)
HDL-1007 : elaborate module uiFDMA(M_AXI_ID_WIDTH=4,M_AXI_DATA_WIDTH=256,M_AXI_MAX_BURST_LEN=16) in ../../uisrc/03_ip/uifdma/uiFDMA.v(44)
HDL-1007 : elaborate module uisetvbuf(BUF_DELAY=0,BUF_LENTH=2) in ../../uisrc/03_ip/uisetvbuf/uisetvbuf.v(32)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(332)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(332)
HDL-1007 : port 'wr_rst_done' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(332)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(512)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(512)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(512)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(512)
HDL-1007 : port 'rdusedw' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(512)
HDL-1007 : port 'wr_rst_done' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(512)
HDL-1007 : elaborate module uidbuf(AXI_DATA_WIDTH=256,W_DATAWIDTH=128,W_DSIZEBITS=23,W_XSIZE=480,W_XSTRIDE=480,W_XDIV=6,W_BUFSIZE=2,R_DSIZEBITS=23,R_XDIV=6,R_BUFSIZE=2) in ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(43)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v(340)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v(340)
HDL-1007 : elaborate module wfifo(ADDR_WIDTH_W=12,ADDR_WIDTH_R=11,AL_FULL_NUM=2046) in ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_wfifo(ADDR_WIDTH=11) in ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v(369)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_wfifo(ADDR_WIDTH=12) in ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v(369)
HDL-1007 : elaborate module ram_infer_wfifo(DATAWIDTH_A=128,ADDRWIDTH_A=12,DATAWIDTH_B=256,ADDRWIDTH_B=11) in ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v(457)
HDL-1007 : extracting RAM for identifier 'memory' in ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v(522)
HDL-5317 WARNING: input port 'dib[255]' is not connected on this instance in ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.v(345)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v(340)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v(340)
HDL-1007 : elaborate module rfifo(ADDR_WIDTH_W=9,ADDR_WIDTH_R=12,AL_FULL_NUM=254) in ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_rfifo(ADDR_WIDTH=12) in ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v(369)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_rfifo in ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v(369)
HDL-1007 : elaborate module ram_infer_rfifo(DATAWIDTH_A=256,ADDRWIDTH_A=9,DATAWIDTH_B=32,ADDRWIDTH_B=12) in ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v(457)
HDL-1007 : extracting RAM for identifier 'memory' in ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v(522)
HDL-5317 WARNING: input port 'dib[31]' is not connected on this instance in ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.v(345)
HDL-1007 : elaborate module uirgb32to24 in ../../uisrc/03_ip/isp/uirgb32to24/uirgb32to24.v(28)
HDL-1007 : elaborate module uivtc(H_ActiveSize=1920,H_FrameSize=2068,H_SyncStart=2008,H_SyncEnd=2052,V_FrameSize=1108,V_SyncStart=1084,V_SyncEnd=1089) in ../../uisrc/03_ip/vtc/uivtc.v(42)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(226)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(226)
HDL-1007 : elaborate module udp_pkg_buf(DATA_WIDTH_W=24,DATA_WIDTH_R=24,AL_FULL_NUM=2045) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_udp_pkg_buf(ADDR_WIDTH=12) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(250)
HDL-1007 : elaborate module ram_infer_udp_pkg_buf(DATAWIDTH_A=24,ADDRWIDTH_A=12,DATAWIDTH_B=24,ADDRWIDTH_B=12) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(398)
HDL-5317 WARNING: input port 'dib[23]' is not connected on this instance in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(231)
HDL-1007 : elaborate module uiudp_stack in ../../uisrc/03_ip/uiudp_stack/uiudp_stack.v(36)
HDL-1007 : elaborate module uiudp_layer in ../../uisrc/03_ip/uiudp_stack/uiudp_layer.v(38)
HDL-1007 : elaborate module uiudp_tx in ../../uisrc/03_ip/uiudp_stack/uiudp_tx.v(38)
HDL-1007 : elaborate module PH1_LOGIC_SHIFTER(DATA_WIDTH=8,DATA_DEPTH=8) in D:\TD\arch/ph1_macro.v(380)
HDL-1007 : elaborate module uiudp_rx in ../../uisrc/03_ip/uiudp_stack/uiudp_rx.v(39)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uiip_layer.v(86)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uiip_layer.v(86)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uiip_layer.v(86)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uiip_layer.v(86)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uiip_layer.v(86)
HDL-1007 : elaborate module uiip_layer in ../../uisrc/03_ip/uiudp_stack/uiip_layer.v(40)
HDL-1007 : elaborate module udp_pkg_buf(ADDR_WIDTH_W=11,ADDR_WIDTH_R=11) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_udp_pkg_buf(ADDR_WIDTH=11) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(250)
HDL-1007 : elaborate module ram_infer_udp_pkg_buf(DATAWIDTH_A=8,ADDRWIDTH_A=11,DATAWIDTH_B=8,ADDRWIDTH_B=11) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(398)
HDL-5317 WARNING: input port 'dib[7]' is not connected on this instance in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(231)
HDL-1007 : elaborate module uiip_tx in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(39)
HDL-1007 : elaborate module PH1_LOGIC_SHIFTER(DATA_WIDTH=8,DATA_DEPTH=20) in D:\TD\arch/ph1_macro.v(380)
HDL-1007 : elaborate module uiicmp_pkg_tx in ../../uisrc/03_ip/uiudp_stack/uiicmp_pkg_tx.v(37)
HDL-1007 : elaborate module uiip_rx in ../../uisrc/03_ip/uiudp_stack/uiip_rx.v(42)
HDL-1007 : elaborate module uiip_header_checksum in ../../uisrc/03_ip/uiudp_stack/uiip_header_checksum.v(37)
HDL-1007 : elaborate module uiicmp_pkg_ctrl in ../../uisrc/03_ip/uiudp_stack/uiicmp_pkg_ctrl.v(39)
HDL-1007 : elaborate module uiarp_layer in ../../uisrc/03_ip/uiudp_stack/uiarp_layer.v(40)
HDL-1007 : elaborate module uiarp_tx in ../../uisrc/03_ip/uiudp_stack/uiarp_tx.v(36)
HDL-1007 : elaborate module uiarp_rx in ../../uisrc/03_ip/uiudp_stack/uiarp_rx.v(38)
HDL-1007 : elaborate module mac_cache in ../../uisrc/03_ip/uiudp_stack/mac_cache.v(36)
HDL-1007 : elaborate module uiip_arp_tx in ../../uisrc/03_ip/uiudp_stack/uiip_arp_tx.v(39)
HDL-1007 : elaborate module uiip_arp_rx in ../../uisrc/03_ip/uiudp_stack/uiip_arp_rx.v(37)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_layer.v(112)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_layer.v(112)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_layer.v(112)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_layer.v(112)
HDL-1007 : port 'wrusedw' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_layer.v(112)
HDL-1007 : port 'rdusedw' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_layer.v(112)
HDL-1007 : elaborate module uimac_layer in ../../uisrc/03_ip/uiudp_stack/uimac_layer.v(38)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(195)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(195)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(195)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(195)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(195)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(219)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(219)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(219)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(219)
HDL-1007 : port 'wrusedw' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(219)
HDL-1007 : port 'rdusedw' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(219)
HDL-1007 : elaborate module uimac_tx in ../../uisrc/03_ip/uiudp_stack/uimac_tx.v(39)
HDL-1007 : elaborate module udp_pkg_buf in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(13)
HDL-1007 : elaborate module ram_infer_udp_pkg_buf(DATAWIDTH_A=8,ADDRWIDTH_A=12,DATAWIDTH_B=8,ADDRWIDTH_B=12) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(398)
HDL-5317 WARNING: input port 'dib[7]' is not connected on this instance in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(231)
HDL-1007 : elaborate module udp_pkg_buf(DATA_WIDTH_W=75,DATA_WIDTH_R=75,ADDR_WIDTH_W=7,ADDR_WIDTH_R=7) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_udp_pkg_buf(ADDR_WIDTH=7) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(250)
HDL-1007 : elaborate module ram_infer_udp_pkg_buf(DATAWIDTH_A=75,ADDRWIDTH_A=7,DATAWIDTH_B=75,ADDRWIDTH_B=7) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(398)
HDL-5317 WARNING: input port 'dib[74]' is not connected on this instance in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(231)
HDL-1007 : elaborate module PH1_LOGIC_SHIFTER(DATA_WIDTH=8,DATA_DEPTH=22) in D:\TD\arch/ph1_macro.v(380)
HDL-1007 : elaborate module crc32_gen in ../../uisrc/03_ip/uiudp_stack/crc32_gen.v(3)
HDL-1007 : elaborate module uimac_tx_pause_ctrl in ../../uisrc/03_ip/uiudp_stack/uimac_tx_pause_ctrl.v(38)
HDL-1007 : elaborate module udp_pkg_buf(DATA_WIDTH_W=70,DATA_WIDTH_R=70,ADDR_WIDTH_W=7,ADDR_WIDTH_R=7) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(13)
HDL-1007 : elaborate module ram_infer_udp_pkg_buf(DATAWIDTH_A=70,ADDRWIDTH_A=7,DATAWIDTH_B=70,ADDRWIDTH_B=7) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(398)
HDL-5317 WARNING: input port 'dib[69]' is not connected on this instance in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(231)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(157)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(157)
HDL-1007 : port 'empty_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(157)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(157)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(157)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(178)
HDL-1007 : port 'full_flag' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(178)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(178)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(178)
HDL-1007 : port 'wrusedw' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(178)
HDL-1007 : port 'rdusedw' remains unconnected for this instance in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(178)
HDL-1007 : elaborate module uimac_rx in ../../uisrc/03_ip/uiudp_stack/uimac_rx.v(41)
HDL-1007 : elaborate module udp_pkg_buf(DATA_WIDTH_W=27,DATA_WIDTH_R=27,ADDR_WIDTH_W=7,ADDR_WIDTH_R=7) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(13)
HDL-1007 : elaborate module ram_infer_udp_pkg_buf(DATAWIDTH_A=27,ADDRWIDTH_A=7,DATAWIDTH_B=27,ADDRWIDTH_B=7) in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(398)
HDL-5317 WARNING: input port 'dib[26]' is not connected on this instance in ../../uisrc/03_ip/al_softfifo/udp_pkg_buf.v(231)
HDL-1007 : elaborate module crc32_check in ../../uisrc/03_ip/uiudp_stack/crc32_check.v(3)
HDL-1007 : elaborate module uimac_tx_frame_ctrl in ../../uisrc/03_ip/uiudp_stack/uimac_tx_frame_ctrl.v(36)
HDL-1007 : elaborate module rgmii_interface in ../../uisrc/03_ip/uiudp_stack/rgmii_interface.v(36)
HDL-1007 : elaborate module PH1_PHY_SCLK_V2 in D:\TD\arch/ph1_macro.v(3517)
HDL-1007 : elaborate module PH1_LOGIC_IDDR in D:\TD\arch/ph1_macro.v(11483)
HDL-5323 WARNING: input port 'O_raw_tready' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(227)
HDL-5323 WARNING: input port 'I_tdest[9]' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(251)
HDL-5323 WARNING: input port 'gmii_tx_er' remains unconnected for this instance in ../../uisrc/01_rtl/system_top.v(981)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is system_top
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_L0nva2P2[0]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[11]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[10]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[9]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[8]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[7]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[6]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[5]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[4]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "al_soft_fifo_eospkg6_[3]" in ../../al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(0) 
HDL-5106 Similar messages will be suppressed.
HDL-1100 : Inferred 21 RAMs.
RUN-1003 : finish command "elaborate -top system_top" in  4.336985s wall, 4.203125s user + 0.125000s system = 4.328125s CPU (99.8%)

RUN-1004 : used memory is 1885 MB, reserved memory is 1887 MB, peak memory is 1886 MB
RUN-1002 : start command "read_adc ../../uisrc/04_pin/fpga_pin.adc"
RUN-1002 : start command "set_pin_assignment  IO_cam_sda   LOCATION = Y22; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  I_ddr_clk   LOCATION = AB11; IOSTANDARD = LVDS18; "
RUN-1002 : start command "set_pin_assignment  I_sys_clk_25m   LOCATION = Y23; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  O_cam_scl   LOCATION = Y21; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  O_clk_24m   LOCATION = AC23; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  O_phy_rst          LOCATION = T17; IOSTANDARD = LVCMOS33;"
RUN-1002 : start command "set_pin_assignment  I_a_rgmii_rxc      LOCATION = N21; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  I_a_rgmii_rx_ctl   LOCATION = K25; IOSTANDARD = LVCMOS33;  INDEL = 20;"
RUN-1002 : start command "set_pin_assignment  I_a_rgmii_rxd[0]   LOCATION = M25; IOSTANDARD = LVCMOS33;  INDEL = 20;"
RUN-1002 : start command "set_pin_assignment  I_a_rgmii_rxd[1]   LOCATION = L25; IOSTANDARD = LVCMOS33;  INDEL = 20;"
RUN-1002 : start command "set_pin_assignment  I_a_rgmii_rxd[2]   LOCATION = M24;  IOSTANDARD = LVCMOS33;  INDEL = 20;"
RUN-1002 : start command "set_pin_assignment  I_a_rgmii_rxd[3]   LOCATION = L24;  IOSTANDARD = LVCMOS33;  INDEL = 20;"
RUN-1002 : start command "set_pin_assignment  O_a_rgmii_txc      LOCATION = N22;  IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  O_a_rgmii_tx_ctl   LOCATION = K26;  IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  O_a_rgmii_txd[0]   LOCATION = N18;  IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  O_a_rgmii_txd[1]   LOCATION = M19;  IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  O_a_rgmii_txd[2]   LOCATION = N19;  IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  O_a_rgmii_txd[3]   LOCATION = M20;  IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_inst_assignment  u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO   location=X5Y0Z0; "
RUN-1001 : Starting of IO setups legality check.
RUN-1002 : start command "read_ip_adc -ip ddr_ip -file ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.adc"
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[0]  LOCATION = AB17; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[1]  LOCATION = AD19; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[2]  LOCATION = AA19; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[3]  LOCATION = AB20; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[4]  LOCATION = AB19; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[5]  LOCATION = AA20; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[6]  LOCATION = AC17; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[7]  LOCATION = AC19; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[8]  LOCATION = AF20; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[9]  LOCATION = AF15; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[10]  LOCATION = AE17; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[11]  LOCATION = AE15; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[12]  LOCATION = AF17; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[13]  LOCATION = AD16; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[14]  LOCATION = AF19; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[15]  LOCATION = AF14; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[16]  LOCATION = W16; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[17]  LOCATION = W15; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[18]  LOCATION = W14; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[19]  LOCATION = V19; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[20]  LOCATION = V14; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[21]  LOCATION = V18; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[22]  LOCATION = V16; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[23]  LOCATION = V17; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[24]  LOCATION = AC16; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[25]  LOCATION = AA15; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[26]  LOCATION = AB16; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[27]  LOCATION = AA14; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[28]  LOCATION = AA18; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[29]  LOCATION = AD14; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[30]  LOCATION = AA17; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dq[31]  LOCATION = AB15; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dqs_n[0]  LOCATION = AE20; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dqs_p[0]  LOCATION = AD20; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dqs_n[1]  LOCATION = AF18; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dqs_p[1]  LOCATION = AE18; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dqs_n[2]  LOCATION = W19; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dqs_p[2]  LOCATION = W18; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dqs_n[3]  LOCATION = Y16; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dqs_p[3]  LOCATION = Y15; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dm[0]  LOCATION = AD18; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dm[1]  LOCATION = AD15; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dm[2]  LOCATION = Y17; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_dm[3]  LOCATION = AC14; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_ck_n[0]  LOCATION = AB9; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_ck_p[0]  LOCATION = AA9; IOSTANDARD = DIFF_SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_ras_n  LOCATION = AA7; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_cas_n  LOCATION = Y10; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_we_n  LOCATION = W10; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_reset_n  LOCATION = AF7; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_cke[0]  LOCATION = AE12; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_cs_n[0]  LOCATION = AC8; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_odt[0]  LOCATION = AD8; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[0]  LOCATION = AF8; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[1]  LOCATION = AC7; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[2]  LOCATION = AE8; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[3]  LOCATION = AA8; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[4]  LOCATION = AC12; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[5]  LOCATION = Y7; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[6]  LOCATION = AC13; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[7]  LOCATION = V7; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[8]  LOCATION = AB12; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[9]  LOCATION = AE10; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[10]  LOCATION = AD10; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[11]  LOCATION = W9; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[12]  LOCATION = Y8; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[13]  LOCATION = AD11; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_addr[14]  LOCATION = V8; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_ba[0]  LOCATION = AB7; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_ba[1]  LOCATION = AD13; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ippin_assignment ddr_ip  ddr_ba[2]  LOCATION = AE7; IOSTANDARD = SSTL135; "
RUN-1002 : start command "set_ipinst_assignment ddr_ip u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0 LOCATION = X97Y40Z0"
RUN-1002 : start command "set_ipinst_assignment ddr_ip u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes LOCATION = X113Y40Z0"
RUN-1002 : start command "set_ipinst_assignment ddr_ip u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes LOCATION = X113Y0Z0"
RUN-1002 : start command "set_ipinst_assignment ddr_ip u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst  LOCATION = X113Y79Z0"
RUN-1002 : start command "set_ipinst_assignment ddr_ip u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst  LOCATION = X113Y40Z0"
RUN-1001 : Starting of IO setups legality check.
RUN-1003 : finish command "read_ip_adc -ip ddr_ip -file ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.adc" in  4.724307s wall, 4.703125s user + 0.000000s system = 4.703125s CPU (99.6%)

RUN-1004 : used memory is 1882 MB, reserved memory is 1884 MB, peak memory is 1886 MB
RUN-1002 : start command "read_sdc ../../uisrc/04_pin/timing.sdc"
RUN-1002 : start command "read_sdc -ip ddr_ip ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.sdc"
RUN-1002 : start command "read_sdc -ip rfifo ../../uisrc/03_ip/uifdmadbuf/rfifo/rfifo.tcl"
RUN-1002 : start command "read_sdc -ip wfifo ../../uisrc/03_ip/uifdmadbuf/wfifo/wfifo.tcl"
RUN-1002 : start command "export_db imx_face_udp_elaborate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step rtl"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :         Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :        fix_undriven       |     0      |        0         |        
RUN-1001 :   gated_clock_conversion  |    off     |       off        |        
RUN-1001 :         infer_fsm         |    auto    |       auto       |        
RUN-1001 :         infer_rom         |     on     |        on        |        
RUN-1001 :       infer_shifter       |     on     |        on        |        
RUN-1001 :       keep_hierarchy      |    auto    |       auto       |        
RUN-1001 :        merge_equal        |     on     |        on        |        
RUN-1001 :      min_control_set      |     8      |        8         |        
RUN-1001 :       min_ripple_len      |    auto    |       auto       |        
RUN-1001 :          seq_syn          |     on     |        on        |        
RUN-1001 : -------------------------------------------------------------------
RUN-1002 : start command "insert_debugger ../../chip_debugger"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-5065 WARNING: Register "genCA$op" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(0) is described with both an asynchronous reset and an asynchronous set. It may have an uncertainty of the timing. Please conside rewriting code.
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.056712s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.7%); Memory(MB): used = 1908, reserved = 1996, peak = 1908;

SYN-1079 : finish stage Check Design Sanity. Total instances: 128356, Total nets: 303679.

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 5.164171s wall, 5.078125s user + 0.000000s system = 5.078125s CPU (98.3%); Memory(MB): used = 1908, reserved = 1996, peak = 1908;

SYN-1079 : finish stage Initialize Design. Total instances: 32562, Total nets: 165116.

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model system_top
SYN-1050 : Instances selected by 'keep_hierarchy':
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :           instance           |  keep_hierarchy  |         down_module         |         file(line)          
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :        udp_tfifo_inst        |       true       | udp_pkg_buf(DATA_WIDTH_...  | ../../uisrc/01_rtl/syst...  
RUN-1001 :  udp_stack_inst/ip_layer...  |       true       | udp_pkg_buf(ADDR_WIDTH_...  | ../../uisrc/03_ip/uiudp...  
RUN-1001 :  udp_stack_inst/mac_laye...  |       true       | udp_pkg_buf(DATA_WIDTH_...  | ../../uisrc/03_ip/uiudp...  
RUN-1001 :  udp_stack_inst/mac_laye...  |       true       |         udp_pkg_buf         | ../../uisrc/03_ip/uiudp...  
RUN-1001 :  udp_stack_inst/mac_laye...  |       true       | udp_pkg_buf(DATA_WIDTH_...  | ../../uisrc/03_ip/uiudp...  
RUN-1001 :  udp_stack_inst/mac_laye...  |       true       |         udp_pkg_buf         | ../../uisrc/03_ip/uiudp...  
RUN-1001 :  udp_stack_inst/mac_laye...  |       true       | udp_pkg_buf(DATA_WIDTH_...  | ../../uisrc/03_ip/uiudp...  
RUN-1001 : ------------------------------------------------------------------------------------------------------------
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 2.326742s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (98.7%); Memory(MB): used = 1913, reserved = 2001, peak = 1913;

SYN-1079 : finish stage Flatten Module. Total instances: 101961, Total nets: 232835.

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-5044 CRITICAL-WARNING: The pin "hctrl_jtag_tclk" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "hctrl_jtag_tdi" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "hctrl_jtag_tms" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "hctrl_jtag_trst_n" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "wakeup_mux_dly" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(12076) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "A_diq[103]" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(17438) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "A_diq[102]" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(17438) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "A_diq[101]" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(17438) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "A_diq[100]" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(17438) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 CRITICAL-WARNING: The pin "A_diq[99]" of inst "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(17438) is hardwired pin, but connect to a const net, it will be disconnected. You can connect it to the related hardwired pin or just leave it undriven.
SYN-5044 Similar messages will be suppressed.
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21596) / pin "ecc_dbiterrinj"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" in ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(21596) / pin "ecc_sbiterrinj"
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[15]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[14]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[13]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[12]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[11]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[10]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[9]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[8]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[7]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 WARNING: Undriven net: model "system_top" / net "ae[6]_syn_3" in ../../uisrc/01_rtl/system_top.v(95)
		the net's pin: pin "i" in ../../uisrc/01_rtl/system_top.v(95)
SYN-5013 Similar messages will be suppressed.
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 1.590630s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (100.2%); Memory(MB): used = 1869, reserved = 1966, peak = 1913;

SYN-1079 : finish stage Uniform Instance. Total instances: 92375, Total nets: 222015.

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1066 : Inferred FSM for state register 'u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/gr_cas_state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    01               01
                    10               10
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/gr_cas_state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'u_ddr_phy/u_alc_mc_top/bgr[1]$u_page_ctrl/gr_cas_state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    01               01
                    10               10
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_ddr_phy/u_alc_mc_top/bgr[1]$u_page_ctrl/gr_cas_state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'u_ddr_phy/u_alc_mc_top/bgr[2]$u_page_ctrl/gr_cas_state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    01               01
                    10               10
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_ddr_phy/u_alc_mc_top/bgr[2]$u_page_ctrl/gr_cas_state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'u_ddr_phy/u_alc_mc_top/bgr[3]$u_page_ctrl/gr_cas_state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    01               01
                    10               10
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_ddr_phy/u_alc_mc_top/bgr[3]$u_page_ctrl/gr_cas_state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'u_ddr_phy/u_alc_mc_top/u_ref_ctrl/ref_cst_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
             000000001        000000001
             000000010        000000010
             000000100        000000100
             000001000        000001000
             000010000        000010000
             000100000        000100000
             001000000        001000000
             010000000        010000000
             100000000        100000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_ddr_phy/u_alc_mc_top/u_ref_ctrl/ref_cst_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_rx_ctl_i0/state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_rx/uart_rx_ctl_i0/state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_uartCtrl/u_uart_tx/uart_tx_ctl_i0/state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_lp_state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   001            00010
                   010            00100
                   011            01000
                   100            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_lane0_hs_detect/S_lp_state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'u_uicfg_imx415/TS_S_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_uicfg_imx415/TS_S_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/arp_layer_inst/arp_rx_inst/STATE_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00               01
                    01               10
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/arp_layer_inst/arp_rx_inst/STATE_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/arp_layer_inst/arp_rx_inst/cnt_reg' in module 'system_top'
------------------------------------------------------------
     Previous Encoding                     New Encoding
------------------------------------------------------------
                 00000     0000000000000000000000000001
                 00001     0000000000000000000000000010
                 00010     0000000000000000000000000100
                 00011     0000000000000000000000001000
                 00100     0000000000000000000000010000
                 00101     0000000000000000000000100000
                 00110     0000000000000000000001000000
                 00111     0000000000000000000010000000
                 01000     0000000000000000000100000000
                 01001     0000000000000000001000000000
                 01010     0000000000000000010000000000
                 01011     0000000000000000100000000000
                 01100     0000000000000001000000000000
                 01101     0000000000000010000000000000
                 01110     0000000000000100000000000000
                 01111     0000000000001000000000000000
                 10000     0000000000010000000000000000
                 10001     0000000000100000000000000000
                 10010     0000000001000000000000000000
                 10011     0000000010000000000000000000
                 10100     0000000100000000000000000000
                 10101     0000001000000000000000000000
                 10110     0000010000000000000000000000
                 10111     0000100000000000000000000000
                 11000     0001000000000000000000000000
                 11001     0010000000000000000000000000
                 11010     0100000000000000000000000000
                 11011     1000000000000000000000000000
------------------------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/arp_layer_inst/arp_rx_inst/cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_arp_tx_inst/STATE_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000          0000001
                   011          0000010
                   101          0000100
                   010          0001000
                   001          0010000
                   100          0100000
                   110          1000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_arp_tx_inst/STATE_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/STATE_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/STATE_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/cnt_reg' in module 'system_top'
---------------------------------------------------
     Previous Encoding            New Encoding
---------------------------------------------------
                 00000     0000000000000000001
                 00001     0000000000000000010
                 00010     0000000000000000100
                 00011     0000000000000001000
                 00100     0000000000000010000
                 00101     0000000000000100000
                 00110     0000000000001000000
                 00111     0000000000010000000
                 01000     0000000000100000000
                 01001     0000000001000000000
                 01010     0000000010000000000
                 01011     0000000100000000000
                 01100     0000001000000000000
                 01101     0000010000000000000
                 01110     0000100000000000000
                 01111     0001000000000000000
                 10000     0010000000000000000
                 10001     0100000000000000000
                 10010     1000000000000000000
---------------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/icmp_pkg_ctrl_inst/checksum_state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/icmp_pkg_ctrl_inst/checksum_state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/icmp_pkg_ctrl_inst/cnt_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000        000000001
                  0001        000000010
                  0010        000000100
                  0011        000001000
                  0100        000010000
                  0101        000100000
                  0110        001000000
                  0111        010000000
                  1000        100000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/icmp_pkg_ctrl_inst/cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/ip_header_checksum_inst/state_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_rx_inst/ip_header_checksum_inst/state_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_tx_inst/STATE_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   001            00010
                   010            00100
                   100            01000
                   011            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_tx_inst/STATE_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_tx_inst/cnt_reg' in module 'system_top'
----------------------------------------------------
     Previous Encoding             New Encoding
----------------------------------------------------
                 00000     00000000000000000001
                 00001     00000000000000000010
                 00010     00000000000000000100
                 00011     00000000000000001000
                 00100     00000000000000010000
                 00101     00000000000000100000
                 00110     00000000000001000000
                 00111     00000000000010000000
                 01000     00000000000100000000
                 01001     00000000001000000000
                 01010     00000000010000000000
                 01011     00000000100000000000
                 01100     00000001000000000000
                 01101     00000010000000000000
                 01110     00000100000000000000
                 01111     00001000000000000000
                 10000     00010000000000000000
                 10001     00100000000000000000
                 10010     01000000000000000000
                 10011     10000000000000000000
----------------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_tx_inst/cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_tx_inst/icmp_pkg_tx_inst/STATE_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_tx_inst/icmp_pkg_tx_inst/STATE_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/ip_layer_inst/ip_tx_inst/icmp_pkg_tx_inst/cnt1_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000        000000001
                  0001        000000010
                  0010        000000100
                  0011        000001000
                  0100        000010000
                  0101        000100000
                  0110        001000000
                  0111        010000000
                  1000        100000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/ip_layer_inst/ip_tx_inst/icmp_pkg_tx_inst/cnt1_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/mac_layer_inst/mac_rx_inst/STATE_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   001            00010
                   010            00100
                   011            01000
                   100            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/mac_layer_inst/mac_rx_inst/STATE_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/mac_layer_inst/mac_rx_inst/S_RFIFO_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/mac_layer_inst/mac_rx_inst/S_RFIFO_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/mac_layer_inst/mac_rx_inst/cnt_reg' in module 'system_top'
----------------------------------------------
     Previous Encoding       New Encoding
----------------------------------------------
                  0000     00000000000001
                  0001     00000000000010
                  0010     00000000000100
                  0011     00000000001000
                  0100     00000000010000
                  0101     00000000100000
                  0110     00000001000000
                  0111     00000010000000
                  1000     00000100000000
                  1001     00001000000000
                  1010     00010000000000
                  1011     00100000000000
                  1100     01000000000000
                  1101     10000000000000
----------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/mac_layer_inst/mac_rx_inst/cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_tx_frame_ctrl_inst/cnt_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   001            00010
                   010            00100
                   011            01000
                   100            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_tx_frame_ctrl_inst/cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/mac_layer_inst/mac_tx_inst/S_RFIFO_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000           000001
                   001           000010
                   101           000100
                   010           001000
                   011           010000
                   100           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/mac_layer_inst/mac_tx_inst/S_RFIFO_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/mac_layer_inst/mac_tx_inst/S_WFIFO_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/mac_layer_inst/mac_tx_inst/S_WFIFO_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/mac_layer_inst/mac_tx_inst/data22_cnt_reg' in module 'system_top'
-------------------------------------------------------
     Previous Encoding                New Encoding
-------------------------------------------------------
                 00000     00000000000000000000001
                 00001     00000000000000000000010
                 00010     00000000000000000000100
                 00011     00000000000000000001000
                 00100     00000000000000000010000
                 00101     00000000000000000100000
                 00110     00000000000000001000000
                 00111     00000000000000010000000
                 01000     00000000000000100000000
                 01001     00000000000001000000000
                 01010     00000000000010000000000
                 01011     00000000000100000000000
                 01100     00000000001000000000000
                 01101     00000000010000000000000
                 01110     00000000100000000000000
                 01111     00000001000000000000000
                 10000     00000010000000000000000
                 10001     00000100000000000000000
                 10010     00001000000000000000000
                 10011     00010000000000000000000
                 10100     00100000000000000000000
                 10101     01000000000000000000000
                 10110     10000000000000000000000
-------------------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/mac_layer_inst/mac_tx_inst/data22_cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_pause_ctrl_inst/STATE_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_pause_ctrl_inst/STATE_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/udp_layer_inst/udp_rx_inst/cnt_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000      00000000001
                  0001      00000000010
                  0010      00000000100
                  0011      00000001000
                  0100      00000010000
                  0101      00000100000
                  0110      00001000000
                  0111      00010000000
                  1000      00100000000
                  1001      01000000000
                  1010      10000000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/udp_layer_inst/udp_rx_inst/cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/udp_layer_inst/udp_tx_inst/STATE_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/udp_layer_inst/udp_tx_inst/STATE_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'udp_stack_inst/udp_layer_inst/udp_tx_inst/cnt_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000         00000001
                  0001         00000010
                  0010         00000100
                  0011         00001000
                  0100         00010000
                  0101         00100000
                  0110         01000000
                  0111         10000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'udp_stack_inst/udp_layer_inst/udp_tx_inst/cnt_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'uidbuf_u0/WR_S_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    11             0100
                    10             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'uidbuf_u0/WR_S_reg' using encoding 'one_hot' in model 'system_top'
SYN-1066 : Inferred FSM for state register 'uiphyrst_inst/S_PHYRST_reg' in module 'system_top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'uiphyrst_inst/S_PHYRST_reg' using encoding 'one_hot' in model 'system_top'
SYN-1057 : Inferred 34 FSM(s)
SYN-1032 : 186309/2881 useful/useless nets, 82369/1117 useful/useless insts
SYN-1001 : Bypass 4 mux instances
SYN-1021 : Optimized 14 onehot mux instances.
SYN-1068 : Optimized 13 binary mux instances.
SYN-1019 : Optimized 23 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1021 : Optimized 10 onehot mux instances.
SYN-1016 : Merged 10833 instances.
SYN-1035 : Inferred 12 ROM(s)
5.000000
27.999000
6.000000
5.000000
SYN-1016 : Merged 3955 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 43.417018s wall, 42.765625s user + 0.296875s system = 43.062500s CPU (99.2%); Memory(MB): used = 2923, reserved = 2913, peak = 2923;

SYN-1079 : finish stage Optimize Design. Total instances: 118316, Total nets: 138828.

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1018 : Transformed 8 mux instances.
SYN-1019 : Optimized 9 mux instances.
SYN-1021 : Optimized 1033 onehot mux instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 34 inv instances.
SYN-1017 : Remove 121 const input seq instances
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 159 mux instances.
SYN-1020 : Optimized 1208 distributor mux.
SYN-1001 : Optimize 64 less-than instances
SYN-1019 : Optimized 284 mux instances.
SYN-2595 : bram inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst is set to PDPW/SP from DP for resource saving
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1016 : Merged 14484 instances.
SYN-1015 : Optimize round 1, 50742 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 14 inv instances.
SYN-1017 : Remove 27 const input seq instances
SYN-1019 : Optimized 1018 mux instances.
SYN-1020 : Optimized 298 distributor mux.
SYN-1019 : Optimized 397 mux instances.
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1016 : Merged 622 instances.
SYN-1015 : Optimize round 2, 2995 better
SYN-3010 : Optimized 170 DFF(s)
SYN-1014 : Optimize round 1
SYN-1017 : Remove 25 const input seq instances
SYN-1019 : Optimized 4 mux instances.
SYN-1020 : Optimized 131 distributor mux.
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1016 : Merged 789 instances.
SYN-1015 : Optimize round 1, 1080 better
SYN-1014 : Optimize round 2
SYN-1017 : Remove 4 const input seq instances
SYN-1019 : Optimized 5 mux instances.
SYN-1020 : Optimized 57 distributor mux.
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1016 : Merged 112 instances.
SYN-1015 : Optimize round 2, 208 better
SYN-1014 : Optimize round 3
SYN-1017 : Remove 6 const input seq instances
SYN-1019 : Optimized 36 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1016 : Merged 32 instances.
SYN-1015 : Optimize round 3, 150 better
SYN-1014 : Optimize round 4
SYN-1017 : Remove 18 const input seq instances
SYN-1019 : Optimized 93 mux instances.
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1015 : Optimize round 4, 181 better
SYN-1014 : Optimize round 5
SYN-1017 : Remove 12 const input seq instances
SYN-1019 : Optimized 15 mux instances.
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 5, 32 better
SYN-1014 : Optimize round 6
SYN-1017 : Remove 13 const input seq instances
SYN-1019 : Optimized 6 mux instances.
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 6, 21 better
SYN-1014 : Optimize round 7
SYN-1017 : Remove 19 const input seq instances
SYN-1019 : Optimized 15 mux instances.
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1015 : Optimize round 7, 37 better
SYN-1014 : Optimize round 8
SYN-1017 : Remove 3 const input seq instances
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-1015 : Optimize round 8, 6 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 124.909094s wall, 122.750000s user + 1.281250s system = 124.031250s CPU (99.3%); Memory(MB): used = 3251, reserved = 3260, peak = 3318;

SYN-1079 : finish stage Optimize Iteratively. Total instances: 113701, Total nets: 132694.

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.044355s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.7%); Memory(MB): used = 3251, reserved = 3260, peak = 3318;

SYN-1079 : finish stage Check Design. Total instances: 113701, Total nets: 132694.

SYN-1001 : End Stage 1 | Optimize RTL; Time: 177.518880s wall, 174.500000s user + 1.671875s system = 176.171875s CPU (99.2%); Memory(MB): used = 3251, reserved = 3260, peak = 3318;

SYN-1079 : finish stage Optimize RTL. Total instances: 113701, Total nets: 132694.

RUN-1003 : finish command "optimize_rtl" in  177.530864s wall, 174.500000s user + 1.671875s system = 176.171875s CPU (99.2%)

RUN-1004 : used memory is 3251 MB, reserved memory is 3260 MB, peak memory is 3318 MB
RUN-1002 : start command "report_area -file imx_face_udp_rtl.area"
RUN-1001 : standard
***Report Model: system_top Device: PH1A180SFG676***

IO Statistics
#IO                        89
  #input                    8
  #output                  36
  #inout                   45

Gate Statistics
#Basic gates            75209
  #and                   5778
  #nand                     0
  #or                    3432
  #nor                      0
  #xor                    575
  #xnor                     0
  #buf                      0
  #not                   2884
  #bufif1                   1
  #MX21                  1932
  #FADD                     0
  #DFF                  60607
  #LATCH                    0
#MACRO_ADD                752
#MACRO_EQ                 643
#MACRO_MULT                74
#MACRO_MUX              10423
#MACRO_OTHERS              24

LUT Statistics
#Total_luts             18120
  #lut4                  8216
  #lut5                   176
  #lut6                   712
  #lut5_mx41                0
  #lut4_alu1b            9016

RUN-1002 : start command "export_db imx_face_udp_rtl.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_face_udp_rtl.db" in  1.729533s wall, 2.343750s user + 0.046875s system = 2.390625s CPU (138.2%)

RUN-1004 : used memory is 3302 MB, reserved memory is 3315 MB, peak memory is 3318 MB
RUN-1002 : start command "commit_param -step gate"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   eram_cascade_height  |    auto    |       auto       |        
RUN-1001 :        map_mode        |    auto    |       auto       |        
RUN-1001 :      map_strategy      |     1      |        1         |        
RUN-1001 :       pack_effort      |   medium   |      medium      |        
RUN-1001 :     pack_seq_in_io     |    auto    |       auto       |        
RUN-1001 :         report         |  standard  |     standard     |        
RUN-1001 : ----------------------------------------------------------------
RUN-1002 : start command "optimize_gate -packarea imx_face_udp_gate.area"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
SYN-1001 : Stage 2 | Optimize Gate
SYN-1001 : Stage 2.1 | Map Reg
SYN-1001 : End Stage 2.1 | Map Reg; Time: 4.094731s wall, 4.062500s user + 0.031250s system = 4.093750s CPU (100.0%); Memory(MB): used = 3252, reserved = 3260, peak = 3318;

SYN-1079 : finish stage Map Reg. Total instances: 113701, Total nets: 132694.

SYN-1001 : Stage 2.2 | Map IO
SYN-6024 CRITICAL-WARNING: MapIO rule -- IDDR "rgmii_interface_inst/rgmii_rx_ctl_in" not have rst or rst is const or ASYNCRST is DISABLE, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../uisrc/03_ip/uiudp_stack/rgmii_interface.v(292).
SYN-6024 CRITICAL-WARNING: MapIO rule -- IDDR "rgmii_interface_inst/rxdata_in_bus[3]$rgmii_rx_data_in" not have rst or rst is const or ASYNCRST is DISABLE, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../uisrc/03_ip/uiudp_stack/rgmii_interface.v(268).
SYN-6024 CRITICAL-WARNING: MapIO rule -- IDDR "rgmii_interface_inst/rxdata_in_bus[2]$rgmii_rx_data_in" not have rst or rst is const or ASYNCRST is DISABLE, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../uisrc/03_ip/uiudp_stack/rgmii_interface.v(268).
SYN-6024 CRITICAL-WARNING: MapIO rule -- IDDR "rgmii_interface_inst/rxdata_in_bus[1]$rgmii_rx_data_in" not have rst or rst is const or ASYNCRST is DISABLE, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../uisrc/03_ip/uiudp_stack/rgmii_interface.v(268).
SYN-6024 CRITICAL-WARNING: MapIO rule -- IDDR "rgmii_interface_inst/rxdata_in_bus[0]$rgmii_rx_data_in" not have rst or rst is const or ASYNCRST is DISABLE, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../uisrc/03_ip/uiudp_stack/rgmii_interface.v(268).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ODDR "CMOS_CLK" not have rst or rst is const or ASYNCRST is DISABLE, this may lead PAD tx data out of sync with other PAD. Please consider rewriting code in ../../uisrc/01_rtl/system_top.v(76).
SYN-2001 : Map 89 IOs to PADs of model 'system_top'
SYN-1001 : End Stage 2.2 | Map IO; Time: 1.000577s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (98.4%); Memory(MB): used = 3255, reserved = 3263, peak = 3318;

SYN-1001 : Stage 2.3 | Map Macro
RUN-1002 : start command "update_pll_param -module system_top"
SYN-6577 WARNING: The clock signal "S_hs_rx_clk" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-6577 WARNING: The clock signal "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-6577 WARNING: The clock signal "uidbuf_u0/I_R_rclk" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 4 BUFG to GCLK
SYN-2541 : Reading BRAM "u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst" init file "..\..\uisrc\03_ip\alip\ph1a_ddr\ddr_ip_dbg.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 74 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 24 instances.
SYN-2571 : Optimize after map_dsp, round 1, 24 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2601 : All the used dsp number is 74
SYN-2531 : Shifter(udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst) width 8, depth 20
SYN-2531 : Shifter udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst has no init file
SYN-2531 : Shifter(udp_stack_inst/mac_layer_inst/mac_tx_inst/shift_mac_inst) width 8, depth 22
SYN-2531 : Shifter udp_stack_inst/mac_layer_inst/mac_tx_inst/shift_mac_inst has no init file
SYN-2531 : Shifter(udp_stack_inst/udp_layer_inst/udp_tx_inst/shift_udp_inst) width 8, depth 8
SYN-2531 : Shifter udp_stack_inst/udp_layer_inst/udp_tx_inst/shift_udp_inst has no init file
SYN-1001 : Throwback 1037 control mux instances
SYN-1001 : Generate 34 bigger adders
SYN-1001 : Convert 28 adder
5.000000
27.999000
6.000000
5.000000
SYN-1001 : Optimize 76 adders
SYN-2501 : Optimize round 1
SYN-1016 : Merged 1009 instances.
SYN-2501 : Optimize round 1, 4208 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1030 : Map 21 macro adder
SYN-1031 : Map 69 macro less-than
SYN-2501 : Map 611 macro adder(s)
SYN-3009 : Map 72 FxMUX in MapMacro
SYN-1019 : Optimized 2754 mux instances.
SYN-1016 : Merged 2052 instances.
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "oasr"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "ossr"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "sdi[15]"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "sdi[14]"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "sdi[13]"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "sdi[12]"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "sdi[11]"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "sdi[10]"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "sdi[9]"
SYN-5011 WARNING: Undriven pin: model "system_top" / inst "udp_stack_inst/ip_layer_inst/ip_tx_inst/shift_ip_tx_inst_syn_1" in ../../uisrc/03_ip/uiudp_stack/uiip_tx.v(113) / pin "sdi[8]"
SYN-5011 Similar messages will be suppressed.
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 2.3 | Map Macro; Time: 79.383812s wall, 72.000000s user + 6.734375s system = 78.734375s CPU (99.2%); Memory(MB): used = 3347, reserved = 3343, peak = 3347;

SYN-1079 : finish stage Map Macro. Total instances: 114762, Total nets: 144505.

SYN-1001 : Stage 2.4 | Map Gate
SYN-3001 : Collect 17788 PI 11448 PO (49 timing unconstrained) for mapping
SYN-2581 : Mapping with K=6, #lut = 15967 (3.83), #lev = 14 (2.21), #crit_level = 8
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=6, #lut = 15939 (3.81), #lev = 14 (2.21), #crit_level = 8
SYN-3001 : Logic optimization opt = 21.46 sec, map = 1.27 sec, post map opt = 4.76 sec.
SYN-1001 : End Stage 2.4 | Map Gate; Time: 73.843779s wall, 72.968750s user + 0.234375s system = 73.203125s CPU (99.1%); Memory(MB): used = 3400, reserved = 3396, peak = 3400;

SYN-1001 : Packing model "system_top" ...
SYN-1001 : Stage 2.5 | Pack Gate
SYN-4010 : Pack lib has 88 rtl pack models with 59 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 42281 DFF/LATCH to SEQ ...
SYN-1001 : Remove 635 carry adders
RUN-1002 : start command "start_timer"
5.000000
27.999000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  17.591635s wall, 17.406250s user + 0.046875s system = 17.453125s CPU (99.2%)

RUN-1004 : used memory is 3400 MB, reserved memory is 3396 MB, peak memory is 3400 MB
RUN-1002 : start command "end_timer"
SYN-4009 : Pack 555 carry chain into lslice
SYN-1001 : End Stage 2.5 | Pack Gate; Time: 48.677038s wall, 28.578125s user + 19.781250s system = 48.359375s CPU (99.3%); Memory(MB): used = 3400, reserved = 3396, peak = 3400;

RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  14.158777s wall, 14.015625s user + 0.031250s system = 14.046875s CPU (99.2%)

RUN-1004 : used memory is 3515 MB, reserved memory is 3511 MB, peak memory is 3515 MB
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -6977                |
|     Setup TNS             |      -344209                |
|     Num of violated S-EP  |          331                |
|     Hold WNS              |           40                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |        42281                |
|     #luts                 |        25429                |
|     #lut1                 |          313                |
|     #lut1(~A)             |          308                |
|     #slices               |        12299                |
|     slices percentage     |       10.53%                |
|     #RAMs                 |          106                |
|     #DSPs                 |           74                |
|     #f7mux                |        0.08%                |
|     #MACROs               |          756                |
|     #insts in MACRO       |        12590                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |         3286                |
|     #keep_hier            |          484                |
|     #dont_touch           |            0                |
|     #mark_debug           |          595                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |        25.41                |
| dff(single fanout)->dff   |         2819                |
| dff(single fanout)->dram  |            1                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     S_hs_rx_clk           |           33                |
|     Total                 |           33                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Over-quota Path Details
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
     Clock     |  Index  |  Budget(Period)  |  Level(Quota)  |                                                                            Cell Type List                                                                            |  Reason  |  Slack  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  S_hs_rx_clk  |    1    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT5,LUT4,SEQ  |  normal  |  -6169  
               |    2    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT5,LUT4,SEQ  |  normal  |  -6169  
               |    3    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT6,LUT2,SEQ  |  normal  |  -6168  
               |    4    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT6,LUT2,SEQ  |  normal  |  -6168  
               |    5    |    5856(6000)    |     15(8)      |  SEQ,BUFKEEP,BUFKEEP,LUT4,LUT5,LUT5,BUFKEEP,BUFKEEP,LUT2,LUT6,ADDER,ADDER,ADDER,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,LUT3,ADDER,ADDER,ADDER,ADDER,LUT6,LUT2,SEQ  |  normal  |  -6168  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Note: Table only show top 5 paths for each clock group in default

Logic Level Distribution
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Clock              |  Period             |  0      |  1      |  2     |  3     |  4     |  5     |  6    |  7    |  8   |  9   |  10  |  11  |  12  |  13  |  14  |  15
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  I_rx_clk           |  8.000ns (125MHz)   |  10     |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  O_a_tx_clk         |  8.000ns (125MHz)   |  5      |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  S_hs_rx_clk        |  6.000ns (166MHz)   |  18509  |  5997   |  5264  |  6685  |  3288  |  1552  |  12   |  109  |  11  |  0   |  0   |  0   |  0   |  0   |  12  |  10
  a_tx_clk           |  8.000ns (125MHz)   |  1323   |  3356   |  1002  |  377   |  271   |  705   |  591  |  22   |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  cam_clk_24m        |  41.716ns (23MHz)   |  31     |  37     |  46    |  17    |  43    |  12    |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  cam_clk_35m        |  27.999ns (35MHz)   |  156    |  89     |  133   |  18    |  32    |  32    |  3    |  2    |  2   |  1   |  1   |  1   |  0   |  0   |  0   |  0
  clk_25m            |  40.000ns (25MHz)   |  0      |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  cpu_clk_70m        |  14.285ns (70MHz)   |  5      |  3      |  2     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  ddr_clk            |  10.000ns (100MHz)  |  0      |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  rx_clk             |  8.000ns (125MHz)   |  469    |  216    |  83    |  7     |  123   |  23    |  14   |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/ctl_clk  |  5.000ns (200MHz)   |  0      |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/ddr_clk  |  1.250ns (800MHz)   |  0      |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/dfi_clk  |  5.000ns (200MHz)   |  5192   |  2306   |  1286  |  1872  |  189   |  74    |  106  |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/fbk_clk  |  5.000ns (200MHz)   |  0      |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/mcu_clk  |  20.000ns (50MHz)   |  1036   |  425    |  177   |  102   |  508   |  31    |  47   |  106  |  37  |  65  |  33  |  3   |  34  |  4   |  3   |  0
  u_ddr_phy/ref_clk  |  5.000ns (200MHz)   |  0      |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/sclk0    |  5.000ns (200MHz)   |  628    |  64     |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/sclk1    |  5.000ns (200MHz)   |  2700   |  330    |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  u_ddr_phy/usr_clk  |  5.000ns (200MHz)   |  0      |  0      |  0     |  0     |  0     |  0     |  0    |  0    |  0   |  0   |  0   |  0   |  0   |  0   |  0   |  0
  Total              |  NA                 |  30064  |  12823  |  7993  |  9078  |  4454  |  2429  |  773  |  239  |  50  |  66  |  34  |  4   |  34  |  4   |  15  |  10
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(68070 paths analyzed)

Hierarchical Rent Exponent Report
+-----------------------------------------------------------------------------------+
|Inst                    |Model              |Rent     |Cell     |Pin     |Term     |
+-----------------------------------------------------------------------------------+
|top                     |system_top         |0.16     |88746    |376140  |27       |
|  uidbuf_u0             |uidbuf_14          |0.70     |1740     |7235    |750      |
|  u_ddr_phy             |ddr_ip_5           |0.52     |15670    |74253   |729      |
|  face_recognition_inst |face_recognition_1 |0.41     |11294    |51400   |204      |
|  u_isp_top             |isp_top_6          |0.35     |49476    |200505  |176      |
|  udp_stack_inst        |uiudp_stack_11     |0.27     |7032     |29324   |46       |
+-----------------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

RUN-0008 : Do critical warning check and 0 issue(s) found.
RUN-0008 : Do timing check and 2 issue(s) found.
RUN-0008 : Do area check and 1 issue(s) found.
QoR Evaluation
---------------------------------------------------------------------------------------------------------------------------------------------------------------
  ID        |  Priority  |  Description                                                     |  Suggestion
---------------------------------------------------------------------------------------------------------------------------------------------------------------
  QOR-1002  |  HIGH      |  - 33 over-quota path exist.                                     |  - Try following setting to reduce over-quota:
            |            |                                                                  |      set_param gate map_mode logic_level_prior
            |            |                                                                  |      set_param gate map_strategy 2
            |            |                                                                  |      set_param gate multi_thread_mapping strategy
            |            |                                                                  |      set_param place logic_level_opt on
            |            |                                                                  |  
  QOR-3100  |  HIGH      |  - Long carry chain on over quota path, which may introduce lar  |  - Try to use directive "use_ripple = 0" to break the carry cha
            |            |    ge data path delay.                                           |    in.
            |            |                                                                  |  
  QOR-1001  |  LOW       |  - Gate timing is too bad, SWNS -6977ps and STNS -344209ps.      |  - Try following setting to improve timing:
            |            |                                                                  |      set_param gate map_mode logic_level_prior
            |            |                                                                  |      set_param gate map_strategy 2
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Note* (*) means this parameter has been set already.
      (+) means this parameter has been set, suggest to upgrade higher effort level.
Note** plesae resolve priority MUST FIX and HIGH issues firstly
       because these have highly possible to block the timing convergence even stop the flow.
Note*** some suggested settings are not suitable to use together
        take care of using them separately if suggestion mentioned.
SYN-1001 : The design has 339 dangling syn_keep insts,9 dangling mark_debug insts.
RUN-1003 : finish command "report_qor -step gate -file gate.qor" in  36.044847s wall, 35.625000s user + 0.046875s system = 35.671875s CPU (99.0%)

RUN-1004 : used memory is 3516 MB, reserved memory is 3511 MB, peak memory is 3516 MB
RUN-1002 : start command "report_area -file imx_face_udp_gate.area"
SYN-4034 : The count of slices with lut is 698.
SYN-4035 : The count of slices with lut+ripple is 10777.
RUN-1001 : standard
***Report Model: system_top Device: PH1A180SFG676***

Design Statistics
#IO                        89   out of    376   23.67%
  #input                    8
  #output                  36
  #inout                   45
#lut                    37728
  #lut1                   313
  #lut2                  3913
  #lut3                 11915
  #lut4                  2701
  #lut5                  2404
  #lut6                 16482
#reg                    42336
  #slice reg            42329   out of 233600   18.12%
  #pad reg                  7

Utilization Statistics
#slice*                 32655   out of 116800   27.96%
  #used ram               824
    #dram lut             416
    #shifter lut          408
  #used logic           31831
    #with luts*         16723
    #with adder         10777
    #reg only*           4331
#f7mux                     48   out of  58400    0.08%
#f8mux                     24   out of  29200    0.08%
#eram                     106   out of    646   16.41%
  #eram20k                106
  #fifo20k                  0
#dsp                       74   out of    600   12.33%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      3   66.67%
#pad                       90   out of    376   23.94%
#pll                        3   out of     16   18.75%
#gclk                       4   out of     32   12.50%
#lclk                       0   out of     40    0.00%
#sclk                       3   out of    120    2.50%
#mlclk                      2   out of     22    9.09%
#ioclk                      4   out of     22   18.18%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

SYN-1001 : End Stage 2 | Optimize Gate; Time: 243.977815s wall, 215.140625s user + 26.843750s system = 241.984375s CPU (99.2%); Memory(MB): used = 3516, reserved = 3511, peak = 3516;

RUN-1003 : finish command "optimize_gate -packarea imx_face_udp_gate.area" in  243.989864s wall, 215.156250s user + 26.843750s system = 242.000000s CPU (99.2%)

RUN-1004 : used memory is 3516 MB, reserved memory is 3511 MB, peak memory is 3516 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Stage 3 | Legalize Phy Inst
SYN-1011 : Flatten model system_top
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X113Y79Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X113Y0Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X97Y40Z0"
SYN-1001 : ADC: Instance "u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO" LOCATION="X5Y0Z0"
SYN-1001 : End Stage 3 | Legalize Phy Inst; Time: 0.719004s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.0%); Memory(MB): used = 3516, reserved = 3511, peak = 3516;

RUN-1002 : start command "update_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  13.439687s wall, 13.375000s user + 0.046875s system = 13.421875s CPU (99.9%)

RUN-1004 : used memory is 3577 MB, reserved memory is 3572 MB, peak memory is 3577 MB
RUN-1003 : finish command "update_timing" in  18.904966s wall, 18.765625s user + 0.078125s system = 18.843750s CPU (99.7%)

RUN-1004 : used memory is 3577 MB, reserved memory is 3572 MB, peak memory is 3577 MB
RUN-1002 : start command "report_timing_status -file imx_face_udp_gate.ts"
RUN-1002 : start command "report_timing_summary -file imx_face_udp_gate.timing"
RUN-1002 : start command "flow_status -file flow.status"
Location         : D:\TD\prj\imx_udp\imx_face_udp\imx_face_udp_Runs\syn_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : system_top
Device           : PH1A180SFG676
Speed            : 2

Timing Mode      : basic
Setup            : WNS -6977ps  TNS  -344209ps  NUM_FEPS   331
Hold             : WNS    40ps  TNS        0ps  NUM_FEPS     0

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time   |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |  4m3s(57%)   |   241(57%)    |       3516        |       3516        
RUN-1001 :   optimize_rtl   |    1     |  2m57s(41%)  |   175(41%)    |       3251        |       3318        
RUN-1001 :   import_device  |    1     |    5s(1%)    |     3(0%)     |       1194        |       1194        
RUN-1001 :     read_adc     |    1     |    0s(0%)    |     0(0%)     |       1885        |       1886        
RUN-1001 :     read_sdc     |    4     |    0s(0%)    |     0(0%)     |       1882        |       1886        
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    8     |     7m5s     |      419      |       3516        |       3516        
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1002 : start command "export_db imx_face_udp_gate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_face_udp_gate.db" in  1.907340s wall, 2.562500s user + 0.046875s system = 2.609375s CPU (136.8%)

RUN-1004 : used memory is 3577 MB, reserved memory is 3572 MB, peak memory is 3577 MB
RUN-1002 : start command "export_flow_status -s read_design -e opt_gate"
RUN-1002 : start command "flow_status"

Location         : D:\TD\prj\imx_udp\imx_face_udp\imx_face_udp_Runs\syn_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : system_top
Device           : PH1A180SFG676
Speed            : 2

Timing Mode      : basic
Setup            : WNS -6977ps  TNS  -344209ps  NUM_FEPS   331
Hold             : WNS    40ps  TNS        0ps  NUM_FEPS     0

RUN-1001 : Flow Statistics:
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time   |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |  4m3s(57%)   |   241(57%)    |       3516        |       3516        
RUN-1001 :   optimize_rtl   |    1     |  2m57s(41%)  |   175(41%)    |       3251        |       3318        
RUN-1001 :   import_device  |    1     |    5s(1%)    |     3(0%)     |       1194        |       1194        
RUN-1001 :     read_adc     |    1     |    0s(0%)    |     0(0%)     |       1885        |       1886        
RUN-1001 :     read_sdc     |    4     |    0s(0%)    |     0(0%)     |       1882        |       1886        
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    8     |     7m5s     |      419      |       3516        |       3516        
RUN-1001 : ---------------------------------------------------------------------------------------------------
