Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 10 17:14:06 2021
| Host         : DESKTOP-FMMQV0S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file oledCtrl_test_control_sets_placed.rpt
| Design       : oledCtrl_test
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              50 |           13 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |              18 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | DUT/OLED_SC/FSM_onehot_state_reg[8]_0 | rst_IBUF                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | DUT/DELAY100/on_delay_reg_0           | rst_IBUF                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                       | DUT/OLED_SC/cnt[3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                       |                            |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                       | DEB/rst_counter            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | DUT/OLED_SC/data_reg[7]_i_1_n_0       |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | DUT/DELAY100/E[0]                     | rst_IBUF                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG |                                       | rst_IBUF                   |               13 |             50 |         3.85 |
+----------------+---------------------------------------+----------------------------+------------------+----------------+--------------+


