--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
InpX<0>     |    1.005(R)|    0.325(R)|CLK_BUFGP         |   0.000|
InpX<1>     |    1.033(R)|    0.302(R)|CLK_BUFGP         |   0.000|
InpX<2>     |    0.968(R)|    0.354(R)|CLK_BUFGP         |   0.000|
InpX<3>     |    1.007(R)|    0.323(R)|CLK_BUFGP         |   0.000|
InpX<4>     |    1.068(R)|    0.277(R)|CLK_BUFGP         |   0.000|
InpX<5>     |    1.286(R)|    0.100(R)|CLK_BUFGP         |   0.000|
InpX<6>     |    1.070(R)|    0.272(R)|CLK_BUFGP         |   0.000|
InpX<7>     |    2.168(R)|   -0.618(R)|CLK_BUFGP         |   0.000|
InpX<8>     |    0.825(R)|    0.470(R)|CLK_BUFGP         |   0.000|
InpY<0>     |    1.795(R)|   -0.320(R)|CLK_BUFGP         |   0.000|
InpY<1>     |    1.638(R)|   -0.189(R)|CLK_BUFGP         |   0.000|
InpY<2>     |    1.783(R)|   -0.310(R)|CLK_BUFGP         |   0.000|
InpY<3>     |    1.993(R)|   -0.478(R)|CLK_BUFGP         |   0.000|
InpY<4>     |    1.458(R)|   -0.052(R)|CLK_BUFGP         |   0.000|
InpY<5>     |    1.521(R)|   -0.100(R)|CLK_BUFGP         |   0.000|
InpY<6>     |    1.526(R)|   -0.105(R)|CLK_BUFGP         |   0.000|
InpY<7>     |    1.427(R)|   -0.024(R)|CLK_BUFGP         |   0.000|
InpY<8>     |    1.425(R)|   -0.021(R)|CLK_BUFGP         |   0.000|
Inp_The<0>  |    1.276(R)|    0.112(R)|CLK_BUFGP         |   0.000|
Inp_The<1>  |    1.339(R)|    0.060(R)|CLK_BUFGP         |   0.000|
Inp_The<2>  |    1.510(R)|   -0.075(R)|CLK_BUFGP         |   0.000|
Inp_The<3>  |    1.195(R)|    0.175(R)|CLK_BUFGP         |   0.000|
Inp_The<4>  |    1.568(R)|   -0.121(R)|CLK_BUFGP         |   0.000|
Inp_The<5>  |    0.978(R)|    0.349(R)|CLK_BUFGP         |   0.000|
Inp_The<6>  |    1.291(R)|    0.100(R)|CLK_BUFGP         |   0.000|
Inp_The<7>  |    0.821(R)|    0.475(R)|CLK_BUFGP         |   0.000|
Start_Pulse |    4.628(R)|    0.466(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OTPX<0>     |    7.318(R)|CLK_BUFGP         |   0.000|
OTPX<1>     |    7.229(R)|CLK_BUFGP         |   0.000|
OTPX<2>     |    6.988(R)|CLK_BUFGP         |   0.000|
OTPX<3>     |    7.319(R)|CLK_BUFGP         |   0.000|
OTPX<4>     |    7.486(R)|CLK_BUFGP         |   0.000|
OTPX<5>     |    6.957(R)|CLK_BUFGP         |   0.000|
OTPX<6>     |    6.724(R)|CLK_BUFGP         |   0.000|
OTPX<7>     |    6.950(R)|CLK_BUFGP         |   0.000|
OTPX<8>     |    6.934(R)|CLK_BUFGP         |   0.000|
OTPY<0>     |    6.960(R)|CLK_BUFGP         |   0.000|
OTPY<1>     |    7.008(R)|CLK_BUFGP         |   0.000|
OTPY<2>     |    7.019(R)|CLK_BUFGP         |   0.000|
OTPY<3>     |    7.018(R)|CLK_BUFGP         |   0.000|
OTPY<4>     |    7.009(R)|CLK_BUFGP         |   0.000|
OTPY<5>     |    6.729(R)|CLK_BUFGP         |   0.000|
OTPY<6>     |    6.731(R)|CLK_BUFGP         |   0.000|
OTPY<7>     |    7.404(R)|CLK_BUFGP         |   0.000|
OTPY<8>     |    7.254(R)|CLK_BUFGP         |   0.000|
Theta_Pre<0>|    8.010(R)|CLK_BUFGP         |   0.000|
Theta_Pre<1>|    7.808(R)|CLK_BUFGP         |   0.000|
Theta_Pre<2>|    7.054(R)|CLK_BUFGP         |   0.000|
Theta_Pre<3>|    6.765(R)|CLK_BUFGP         |   0.000|
Theta_Pre<4>|    6.819(R)|CLK_BUFGP         |   0.000|
Theta_Pre<5>|    7.693(R)|CLK_BUFGP         |   0.000|
Theta_Pre<6>|    7.506(R)|CLK_BUFGP         |   0.000|
Theta_Pre<7>|    7.562(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   13.248|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 17 19:31:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



