// Seed: 2503523806
module module_0;
  wire [1 'b0 : -1] id_1;
endmodule
module module_1 (
    input tri id_0[-1 : 1]
    , id_2 = 1
);
  logic id_3 = id_3;
  assign id_2 = -1'd0;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  ;
  module_0 modCall_1 ();
  wire [-1 : -1] id_8, id_9;
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    input wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    output uwire id_10,
    input wor id_11
    , id_26,
    output uwire id_12,
    input wor id_13,
    output tri id_14,
    output wand id_15,
    output tri0 id_16,
    input tri id_17,
    output supply1 id_18,
    input wire id_19
    , id_27,
    input uwire id_20,
    input supply0 id_21,
    input supply0 id_22,
    input tri0 id_23,
    output supply0 id_24
);
  wire id_28;
  module_0 modCall_1 ();
  logic id_29;
endmodule
