// Seed: 3470382679
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  type_4(
      id_1, 1, 1 - id_2
  );
  logic id_2 = !id_1, id_3 = 1;
endmodule
