Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 15:38:40 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/matrix_mult_hw_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                Instance                |                            Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                           |                                                       (top) |       3943 |       1886 |    2048 |    9 | 2270 |      0 |      1 |         48 |
|   bd_0_i                               |                                                        bd_0 |       3943 |       1886 |    2048 |    9 | 2270 |      0 |      1 |         48 |
|     hls_inst                           |                                             bd_0_hls_inst_0 |       3943 |       1886 |    2048 |    9 | 2270 |      0 |      1 |         48 |
|       inst                             |                              bd_0_hls_inst_0_matrix_mult_hw |       3943 |       1886 |    2048 |    9 | 2270 |      0 |      1 |         48 |
|         (inst)                         |                              bd_0_hls_inst_0_matrix_mult_hw |        417 |        408 |       0 |    9 |  841 |      0 |      0 |          0 |
|         control_s_axi_U                |                bd_0_hls_inst_0_matrix_mult_hw_control_s_axi |       3222 |       1174 |    2048 |    0 | 1155 |      0 |      1 |          0 |
|           (control_s_axi_U)            |                bd_0_hls_inst_0_matrix_mult_hw_control_s_axi |        169 |        169 |       0 |    0 |  131 |      0 |      0 |          0 |
|           int_A_0                      |            bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram |        133 |         69 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_1                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_15 |         79 |         15 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_10                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_16 |         77 |         13 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_11                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_17 |         84 |         20 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_12                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_18 |        116 |         52 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_13                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_19 |         87 |         23 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_14                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_20 |         94 |         30 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_15                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_21 |         87 |         23 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_2                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_22 |         77 |         13 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_3                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_23 |        116 |         52 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_4                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_24 |         79 |         15 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_5                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_25 |        107 |         43 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_6                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_26 |         83 |         19 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_7                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_27 |         81 |         17 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_8                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_28 |         99 |         35 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_A_9                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_29 |         97 |         33 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_0                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_30 |        124 |         60 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_1                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_31 |         81 |         17 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_10                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_32 |         81 |         17 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_11                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_33 |         98 |         34 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_12                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_34 |         81 |         17 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_13                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_35 |         99 |         35 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_14                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_36 |        112 |         48 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_15                     |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_37 |         83 |         19 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_2                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_38 |         81 |         17 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_3                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_39 |         81 |         17 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_4                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_40 |        136 |         72 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_5                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_41 |         81 |         17 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_6                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_42 |         81 |         17 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_7                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_43 |        119 |         55 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_8                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_44 |         96 |         32 |      64 |    0 |   32 |      0 |      0 |          0 |
|           int_B_9                      |         bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_45 |        111 |         47 |      64 |    0 |   32 |      0 |      0 |          0 |
|         flow_control_loop_delay_pipe_U | bd_0_hls_inst_0_matrix_mult_hw_flow_control_loop_delay_pipe |         64 |         64 |       0 |    0 |    2 |      0 |      0 |          0 |
+----------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


