
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
    configure_callback(&mouse_three, &m3_button, &mouse.callback[2]);
    configure_callback(&mouse_four, &m4_button, &mouse.callback[3]);
    configure_callback(&mouse_five, &m5_button, &mouse.callback[4]);
}

void configure_callback(const struct gpio_dt_spec *spec, gpio_callback_handler_t handler, struct gpio_callback *callback) {
   0:	e0 2c 00 20 25 3b 00 00 6f b4 00 00 f9 3a 00 00     .,. %;..o....:..
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
  10:	f9 3a 00 00 f9 3a 00 00 f9 3a 00 00 00 00 00 00     .:...:...:......
	...
	if (gpio == NULL) {
		/* Optional GPIO is missing. */
		// return 0;
	}
	if (!device_is_ready(gpio)) {
		LOG_ERR("GPIO port %s is not ready", gpio->name);
  2c:	79 34 00 00 f9 3a 00 00 00 00 00 00 25 34 00 00     y4...:......%4..
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
					gpio_flags_t extra_flags)
{
	return gpio_pin_configure(spec->port,
				  spec->pin,
				  spec->dt_flags | extra_flags);
  3c:	f9 3a 00 00                                         .:..

00000040 <_irq_vector_table>:
	return gpio_pin_configure(spec->port,
  40:	29 35 00 00 b9 64 00 00 29 35 00 00 29 35 00 00     )5...d..)5..)5..
		data->invert |= (gpio_port_pins_t)BIT(pin);
  50:	29 35 00 00 29 35 00 00 29 35 00 00 29 35 00 00     )5..)5..)5..)5..
  60:	29 35 00 00 29 35 00 00 d7 b9 00 00 29 35 00 00     )5..)5......)5..
		// return -ENODEV;
	}
	ret = gpio_pin_configure_dt(spec, GPIO_INPUT);
	if (ret < 0) {
  70:	29 35 00 00 29 35 00 00 29 35 00 00 29 35 00 00     )5..)5..)5..)5..
		LOG_ERR("Failed to configure port %s pin %u, error: %d",
  80:	29 35 00 00 29 35 00 00 29 35 00 00 29 35 00 00     )5..)5..)5..)5..
  90:	29 65 00 00 29 35 00 00 29 35 00 00 29 35 00 00     )e..)5..)5..)5..
			gpio->name, pin, ret);
		// return ret;
	}
	ret = gpio_pin_get(gpio, pin);
  a0:	29 35 00 00 29 35 00 00 29 35 00 00 29 35 00 00     )5..)5..)5..)5..
	if (ret < 0) {
		LOG_ERR("Failed to get the state of port %s pin %u, error: %d",
  b0:	29 35 00 00 29 35 00 00 29 35 00 00 29 35 00 00     )5..)5..)5..)5..
  c0:	29 35 00 00 29 35 00 00 29 35 00 00 29 35 00 00     )5..)5..)5..)5..
  d0:	29 35 00 00 29 35 00 00 29 35 00 00 29 35 00 00     )5..)5..)5..)5..

Disassembly of section text:

000000e0 <__aeabi_uldivmod>:
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
	callback->pin_mask = pin_mask;
      e0:	b953      	cbnz	r3, f8 <__aeabi_uldivmod+0x18>
      e2:	b94a      	cbnz	r2, f8 <__aeabi_uldivmod+0x18>
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
      e4:	2900      	cmp	r1, #0
      e6:	bf08      	it	eq
      e8:	2800      	cmpeq	r0, #0
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
      ea:	bf1c      	itt	ne
      ec:	f04f 31ff 	movne.w	r1, #4294967295
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
      f0:	f04f 30ff 	movne.w	r0, #4294967295
	return api->pin_interrupt_configure(port, pin, mode, trig);
      f4:	f000 b80c 	b.w	110 <__aeabi_idiv0>
      f8:	f1ad 0c08 	sub.w	ip, sp, #8
      fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     100:	f000 f808 	bl	114 <__udivmoddi4>

	gpio_init_callback(callback, m1_button, BIT(pin));
	ret = gpio_add_callback(gpio, callback);
	
	ret = gpio_pin_interrupt_configure_dt(spec, GPIO_INT_EDGE_BOTH);
	if (ret < 0) {
     104:	f8dd e004 	ldr.w	lr, [sp, #4]
		LOG_ERR("Failed to configure interrupt for port %s pin %u, "
     108:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     10c:	b004      	add	sp, #16
     10e:	4770      	bx	lr

00000110 <__aeabi_idiv0>:
     110:	4770      	bx	lr
     112:	bf00      	nop

00000114 <__udivmoddi4>:
     114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     118:	4607      	mov	r7, r0
     11a:	468c      	mov	ip, r1
     11c:	4608      	mov	r0, r1
     11e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     120:	4615      	mov	r5, r2
     122:	463c      	mov	r4, r7
     124:	4619      	mov	r1, r3
     126:	2b00      	cmp	r3, #0
     128:	f040 80c6 	bne.w	2b8 <CONFIG_USB_DEVICE_PID+0x98>
     12c:	4282      	cmp	r2, r0
     12e:	fab2 f782 	clz	r7, r2
			"error: %d",
			gpio->name, pin, ret);
		// return ret;
	}

    LOG_DBG("Set up button at %s pin %d", gpio->name, pin);
     132:	d946      	bls.n	1c2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x55>
     134:	b14f      	cbz	r7, 14a <__udivmoddi4+0x36>
     136:	f1c7 0e20 	rsb	lr, r7, #32
     13a:	fa24 fe0e 	lsr.w	lr, r4, lr
     13e:	fa00 f307 	lsl.w	r3, r0, r7
     142:	40bd      	lsls	r5, r7
     144:	ea4e 0c03 	orr.w	ip, lr, r3
     148:	40bc      	lsls	r4, r7
     14a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     14e:	fa1f fe85 	uxth.w	lr, r5
     152:	fbbc f9f8 	udiv	r9, ip, r8
     156:	0c22      	lsrs	r2, r4, #16
	// return 0;
}
     158:	fb08 c319 	mls	r3, r8, r9, ip
     15c:	fb09 fa0e 	mul.w	sl, r9, lr
     160:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     164:	459a      	cmp	sl, r3
     166:	d928      	bls.n	1ba <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x4d>
     168:	18eb      	adds	r3, r5, r3
     16a:	f109 30ff 	add.w	r0, r9, #4294967295
     16e:	d204      	bcs.n	17a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd>
     170:	459a      	cmp	sl, r3
     172:	d902      	bls.n	17a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd>
     174:	f1a9 0002 	sub.w	r0, r9, #2
     178:	442b      	add	r3, r5
     17a:	eba3 030a 	sub.w	r3, r3, sl
     17e:	b2a4      	uxth	r4, r4
     180:	fbb3 f2f8 	udiv	r2, r3, r8
     184:	fb08 3312 	mls	r3, r8, r2, r3
     188:	fb02 fe0e 	mul.w	lr, r2, lr
     18c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     190:	45a6      	cmp	lr, r4
     192:	d914      	bls.n	1be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x51>
     194:	192c      	adds	r4, r5, r4
     196:	f102 33ff 	add.w	r3, r2, #4294967295
     19a:	d203      	bcs.n	1a4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x37>
     19c:	45a6      	cmp	lr, r4
     19e:	d901      	bls.n	1a4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x37>
     1a0:	1e93      	subs	r3, r2, #2
     1a2:	442c      	add	r4, r5
     1a4:	eba4 040e 	sub.w	r4, r4, lr
     1a8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1ac:	b11e      	cbz	r6, 1b6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x49>
     1ae:	40fc      	lsrs	r4, r7
     1b0:	2300      	movs	r3, #0
     1b2:	6034      	str	r4, [r6, #0]
     1b4:	6073      	str	r3, [r6, #4]
     1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1ba:	4648      	mov	r0, r9
     1bc:	e7dd      	b.n	17a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xd>
     1be:	4613      	mov	r3, r2
     1c0:	e7f0      	b.n	1a4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x37>
     1c2:	b902      	cbnz	r2, 1c6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x59>
     1c4:	deff      	udf	#255	; 0xff
     1c6:	bb87      	cbnz	r7, 22a <CONFIG_USB_DEVICE_PID+0xa>
     1c8:	1a83      	subs	r3, r0, r2
     1ca:	2101      	movs	r1, #1
     1cc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1d0:	b2aa      	uxth	r2, r5
     1d2:	fbb3 fcfe 	udiv	ip, r3, lr
     1d6:	0c20      	lsrs	r0, r4, #16
     1d8:	fb0e 331c 	mls	r3, lr, ip, r3
     1dc:	fb0c f802 	mul.w	r8, ip, r2
     1e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     1e4:	4598      	cmp	r8, r3
     1e6:	d963      	bls.n	2b0 <CONFIG_USB_DEVICE_PID+0x90>
     1e8:	18eb      	adds	r3, r5, r3
     1ea:	f10c 30ff 	add.w	r0, ip, #4294967295
     1ee:	d204      	bcs.n	1fa <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x6>
     1f0:	4598      	cmp	r8, r3
     1f2:	d902      	bls.n	1fa <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x6>
     1f4:	f1ac 0002 	sub.w	r0, ip, #2
     1f8:	442b      	add	r3, r5
     1fa:	eba3 0308 	sub.w	r3, r3, r8
     1fe:	b2a4      	uxth	r4, r4
     200:	fbb3 fcfe 	udiv	ip, r3, lr
     204:	fb0e 331c 	mls	r3, lr, ip, r3
     208:	fb0c f202 	mul.w	r2, ip, r2
     20c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     210:	42a2      	cmp	r2, r4
     212:	d94f      	bls.n	2b4 <CONFIG_USB_DEVICE_PID+0x94>
     214:	192c      	adds	r4, r5, r4
     216:	f10c 33ff 	add.w	r3, ip, #4294967295
     21a:	d204      	bcs.n	226 <CONFIG_USB_DEVICE_PID+0x6>
     21c:	42a2      	cmp	r2, r4
     21e:	d902      	bls.n	226 <CONFIG_USB_DEVICE_PID+0x6>
     220:	f1ac 0302 	sub.w	r3, ip, #2
     224:	442c      	add	r4, r5
     226:	1aa4      	subs	r4, r4, r2
     228:	e7be      	b.n	1a8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x3b>
     22a:	f1c7 0c20 	rsb	ip, r7, #32
     22e:	fa20 f80c 	lsr.w	r8, r0, ip
     232:	fa00 f307 	lsl.w	r3, r0, r7
     236:	fa24 fc0c 	lsr.w	ip, r4, ip
     23a:	40bd      	lsls	r5, r7
     23c:	ea4c 0203 	orr.w	r2, ip, r3
     240:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     244:	b2ab      	uxth	r3, r5
     246:	fbb8 fcfe 	udiv	ip, r8, lr
     24a:	0c11      	lsrs	r1, r2, #16
     24c:	fb0e 801c 	mls	r0, lr, ip, r8
     250:	fb0c f903 	mul.w	r9, ip, r3
     254:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     258:	4581      	cmp	r9, r0
     25a:	fa04 f407 	lsl.w	r4, r4, r7
     25e:	d923      	bls.n	2a8 <CONFIG_USB_DEVICE_PID+0x88>
     260:	1828      	adds	r0, r5, r0
     262:	f10c 31ff 	add.w	r1, ip, #4294967295
     266:	d204      	bcs.n	272 <CONFIG_USB_DEVICE_PID+0x52>
     268:	4581      	cmp	r9, r0
     26a:	d902      	bls.n	272 <CONFIG_USB_DEVICE_PID+0x52>
     26c:	f1ac 0102 	sub.w	r1, ip, #2
     270:	4428      	add	r0, r5
     272:	eba0 0009 	sub.w	r0, r0, r9
     276:	b292      	uxth	r2, r2
     278:	fbb0 fcfe 	udiv	ip, r0, lr
     27c:	fb0e 001c 	mls	r0, lr, ip, r0
     280:	fb0c f803 	mul.w	r8, ip, r3
     284:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     288:	4598      	cmp	r8, r3
     28a:	d90f      	bls.n	2ac <CONFIG_USB_DEVICE_PID+0x8c>
     28c:	18eb      	adds	r3, r5, r3
     28e:	f10c 32ff 	add.w	r2, ip, #4294967295
     292:	d204      	bcs.n	29e <CONFIG_USB_DEVICE_PID+0x7e>
     294:	4598      	cmp	r8, r3
     296:	d902      	bls.n	29e <CONFIG_USB_DEVICE_PID+0x7e>
     298:	f1ac 0202 	sub.w	r2, ip, #2
     29c:	442b      	add	r3, r5
     29e:	eba3 0308 	sub.w	r3, r3, r8
     2a2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2a6:	e791      	b.n	1cc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5f>
     2a8:	4661      	mov	r1, ip
     2aa:	e7e2      	b.n	272 <CONFIG_USB_DEVICE_PID+0x52>
     2ac:	4662      	mov	r2, ip
     2ae:	e7f6      	b.n	29e <CONFIG_USB_DEVICE_PID+0x7e>
     2b0:	4660      	mov	r0, ip
     2b2:	e7a2      	b.n	1fa <CONFIG_CLOCK_CONTROL_NRF_ACCURACY+0x6>
     2b4:	4663      	mov	r3, ip
     2b6:	e7b6      	b.n	226 <CONFIG_USB_DEVICE_PID+0x6>
     2b8:	4283      	cmp	r3, r0
     2ba:	d905      	bls.n	2c8 <CONFIG_USB_DEVICE_PID+0xa8>
     2bc:	b10e      	cbz	r6, 2c2 <CONFIG_USB_DEVICE_PID+0xa2>
     2be:	e9c6 7000 	strd	r7, r0, [r6]
     2c2:	2100      	movs	r1, #0
     2c4:	4608      	mov	r0, r1
     2c6:	e776      	b.n	1b6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x49>
     2c8:	fab3 f183 	clz	r1, r3
     2cc:	b981      	cbnz	r1, 2f0 <CONFIG_USB_DEVICE_PID+0xd0>
     2ce:	4283      	cmp	r3, r0
     2d0:	d301      	bcc.n	2d6 <CONFIG_USB_DEVICE_PID+0xb6>
     2d2:	42ba      	cmp	r2, r7
     2d4:	d80a      	bhi.n	2ec <CONFIG_USB_DEVICE_PID+0xcc>
     2d6:	1abc      	subs	r4, r7, r2
     2d8:	eb60 0303 	sbc.w	r3, r0, r3
     2dc:	2001      	movs	r0, #1
     2de:	469c      	mov	ip, r3
     2e0:	2e00      	cmp	r6, #0
     2e2:	d068      	beq.n	3b6 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xb6>
     2e4:	e9c6 4c00 	strd	r4, ip, [r6]
     2e8:	2100      	movs	r1, #0
     2ea:	e764      	b.n	1b6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x49>
     2ec:	4608      	mov	r0, r1
     2ee:	e7f7      	b.n	2e0 <CONFIG_USB_DEVICE_PID+0xc0>
     2f0:	f1c1 0c20 	rsb	ip, r1, #32
     2f4:	408b      	lsls	r3, r1
     2f6:	fa22 f40c 	lsr.w	r4, r2, ip
     2fa:	431c      	orrs	r4, r3
     2fc:	fa02 f501 	lsl.w	r5, r2, r1
     300:	fa00 f301 	lsl.w	r3, r0, r1
     304:	fa27 f20c 	lsr.w	r2, r7, ip
     308:	fa20 fb0c 	lsr.w	fp, r0, ip
     30c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     310:	4313      	orrs	r3, r2
     312:	fbbb f8f9 	udiv	r8, fp, r9
     316:	fa1f fe84 	uxth.w	lr, r4
     31a:	fb09 bb18 	mls	fp, r9, r8, fp
     31e:	0c1a      	lsrs	r2, r3, #16
     320:	fb08 fa0e 	mul.w	sl, r8, lr
     324:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     328:	4592      	cmp	sl, r2
     32a:	fa07 f701 	lsl.w	r7, r7, r1
     32e:	d93e      	bls.n	3ae <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xae>
     330:	18a2      	adds	r2, r4, r2
     332:	f108 30ff 	add.w	r0, r8, #4294967295
     336:	d204      	bcs.n	342 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x42>
     338:	4592      	cmp	sl, r2
     33a:	d902      	bls.n	342 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x42>
     33c:	f1a8 0002 	sub.w	r0, r8, #2
     340:	4422      	add	r2, r4
     342:	eba2 020a 	sub.w	r2, r2, sl
     346:	b29b      	uxth	r3, r3
     348:	fbb2 f8f9 	udiv	r8, r2, r9
     34c:	fb09 2218 	mls	r2, r9, r8, r2
     350:	fb08 fe0e 	mul.w	lr, r8, lr
     354:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     358:	4596      	cmp	lr, r2
     35a:	d92a      	bls.n	3b2 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xb2>
     35c:	18a2      	adds	r2, r4, r2
     35e:	f108 33ff 	add.w	r3, r8, #4294967295
     362:	d204      	bcs.n	36e <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x6e>
     364:	4596      	cmp	lr, r2
     366:	d902      	bls.n	36e <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x6e>
     368:	f1a8 0302 	sub.w	r3, r8, #2
     36c:	4422      	add	r2, r4
     36e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     372:	fba0 9305 	umull	r9, r3, r0, r5
     376:	eba2 020e 	sub.w	r2, r2, lr
     37a:	429a      	cmp	r2, r3
     37c:	46ce      	mov	lr, r9
     37e:	4698      	mov	r8, r3
     380:	d302      	bcc.n	388 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x88>
     382:	d106      	bne.n	392 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x92>
     384:	454f      	cmp	r7, r9
     386:	d204      	bcs.n	392 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x92>
     388:	ebb9 0e05 	subs.w	lr, r9, r5
     38c:	eb63 0804 	sbc.w	r8, r3, r4
     390:	3801      	subs	r0, #1
     392:	b186      	cbz	r6, 3b6 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0xb6>
     394:	ebb7 030e 	subs.w	r3, r7, lr
     398:	eb62 0708 	sbc.w	r7, r2, r8
     39c:	fa07 fc0c 	lsl.w	ip, r7, ip
     3a0:	40cb      	lsrs	r3, r1
     3a2:	ea4c 0303 	orr.w	r3, ip, r3
     3a6:	40cf      	lsrs	r7, r1
     3a8:	e9c6 3700 	strd	r3, r7, [r6]
     3ac:	e79c      	b.n	2e8 <CONFIG_USB_DEVICE_PID+0xc8>
     3ae:	4640      	mov	r0, r8
     3b0:	e7c7      	b.n	342 <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x42>
     3b2:	4643      	mov	r3, r8
     3b4:	e7db      	b.n	36e <CONFIG_LOG_PROCESS_THREAD_STACK_SIZE+0x6e>
     3b6:	4631      	mov	r1, r6
     3b8:	e6fd      	b.n	1b6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x49>
	...

000003bc <event_manager_thread>:

void stop_event_manager(event_manager_t* event_manager) {
    k_thread_abort(event_manager->event_manager_tid);
}

void event_manager_thread(void* arg1, void* arg2, void* arg3) {
     3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                case HID_EVENT: {
                    // event.data;
                    hid_event_t* hid_event = (hid_event_t*)event->data;
                   
                    // k_sleep(K_MSEC(1));
                    int ret = hid_write(&usb, hid_event->message);
     3be:	4f17      	ldr	r7, [pc, #92]	; (41c <CONFIG_LOG_BUFFER_SIZE+0x1c>)
void event_manager_thread(void* arg1, void* arg2, void* arg3) {
     3c0:	4604      	mov	r4, r0
        k_sem_take(&event_manager->event_sem, K_FOREVER);
     3c2:	f100 058c 	add.w	r5, r0, #140	; 0x8c
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
     3c6:	f04f 32ff 	mov.w	r2, #4294967295
     3ca:	f04f 33ff 	mov.w	r3, #4294967295
     3ce:	4628      	mov	r0, r5
     3d0:	f009 fa02 	bl	97d8 <z_impl_k_sem_take>
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     3d4:	f04f 0320 	mov.w	r3, #32
     3d8:	f3ef 8611 	mrs	r6, BASEPRI
     3dc:	f383 8812 	msr	BASEPRI_MAX, r3
     3e0:	f3bf 8f6f 	isb	sy
        while (!is_queue_empty(&event_manager->event_queue)) {
     3e4:	f894 307a 	ldrb.w	r3, [r4, #122]	; 0x7a
     3e8:	b11b      	cbz	r3, 3f2 <CONFIG_LOG_PROCESS_THREAD_SLEEP_MS+0xa>
            event_t* event = dequeue_event(&event_manager->event_queue);
     3ea:	4620      	mov	r0, r4
     3ec:	f00a f948 	bl	a680 <dequeue_event>
            if (!event) {
     3f0:	b920      	cbnz	r0, 3fc <CONFIG_LOG_PROCESS_THREAD_SLEEP_MS+0x14>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     3f2:	f386 8811 	msr	BASEPRI, r6
     3f6:	f3bf 8f6f 	isb	sy
    for(;;) {
     3fa:	e7e4      	b.n	3c6 <event_manager_thread+0xa>
            switch (event->type) {
     3fc:	7803      	ldrb	r3, [r0, #0]
     3fe:	b143      	cbz	r3, 412 <CONFIG_LOG_BUFFER_SIZE+0x12>
     400:	2b03      	cmp	r3, #3
     402:	d1ef      	bne.n	3e4 <event_manager_thread+0x28>
                    int ret = hid_write(&usb, hid_event->message);
     404:	6841      	ldr	r1, [r0, #4]
     406:	3101      	adds	r1, #1
     408:	b2c9      	uxtb	r1, r1
     40a:	4638      	mov	r0, r7
     40c:	f000 f96c 	bl	6e8 <hid_write>
                    // if (ret) {
                    //     // LOG_DBG("USB write error: %i", ret);
                    // }
                    break;
     410:	e7e8      	b.n	3e4 <event_manager_thread+0x28>
                    handle_motion_event(motion_event);
     412:	6840      	ldr	r0, [r0, #4]
     414:	f000 f832 	bl	47c <handle_motion_event>
                    break;
     418:	e7e4      	b.n	3e4 <event_manager_thread+0x28>
     41a:	bf00      	nop
     41c:	20000bac 	.word	0x20000bac

00000420 <init_event_manager>:
void init_event_manager(event_manager_t* event_manager) {
     420:	b510      	push	{r4, lr}
     422:	b088      	sub	sp, #32
     424:	4604      	mov	r4, r0
    init_event_queue(&event_manager->event_queue);
     426:	f00a f8f1 	bl	a60c <init_event_queue>
	return z_impl_k_sem_init(sem, initial_count, limit);
     42a:	220a      	movs	r2, #10
     42c:	2100      	movs	r1, #0
     42e:	f104 008c 	add.w	r0, r4, #140	; 0x8c
     432:	f00b fda7 	bl	bf84 <z_impl_k_sem_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
     436:	2200      	movs	r2, #0
     438:	2300      	movs	r3, #0
     43a:	e9cd 2306 	strd	r2, r3, [sp, #24]
     43e:	2300      	movs	r3, #0
     440:	f06f 0208 	mvn.w	r2, #8
     444:	e9cd 2303 	strd	r2, r3, [sp, #12]
     448:	e9cd 3301 	strd	r3, r3, [sp, #4]
     44c:	4908      	ldr	r1, [pc, #32]	; (470 <init_event_manager+0x50>)
     44e:	4b09      	ldr	r3, [pc, #36]	; (474 <init_event_manager+0x54>)
     450:	9400      	str	r4, [sp, #0]
     452:	f44f 7200 	mov.w	r2, #512	; 0x200
     456:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
     45a:	f009 f80b 	bl	9474 <z_impl_k_thread_create>
    event_manager->event_manager_tid = k_thread_create(
     45e:	f8c4 009c 	str.w	r0, [r4, #156]	; 0x9c
	return z_impl_k_thread_name_set(thread, str);
     462:	4905      	ldr	r1, [pc, #20]	; (478 <init_event_manager+0x58>)
}
     464:	b008      	add	sp, #32
     466:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     46a:	f00b bcf7 	b.w	be5c <z_impl_k_thread_name_set>
     46e:	bf00      	nop
     470:	20001f80 	.word	0x20001f80
     474:	000003bd 	.word	0x000003bd
     478:	0000cb04 	.word	0x0000cb04

0000047c <handle_motion_event>:

bool handle_motion_event(motion_event_t* motion_event) {
    report_data_t* report_data = get_report_data(&hid_device);
    // LOG_DBG("Motion event{dx: %i, dy: %i}", motion_event->dx, motion_event->dy);
    report_data->axes.axis[0] = motion_event->dx;
    report_data->axes.axis[1] = -motion_event->dy;
     47c:	8882      	ldrh	r2, [r0, #4]
    report_data->axes.axis[0] = motion_event->dx;
     47e:	4b26      	ldr	r3, [pc, #152]	; (518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>)
     480:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
     484:	4825      	ldr	r0, [pc, #148]	; (51c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x34>)
    report_data->axes.axis[1] = -motion_event->dy;
     486:	4252      	negs	r2, r2
     488:	b212      	sxth	r2, r2
bool handle_motion_event(motion_event_t* motion_event) {
     48a:	b570      	push	{r4, r5, r6, lr}
    report_data->axes.axis[0] = motion_event->dx;
     48c:	8319      	strh	r1, [r3, #24]
    report_data->axes.axis[1] = -motion_event->dy;
     48e:	835a      	strh	r2, [r3, #26]
    int16_t dx = MAX(
     490:	f240 73ff 	movw	r3, #2047	; 0x7ff
     494:	4299      	cmp	r1, r3
     496:	bfa8      	it	ge
     498:	4619      	movge	r1, r3
     49a:	4281      	cmp	r1, r0
     49c:	bfb8      	it	lt
     49e:	4601      	movlt	r1, r0
    int16_t dy = MAX(
     4a0:	4293      	cmp	r3, r2
     4a2:	bfa8      	it	ge
     4a4:	4613      	movge	r3, r2
bool handle_motion_event(motion_event_t* motion_event) {
     4a6:	b088      	sub	sp, #32
     4a8:	4283      	cmp	r3, r0
     4aa:	bfb8      	it	lt
     4ac:	4603      	movlt	r3, r0
 *  @param val 16-bit integer in host endianness.
 *  @param dst Destination memory address to store the result.
 */
static inline void sys_put_le16(uint16_t val, uint8_t dst[2])
{
	dst[0] = val;
     4ae:	b2da      	uxtb	r2, r3
     4b0:	f88d 1007 	strb.w	r1, [sp, #7]
    buffer[4] = (y_buf[0] << 4) | (x_buf[1] & 0x0f);
     4b4:	f3c1 2103 	ubfx	r1, r1, #8, #4
    buffer[1] = 0x0; //button_bit_mask;
     4b8:	2000      	movs	r0, #0
    buffer[4] = (y_buf[0] << 4) | (x_buf[1] & 0x0f);
     4ba:	ea41 1102 	orr.w	r1, r1, r2, lsl #4
    buffer[5] = (y_buf[1] << 4) | (y_buf[0] >> 4);
     4be:	f3c3 2307 	ubfx	r3, r3, #8, #8
     4c2:	0912      	lsrs	r2, r2, #4
     4c4:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
    buffer[1] = 0x0; //button_bit_mask;
     4c8:	f88d 0005 	strb.w	r0, [sp, #5]
    buffer[2] = 0x0; // wheel;
     4cc:	f88d 0006 	strb.w	r0, [sp, #6]
    buffer[4] = (y_buf[0] << 4) | (x_buf[1] & 0x0f);
     4d0:	f88d 1008 	strb.w	r1, [sp, #8]
    buffer[0] = 0x01;
     4d4:	2401      	movs	r4, #1
    memcpy(hid_event.message, buffer, sizeof(buffer));
     4d6:	a901      	add	r1, sp, #4
     4d8:	2206      	movs	r2, #6
     4da:	f10d 000d 	add.w	r0, sp, #13
    buffer[5] = (y_buf[1] << 4) | (y_buf[0] >> 4);
     4de:	f88d 3009 	strb.w	r3, [sp, #9]
    event_t event = create_hid_event(&hid_event);
     4e2:	ad05      	add	r5, sp, #20
    enqueue_event(&manager.event_queue, event);
     4e4:	4e0e      	ldr	r6, [pc, #56]	; (520 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x38>)
    buffer[0] = 0x01;
     4e6:	f88d 4004 	strb.w	r4, [sp, #4]
    memcpy(hid_event.message, buffer, sizeof(buffer));
     4ea:	f00a fff0 	bl	b4ce <memcpy>
    memcpy(mouse.data, buffer, sizeof(buffer));
     4ee:	2206      	movs	r2, #6
     4f0:	a901      	add	r1, sp, #4
     4f2:	480c      	ldr	r0, [pc, #48]	; (524 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3c>)
     4f4:	f00a ffeb 	bl	b4ce <memcpy>
    event_t event = create_hid_event(&hid_event);
     4f8:	a903      	add	r1, sp, #12
     4fa:	4628      	mov	r0, r5
     4fc:	f00a f895 	bl	a62a <create_hid_event>
    enqueue_event(&manager.event_queue, event);
     500:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
     504:	4630      	mov	r0, r6
     506:	f00a f896 	bl	a636 <enqueue_event>
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
     50a:	f106 008c 	add.w	r0, r6, #140	; 0x8c
     50e:	f009 f943 	bl	9798 <z_impl_k_sem_give>
    send_report(report_data);
    return true;
     512:	4620      	mov	r0, r4
     514:	b008      	add	sp, #32
     516:	bd70      	pop	{r4, r5, r6, pc}
     518:	20000b10 	.word	0x20000b10
     51c:	fffff801 	.word	0xfffff801
     520:	20000260 	.word	0x20000260
     524:	20000b38 	.word	0x20000b38

00000528 <main>:
MOUSE_Data mouse;
FSM_Data fsm;


void main(void)
{
     528:	b508      	push	{r3, lr}
	return z_impl_k_sleep(timeout);
     52a:	2100      	movs	r1, #0
     52c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     530:	f009 fdc0 	bl	a0b4 <z_impl_k_sleep>
	k_sleep(K_MSEC(1000));
	// fsm.state = INIT_MODE;
	init_usb(&usb);
     534:	4808      	ldr	r0, [pc, #32]	; (558 <main+0x30>)
     536:	f000 f89b 	bl	670 <init_usb>
     53a:	2100      	movs	r1, #0
     53c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     540:	f009 fdb8 	bl	a0b4 <z_impl_k_sleep>
	// init_pmw3360();
	// run_fsm(&fsm);
	k_sleep(K_MSEC(1000));
	init_event_manager(&manager);
     544:	4805      	ldr	r0, [pc, #20]	; (55c <main+0x34>)
     546:	f7ff ff6b 	bl	420 <init_event_manager>
	start_event_manager(&manager);
     54a:	4804      	ldr	r0, [pc, #16]	; (55c <main+0x34>)
     54c:	f00a f8ad 	bl	a6aa <start_event_manager>

	motion_thread();
     550:	f00a f8c5 	bl	a6de <motion_thread>

	for (;;) {
     554:	e7fe      	b.n	554 <main+0x2c>
     556:	bf00      	nop
     558:	20000bac 	.word	0x20000bac
     55c:	20000260 	.word	0x20000260

00000560 <get_pmw3360_device>:
#include <zephyr/logging/log.h>
#include "structs.h"

LOG_MODULE_REGISTER(pmw3360_custom, CONFIG_LOG_DEFAULT_LEVEL);

const struct device *get_pmw3360_device(void) {
     560:	b5b0      	push	{r4, r5, r7, lr}
     562:	af00      	add	r7, sp, #0
     564:	4c17      	ldr	r4, [pc, #92]	; (5c4 <get_pmw3360_device+0x64>)
     566:	4620      	mov	r0, r4
     568:	f00b fc3b 	bl	bde2 <z_device_is_ready>
		LOG_ERR("Could not get %s device\n", DEVICE_DT_GET_ANY(pixart_pmw3360));
		return NULL;
	}
	
	if (!device_is_ready(dev)) {
		LOG_ERR("\nError: Device \"%s\" is not ready; "
     56c:	6823      	ldr	r3, [r4, #0]
	if (!device_is_ready(dev)) {
     56e:	4605      	mov	r5, r0
     570:	b9a0      	cbnz	r0, 59c <get_pmw3360_device+0x3c>
		LOG_ERR("\nError: Device \"%s\" is not ready; "
     572:	4915      	ldr	r1, [pc, #84]	; (5c8 <get_pmw3360_device+0x68>)
     574:	466c      	mov	r4, sp
     576:	b088      	sub	sp, #32
     578:	466a      	mov	r2, sp
     57a:	e9c2 1305 	strd	r1, r3, [r2, #20]
     57e:	2302      	movs	r3, #2
     580:	7713      	strb	r3, [r2, #28]
     582:	4b12      	ldr	r3, [pc, #72]	; (5cc <get_pmw3360_device+0x6c>)
     584:	f842 3f10 	str.w	r3, [r2, #16]!
		(void) arch_syscall_invoke4(parm0.x, parm1.x, parm2.x, parm3.x, K_SYSCALL_Z_LOG_MSG2_STATIC_CREATE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_static_create(source, desc, package, data);
     588:	f44f 51d2 	mov.w	r1, #6720	; 0x1a40
     58c:	4603      	mov	r3, r0
     58e:	4810      	ldr	r0, [pc, #64]	; (5d0 <get_pmw3360_device+0x70>)
     590:	f00a fed8 	bl	b344 <z_impl_z_log_msg2_static_create>
		       "check the driver initialization logs for errors.\n",
		       dev->name);
		return NULL;
     594:	4628      	mov	r0, r5
     596:	46a5      	mov	sp, r4
	}
	LOG_INF("Found device \"%s\", getting sensor data\n", dev->name);
	return dev;
}
     598:	46bd      	mov	sp, r7
     59a:	bdb0      	pop	{r4, r5, r7, pc}
	LOG_INF("Found device \"%s\", getting sensor data\n", dev->name);
     59c:	490d      	ldr	r1, [pc, #52]	; (5d4 <get_pmw3360_device+0x74>)
     59e:	466d      	mov	r5, sp
     5a0:	b088      	sub	sp, #32
     5a2:	466a      	mov	r2, sp
     5a4:	e9c2 1305 	strd	r1, r3, [r2, #20]
     5a8:	2302      	movs	r3, #2
     5aa:	7713      	strb	r3, [r2, #28]
     5ac:	4b07      	ldr	r3, [pc, #28]	; (5cc <get_pmw3360_device+0x6c>)
     5ae:	f842 3f10 	str.w	r3, [r2, #16]!
     5b2:	4807      	ldr	r0, [pc, #28]	; (5d0 <get_pmw3360_device+0x70>)
     5b4:	2300      	movs	r3, #0
     5b6:	f44f 51d6 	mov.w	r1, #6848	; 0x1ac0
     5ba:	f00a fec3 	bl	b344 <z_impl_z_log_msg2_static_create>
	return dev;
     5be:	4620      	mov	r0, r4
     5c0:	46ad      	mov	sp, r5
     5c2:	e7e9      	b.n	598 <get_pmw3360_device+0x38>
     5c4:	0000c5bc 	.word	0x0000c5bc
     5c8:	0000cb28 	.word	0x0000cb28
     5cc:	01000003 	.word	0x01000003
     5d0:	0000c77c 	.word	0x0000c77c
     5d4:	0000cb7c 	.word	0x0000cb7c

000005d8 <init_pmw3360>:
    //         break;
    // }
    k_spin_unlock(&pmw3360_dev.state.lock, key);
}

void init_pmw3360(void) {
     5d8:	b508      	push	{r3, lr}
    // set up pmw3360 device;
    pmw3360_dev.device = get_pmw3360_device();
     5da:	f7ff ffc1 	bl	560 <get_pmw3360_device>
     5de:	4b08      	ldr	r3, [pc, #32]	; (600 <init_pmw3360+0x28>)
     5e0:	6118      	str	r0, [r3, #16]
	__asm__ volatile(
     5e2:	f04f 0120 	mov.w	r1, #32
     5e6:	f3ef 8211 	mrs	r2, BASEPRI
     5ea:	f381 8812 	msr	BASEPRI_MAX, r1
     5ee:	f3bf 8f6f 	isb	sy
    k_spinlock_key_t key = k_spin_lock(&pmw3360_dev.state.lock);
    pmw3360_dev.state.state = PMW3360_IDLE;
     5f2:	2102      	movs	r1, #2
     5f4:	7619      	strb	r1, [r3, #24]
	__asm__ volatile(
     5f6:	f382 8811 	msr	BASEPRI, r2
     5fa:	f3bf 8f6f 	isb	sy
    k_spin_unlock(&pmw3360_dev.state.lock, key);
    enable_trigger(pmw3360_dev.device);
}
     5fe:	bd08      	pop	{r3, pc}
     600:	20000b90 	.word	0x20000b90

00000604 <read_motion>:
int fetch_pmw3360_data(const struct device *pmw3360) {
    int rc = sensor_sample_fetch(pmw3360);
    return rc;
}

void read_motion(void) {
     604:	b570      	push	{r4, r5, r6, lr}
    int16_t dx;
    int16_t dy;

    int rc = fetch_pmw3360_data(pmw3360_dev.device);
     606:	4e14      	ldr	r6, [pc, #80]	; (658 <CONFIG_PMW3360_CPI+0x18>)
void read_motion(void) {
     608:	2400      	movs	r4, #0
     60a:	b086      	sub	sp, #24
    int rc = fetch_pmw3360_data(pmw3360_dev.device);
     60c:	6930      	ldr	r0, [r6, #16]
void read_motion(void) {
     60e:	4625      	mov	r5, r4
static inline int z_impl_sensor_sample_fetch(const struct device *dev)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->sample_fetch(dev, SENSOR_CHAN_ALL);
     610:	6883      	ldr	r3, [r0, #8]
     612:	2139      	movs	r1, #57	; 0x39
     614:	68db      	ldr	r3, [r3, #12]
     616:	4798      	blx	r3
    if (!rc) {
     618:	b938      	cbnz	r0, 62a <read_motion+0x26>
        dx = get_dx(pmw3360_dev.device);
     61a:	6930      	ldr	r0, [r6, #16]
     61c:	f00a f849 	bl	a6b2 <get_dx>
     620:	4604      	mov	r4, r0
        dy = get_dy(pmw3360_dev.device);
     622:	6930      	ldr	r0, [r6, #16]
     624:	f00a f850 	bl	a6c8 <get_dy>
     628:	4605      	mov	r5, r0
    }

    // LOG_DBG("dx: %i, dy: %i", dx, dy);
    motion_event_t motion_event; 
    motion_event.dx = dx; 
     62a:	f8ad 4006 	strh.w	r4, [sp, #6]
    motion_event.dy = dy; 

    event_t event = create_motion_event(&motion_event);
     62e:	ac03      	add	r4, sp, #12
     630:	a901      	add	r1, sp, #4
     632:	4620      	mov	r0, r4
    motion_event.dy = dy; 
     634:	f8ad 5008 	strh.w	r5, [sp, #8]
    event_t event = create_motion_event(&motion_event);
     638:	f009 fff1 	bl	a61e <create_motion_event>

    enqueue_event(&manager.event_queue, event);
     63c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
     640:	4806      	ldr	r0, [pc, #24]	; (65c <CONFIG_PMW3360_CPI+0x1c>)
     642:	f009 fff8 	bl	a636 <enqueue_event>
	z_impl_k_sem_give(sem);
     646:	4806      	ldr	r0, [pc, #24]	; (660 <CONFIG_PMW3360_CPI+0x20>)
     648:	f009 f8a6 	bl	9798 <z_impl_k_sem_give>
	return z_impl_k_sleep(timeout);
     64c:	2100      	movs	r1, #0
     64e:	2002      	movs	r0, #2
     650:	f009 fd30 	bl	a0b4 <z_impl_k_sleep>
    k_sem_give(&manager.event_sem);
    k_sleep(K_USEC(50));
}
     654:	b006      	add	sp, #24
     656:	bd70      	pop	{r4, r5, r6, pc}
     658:	20000b90 	.word	0x20000b90
     65c:	20000260 	.word	0x20000260
     660:	200002ec 	.word	0x200002ec

00000664 <status_callback>:
#include "hw_config.h"

LOG_MODULE_REGISTER(usb, CONFIG_LOG_DEFAULT_LEVEL);

void status_callback(enum usb_dc_status_code status, const uint8_t *param) {
    usb.status = status;
     664:	4b01      	ldr	r3, [pc, #4]	; (66c <status_callback+0x8>)
     666:	7118      	strb	r0, [r3, #4]
}
     668:	4770      	bx	lr
     66a:	bf00      	nop
     66c:	20000bac 	.word	0x20000bac

00000670 <init_usb>:

int init_usb(USB_Data *data) {
     670:	b510      	push	{r4, lr}
     672:	4604      	mov	r4, r0
     674:	b086      	sub	sp, #24
		union { uintptr_t x; const char * val; } parm0 = { .val = name };
		return (const struct device *) arch_syscall_invoke1(parm0.x, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     676:	4816      	ldr	r0, [pc, #88]	; (6d0 <init_usb+0x60>)
     678:	f008 fd0a 	bl	9090 <z_impl_device_get_binding>
     67c:	4603      	mov	r3, r0
	// 	.set_report = set_report,
	// 	.int_in_ready = report_sent_cb,
	// 	.protocol_change = protocol_change,
	// };

    data->device = device_get_binding(HID_DEVICE_ID);
     67e:	6020      	str	r0, [r4, #0]
    if (data->device == NULL) {
     680:	b948      	cbnz	r0, 696 <init_usb+0x26>
        LOG_ERR("HID Device null");
     682:	4a14      	ldr	r2, [pc, #80]	; (6d4 <init_usb+0x64>)
     684:	9205      	str	r2, [sp, #20]
     686:	2202      	movs	r2, #2
     688:	9204      	str	r2, [sp, #16]
     68a:	4813      	ldr	r0, [pc, #76]	; (6d8 <init_usb+0x68>)
     68c:	aa04      	add	r2, sp, #16
     68e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
     692:	f00a fe57 	bl	b344 <z_impl_z_log_msg2_static_create>
    }
    usb_hid_register_device(
     696:	4911      	ldr	r1, [pc, #68]	; (6dc <init_usb+0x6c>)
     698:	6820      	ldr	r0, [r4, #0]
     69a:	2300      	movs	r3, #0
     69c:	223e      	movs	r2, #62	; 0x3e
     69e:	f003 fd55 	bl	414c <usb_hid_register_device>
        data->device,
        hid_report_desc,
        sizeof(hid_report_desc),
        NULL
    );
    usb_hid_init(data->device);
     6a2:	6820      	ldr	r0, [r4, #0]
     6a4:	f00a ff51 	bl	b54a <usb_hid_init>
    if (usb_enable(status_callback) != 0) {
     6a8:	480d      	ldr	r0, [pc, #52]	; (6e0 <init_usb+0x70>)
     6aa:	f002 f931 	bl	2910 <usb_enable>
     6ae:	b160      	cbz	r0, 6ca <init_usb+0x5a>
        LOG_ERR("USB failed to start");
     6b0:	4b0c      	ldr	r3, [pc, #48]	; (6e4 <init_usb+0x74>)
     6b2:	9305      	str	r3, [sp, #20]
     6b4:	2302      	movs	r3, #2
     6b6:	9304      	str	r3, [sp, #16]
     6b8:	4807      	ldr	r0, [pc, #28]	; (6d8 <init_usb+0x68>)
     6ba:	2300      	movs	r3, #0
     6bc:	aa04      	add	r2, sp, #16
     6be:	f44f 5182 	mov.w	r1, #4160	; 0x1040
     6c2:	f00a fe3f 	bl	b344 <z_impl_z_log_msg2_static_create>
        return -1;
     6c6:	f04f 30ff 	mov.w	r0, #4294967295
    }
    return 0;
    // return usb_enable(status_callback);
}
     6ca:	b006      	add	sp, #24
     6cc:	bd10      	pop	{r4, pc}
     6ce:	bf00      	nop
     6d0:	0000cbc3 	.word	0x0000cbc3
     6d4:	0000cbc9 	.word	0x0000cbc9
     6d8:	0000c7a4 	.word	0x0000c7a4
     6dc:	0000cbf1 	.word	0x0000cbf1
     6e0:	00000665 	.word	0x00000665
     6e4:	0000cbd9 	.word	0x0000cbd9

000006e8 <hid_write>:

int hid_write(USB_Data *data, uint8_t msg) {
    int ret = 0;
    ret = hid_int_ep_write(data->device, mouse.data, 6, NULL);
     6e8:	4902      	ldr	r1, [pc, #8]	; (6f4 <hid_write+0xc>)
     6ea:	6800      	ldr	r0, [r0, #0]
     6ec:	2300      	movs	r3, #0
     6ee:	2206      	movs	r2, #6
     6f0:	f003 bd42 	b.w	4178 <hid_int_ep_write>
     6f4:	20000b38 	.word	0x20000b38

000006f8 <cbvprintf_package>:
	return z_strncpy(buf, str, max);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
     6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     6fc:	b08d      	sub	sp, #52	; 0x34
     6fe:	461f      	mov	r7, r3
     700:	9b16      	ldr	r3, [sp, #88]	; 0x58
     702:	9202      	str	r2, [sp, #8]
     704:	9300      	str	r3, [sp, #0]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     706:	f002 0304 	and.w	r3, r2, #4
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     70a:	f3c2 02c2 	ubfx	r2, r2, #3, #3
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
     70e:	9301      	str	r3, [sp, #4]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     710:	1c53      	adds	r3, r2, #1

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
     712:	0782      	lsls	r2, r0, #30
{
     714:	4605      	mov	r5, r0
     716:	460e      	mov	r6, r1
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
     718:	9304      	str	r3, [sp, #16]
	if ((uintptr_t)packaged % sizeof(void *)) {
     71a:	f040 8221 	bne.w	b60 <CONFIG_ISR_STACK_SIZE+0x360>
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
     71e:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
     720:	2800      	cmp	r0, #0
     722:	f040 8220 	bne.w	b66 <CONFIG_ISR_STACK_SIZE+0x366>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
     726:	f001 0607 	and.w	r6, r1, #7
     72a:	1d34      	adds	r4, r6, #4
		 * the total as this won't be part of the buffer. To avoid
		 * going negative with an unsigned variable, we add an offset
		 * (CBPRINTF_PACKAGE_ALIGNMENT) that will be removed before
		 * returning.
		 */
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
     72c:	f1c6 0608 	rsb	r6, r6, #8
	unsigned int s_ro_cnt = 0; /* number of ro strings */
     730:	f04f 0a00 	mov.w	sl, #0
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
	align = VA_STACK_ALIGN(char *);
     734:	f04f 0804 	mov.w	r8, #4
	s = fmt--;
     738:	1e7b      	subs	r3, r7, #1
	unsigned int s_rw_cnt = 0; /* number of rw strings */
     73a:	f8cd a00c 	str.w	sl, [sp, #12]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
     73e:	4652      	mov	r2, sl
	bool parsing = false;
     740:	46d1      	mov	r9, sl
	size = sizeof(char *);
     742:	4641      	mov	r1, r8

		/* copy va_list data over to our buffer */
		if (*fmt == 's') {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
     744:	b105      	cbz	r5, 748 <cbvprintf_package+0x50>
				*(const char **)buf = s;
     746:	6027      	str	r7, [r4, #0]
			}

			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     748:	9804      	ldr	r0, [sp, #16]
     74a:	2800      	cmp	r0, #0
     74c:	dc07      	bgt.n	75e <cbvprintf_package+0x66>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
     74e:	48cb      	ldr	r0, [pc, #812]	; (a7c <CONFIG_ISR_STACK_SIZE+0x27c>)
     750:	4287      	cmp	r7, r0
     752:	f0c0 8141 	bcc.w	9d8 <CONFIG_ISR_STACK_SIZE+0x1d8>
     756:	48ca      	ldr	r0, [pc, #808]	; (a80 <CONFIG_ISR_STACK_SIZE+0x280>)
     758:	4287      	cmp	r7, r0
     75a:	f080 813d 	bcs.w	9d8 <CONFIG_ISR_STACK_SIZE+0x1d8>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
     75e:	9802      	ldr	r0, [sp, #8]
     760:	f010 0e02 	ands.w	lr, r0, #2
     764:	f000 8151 	beq.w	a0a <CONFIG_ISR_STACK_SIZE+0x20a>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     768:	f04f 0c01 	mov.w	ip, #1
				/* nothing to do */
			} else {
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
     76c:	1b60      	subs	r0, r4, r5
				 * In the do_ro case we must consider
				 * room for possible STR_POS_RO_FLAG.
				 * Otherwise the index range is 8 bits
				 * and any overflow is caught later.
				 */
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
     76e:	f1be 0f00 	cmp.w	lr, #0
     772:	f000 8137 	beq.w	9e4 <CONFIG_ISR_STACK_SIZE+0x1e4>
     776:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
     77a:	f0c0 8133 	bcc.w	9e4 <CONFIG_ISR_STACK_SIZE+0x1e4>
					__ASSERT(false, "String with too many arguments");
					return -EINVAL;
     77e:	f06f 0015 	mvn.w	r0, #21
     782:	e0fe      	b.n	982 <CONFIG_ISR_STACK_SIZE+0x182>
		if (!parsing) {
     784:	f1b9 0f00 	cmp.w	r9, #0
     788:	d108      	bne.n	79c <cbvprintf_package+0xa4>
			if (*fmt == '%') {
     78a:	2825      	cmp	r0, #37	; 0x25
     78c:	f040 8141 	bne.w	a12 <CONFIG_ISR_STACK_SIZE+0x212>
				parsing = true;
     790:	f04f 0901 	mov.w	r9, #1
			align = VA_STACK_ALIGN(ptrdiff_t);
     794:	f04f 0804 	mov.w	r8, #4
			size = sizeof(intmax_t);
     798:	4641      	mov	r1, r8
     79a:	e13a      	b.n	a12 <CONFIG_ISR_STACK_SIZE+0x212>
		switch (*fmt) {
     79c:	282b      	cmp	r0, #43	; 0x2b
     79e:	d825      	bhi.n	7ec <cbvprintf_package+0xf4>
     7a0:	281f      	cmp	r0, #31
     7a2:	d802      	bhi.n	7aa <cbvprintf_package+0xb2>
			parsing = false;
     7a4:	f04f 0900 	mov.w	r9, #0
     7a8:	e133      	b.n	a12 <CONFIG_ISR_STACK_SIZE+0x212>
		switch (*fmt) {
     7aa:	f1a0 0c20 	sub.w	ip, r0, #32
     7ae:	f1bc 0f0b 	cmp.w	ip, #11
     7b2:	d8f7      	bhi.n	7a4 <cbvprintf_package+0xac>
     7b4:	f20f 0e04 	addw	lr, pc, #4
     7b8:	f85e f02c 	ldr.w	pc, [lr, ip, lsl #2]
     7bc:	00000a13 	.word	0x00000a13
     7c0:	000007a5 	.word	0x000007a5
     7c4:	000007a5 	.word	0x000007a5
     7c8:	00000a13 	.word	0x00000a13
     7cc:	000007a5 	.word	0x000007a5
     7d0:	000007a5 	.word	0x000007a5
     7d4:	000007a5 	.word	0x000007a5
     7d8:	000007a5 	.word	0x000007a5
     7dc:	000007a5 	.word	0x000007a5
     7e0:	000007a5 	.word	0x000007a5
     7e4:	000009a3 	.word	0x000009a3
     7e8:	00000a13 	.word	0x00000a13
     7ec:	f1a0 0c2d 	sub.w	ip, r0, #45	; 0x2d
     7f0:	fa5f fe8c 	uxtb.w	lr, ip
     7f4:	f1be 0f4d 	cmp.w	lr, #77	; 0x4d
     7f8:	d8d4      	bhi.n	7a4 <cbvprintf_package+0xac>
     7fa:	f1bc 0f4d 	cmp.w	ip, #77	; 0x4d
     7fe:	d8d1      	bhi.n	7a4 <cbvprintf_package+0xac>
     800:	f20f 0e04 	addw	lr, pc, #4
     804:	f85e f02c 	ldr.w	pc, [lr, ip, lsl #2]
     808:	00000a13 	.word	0x00000a13
     80c:	00000a13 	.word	0x00000a13
     810:	000007a5 	.word	0x000007a5
     814:	00000a13 	.word	0x00000a13
     818:	00000a13 	.word	0x00000a13
     81c:	00000a13 	.word	0x00000a13
     820:	00000a13 	.word	0x00000a13
     824:	00000a13 	.word	0x00000a13
     828:	00000a13 	.word	0x00000a13
     82c:	00000a13 	.word	0x00000a13
     830:	00000a13 	.word	0x00000a13
     834:	00000a13 	.word	0x00000a13
     838:	00000a13 	.word	0x00000a13
     83c:	000007a5 	.word	0x000007a5
     840:	000007a5 	.word	0x000007a5
     844:	000007a5 	.word	0x000007a5
     848:	000007a5 	.word	0x000007a5
     84c:	000007a5 	.word	0x000007a5
     850:	000007a5 	.word	0x000007a5
     854:	000007a5 	.word	0x000007a5
     858:	0000095f 	.word	0x0000095f
     85c:	000007a5 	.word	0x000007a5
     860:	000007a5 	.word	0x000007a5
     864:	000007a5 	.word	0x000007a5
     868:	0000095f 	.word	0x0000095f
     86c:	0000095f 	.word	0x0000095f
     870:	0000095f 	.word	0x0000095f
     874:	000007a5 	.word	0x000007a5
     878:	000007a5 	.word	0x000007a5
     87c:	000007a5 	.word	0x000007a5
     880:	000007a5 	.word	0x000007a5
     884:	00000a13 	.word	0x00000a13
     888:	000007a5 	.word	0x000007a5
     88c:	000007a5 	.word	0x000007a5
     890:	000007a5 	.word	0x000007a5
     894:	000007a5 	.word	0x000007a5
     898:	000007a5 	.word	0x000007a5
     89c:	000007a5 	.word	0x000007a5
     8a0:	000007a5 	.word	0x000007a5
     8a4:	000007a5 	.word	0x000007a5
     8a8:	000007a5 	.word	0x000007a5
     8ac:	000007a5 	.word	0x000007a5
     8b0:	000007a5 	.word	0x000007a5
     8b4:	00000941 	.word	0x00000941
     8b8:	000007a5 	.word	0x000007a5
     8bc:	000007a5 	.word	0x000007a5
     8c0:	000007a5 	.word	0x000007a5
     8c4:	000007a5 	.word	0x000007a5
     8c8:	000007a5 	.word	0x000007a5
     8cc:	000007a5 	.word	0x000007a5
     8d0:	000007a5 	.word	0x000007a5
     8d4:	000007a5 	.word	0x000007a5
     8d8:	0000095f 	.word	0x0000095f
     8dc:	000007a5 	.word	0x000007a5
     8e0:	00000941 	.word	0x00000941
     8e4:	00000941 	.word	0x00000941
     8e8:	0000095f 	.word	0x0000095f
     8ec:	0000095f 	.word	0x0000095f
     8f0:	0000095f 	.word	0x0000095f
     8f4:	00000a13 	.word	0x00000a13
     8f8:	00000941 	.word	0x00000941
     8fc:	00000993 	.word	0x00000993
     900:	000007a5 	.word	0x000007a5
     904:	00000a13 	.word	0x00000a13
     908:	000007a5 	.word	0x000007a5
     90c:	00000999 	.word	0x00000999
     910:	00000941 	.word	0x00000941
     914:	00000999 	.word	0x00000999
     918:	000007a5 	.word	0x000007a5
     91c:	000007a5 	.word	0x000007a5
     920:	00000999 	.word	0x00000999
     924:	00000795 	.word	0x00000795
     928:	00000941 	.word	0x00000941
     92c:	000007a5 	.word	0x000007a5
     930:	000007a5 	.word	0x000007a5
     934:	00000941 	.word	0x00000941
     938:	000007a5 	.word	0x000007a5
     93c:	00000795 	.word	0x00000795
			if (fmt[-1] == 'l') {
     940:	f813 cc01 	ldrb.w	ip, [r3, #-1]
     944:	f1bc 0f6c 	cmp.w	ip, #108	; 0x6c
     948:	d129      	bne.n	99e <CONFIG_ISR_STACK_SIZE+0x19e>
				if (fmt[-2] == 'l') {
     94a:	f813 1c02 	ldrb.w	r1, [r3, #-2]
     94e:	296c      	cmp	r1, #108	; 0x6c
			parsing = false;
     950:	f04f 0900 	mov.w	r9, #0
				if (fmt[-2] == 'l') {
     954:	d03d      	beq.n	9d2 <CONFIG_ISR_STACK_SIZE+0x1d2>
			align = VA_STACK_ALIGN(void *);
     956:	f04f 0804 	mov.w	r8, #4
					size = sizeof(long long);
     95a:	4641      	mov	r1, r8
     95c:	e021      	b.n	9a2 <CONFIG_ISR_STACK_SIZE+0x1a2>
				v.ld = va_arg(ap, long double);
     95e:	9800      	ldr	r0, [sp, #0]
     960:	f100 0b07 	add.w	fp, r0, #7
     964:	f02b 0007 	bic.w	r0, fp, #7
     968:	e8f0 8902 	ldrd	r8, r9, [r0], #8
			buf = (void *) ROUND_UP(buf, align);
     96c:	3407      	adds	r4, #7
				v.ld = va_arg(ap, long double);
     96e:	9000      	str	r0, [sp, #0]
			buf = (void *) ROUND_UP(buf, align);
     970:	f024 0407 	bic.w	r4, r4, #7
			if (buf0 != NULL) {
     974:	b155      	cbz	r5, 98c <CONFIG_ISR_STACK_SIZE+0x18c>
				if (BUF_OFFSET + size > len) {
     976:	9805      	ldr	r0, [sp, #20]
     978:	4420      	add	r0, r4
     97a:	42b0      	cmp	r0, r6
     97c:	d904      	bls.n	988 <CONFIG_ISR_STACK_SIZE+0x188>
					return -ENOSPC;
     97e:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
     982:	b00d      	add	sp, #52	; 0x34
     984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					*(long double *)buf = v.ld;
     988:	e9c4 8900 	strd	r8, r9, [r4]
			buf += size;
     98c:	3408      	adds	r4, #8
			parsing = false;
     98e:	f04f 0900 	mov.w	r9, #0
			align = VA_STACK_ALIGN(intmax_t);
     992:	f04f 0808 	mov.w	r8, #8
     996:	e6ff      	b.n	798 <cbvprintf_package+0xa0>
			parsing = false;
     998:	f04f 0900 	mov.w	r9, #0
     99c:	e7db      	b.n	956 <CONFIG_ISR_STACK_SIZE+0x156>
			parsing = false;
     99e:	f04f 0900 	mov.w	r9, #0
		buf = (void *) ROUND_UP(buf, align);
     9a2:	3c01      	subs	r4, #1
     9a4:	4444      	add	r4, r8
     9a6:	f1c8 0c00 	rsb	ip, r8, #0
     9aa:	ea04 040c 	and.w	r4, r4, ip
		if (buf0 != NULL && BUF_OFFSET + size > len) {
     9ae:	b125      	cbz	r5, 9ba <CONFIG_ISR_STACK_SIZE+0x1ba>
     9b0:	eba1 0c05 	sub.w	ip, r1, r5
     9b4:	44a4      	add	ip, r4
     9b6:	45b4      	cmp	ip, r6
     9b8:	d8e1      	bhi.n	97e <CONFIG_ISR_STACK_SIZE+0x17e>
		if (*fmt == 's') {
     9ba:	2873      	cmp	r0, #115	; 0x73
     9bc:	d152      	bne.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     9be:	9804      	ldr	r0, [sp, #16]
			s = va_arg(ap, char *);
     9c0:	f8dd b000 	ldr.w	fp, [sp]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     9c4:	3801      	subs	r0, #1
			s = va_arg(ap, char *);
     9c6:	f85b 7b04 	ldr.w	r7, [fp], #4
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     9ca:	9004      	str	r0, [sp, #16]
			s = va_arg(ap, char *);
     9cc:	f8cd b000 	str.w	fp, [sp]
     9d0:	e6b8      	b.n	744 <cbvprintf_package+0x4c>
					align = VA_STACK_ALIGN(long long);
     9d2:	f04f 0808 	mov.w	r8, #8
     9d6:	e7c0      	b.n	95a <CONFIG_ISR_STACK_SIZE+0x15a>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
     9d8:	9802      	ldr	r0, [sp, #8]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
     9da:	f04f 0c00 	mov.w	ip, #0
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
     9de:	f000 0e02 	and.w	lr, r0, #2
			if (is_ro && !do_ro) {
     9e2:	e6c3      	b.n	76c <cbvprintf_package+0x74>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
     9e4:	2a0f      	cmp	r2, #15
     9e6:	f63f aeca 	bhi.w	77e <cbvprintf_package+0x86>
				if (buf0 != NULL) {
     9ea:	b345      	cbz	r5, a3e <CONFIG_ISR_STACK_SIZE+0x23e>
					str_ptr_pos[s_idx] = s_ptr_idx;
     9ec:	f10d 0e30 	add.w	lr, sp, #48	; 0x30
     9f0:	f3c0 0087 	ubfx	r0, r0, #2, #8
					if (is_ro) {
     9f4:	4496      	add	lr, r2
     9f6:	f1bc 0f00 	cmp.w	ip, #0
     9fa:	d01a      	beq.n	a32 <CONFIG_ISR_STACK_SIZE+0x232>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
     9fc:	f060 007f 	orn	r0, r0, #127	; 0x7f
     a00:	f80e 0c10 	strb.w	r0, [lr, #-16]
						s_ro_cnt++;
     a04:	f10a 0a01 	add.w	sl, sl, #1
				s_idx++;
     a08:	3201      	adds	r2, #1
				if (BUF_OFFSET + size > len) {
     a0a:	f1c5 0008 	rsb	r0, r5, #8
			buf += sizeof(char *);
     a0e:	3404      	adds	r4, #4
				if (BUF_OFFSET + size > len) {
     a10:	9005      	str	r0, [sp, #20]
	while (*++fmt != '\0') {
     a12:	f813 0f01 	ldrb.w	r0, [r3, #1]!
     a16:	2800      	cmp	r0, #0
     a18:	f47f aeb4 	bne.w	784 <cbvprintf_package+0x8c>
	if (BUF_OFFSET / sizeof(int) > 255) {
     a1c:	1b61      	subs	r1, r4, r5
     a1e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
     a22:	f4bf aeac 	bcs.w	77e <cbvprintf_package+0x86>
	if (buf0 == NULL) {
     a26:	2d00      	cmp	r5, #0
     a28:	d13e      	bne.n	aa8 <CONFIG_ISR_STACK_SIZE+0x2a8>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
     a2a:	f1a6 0408 	sub.w	r4, r6, #8
     a2e:	1860      	adds	r0, r4, r1
     a30:	e7a7      	b.n	982 <CONFIG_ISR_STACK_SIZE+0x182>
					str_ptr_pos[s_idx] = s_ptr_idx;
     a32:	f80e 0c10 	strb.w	r0, [lr, #-16]
						s_rw_cnt++;
     a36:	9803      	ldr	r0, [sp, #12]
     a38:	3001      	adds	r0, #1
     a3a:	9003      	str	r0, [sp, #12]
     a3c:	e7e4      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
				} else if (is_ro || rws_pos_en) {
     a3e:	f1bc 0f00 	cmp.w	ip, #0
     a42:	d101      	bne.n	a48 <CONFIG_ISR_STACK_SIZE+0x248>
     a44:	9801      	ldr	r0, [sp, #4]
     a46:	b108      	cbz	r0, a4c <CONFIG_ISR_STACK_SIZE+0x24c>
					len += 1;
     a48:	3601      	adds	r6, #1
     a4a:	e7dd      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
					len += strlen(s) + 1 + 1;
     a4c:	4638      	mov	r0, r7
     a4e:	e9cd 1206 	strd	r1, r2, [sp, #24]
     a52:	9305      	str	r3, [sp, #20]
     a54:	f00a fd1f 	bl	b496 <strlen>
     a58:	3602      	adds	r6, #2
     a5a:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
     a5e:	9b05      	ldr	r3, [sp, #20]
     a60:	4406      	add	r6, r0
     a62:	e7d1      	b.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
		} else if (size == sizeof(int)) {
     a64:	2904      	cmp	r1, #4
     a66:	d10d      	bne.n	a84 <CONFIG_ISR_STACK_SIZE+0x284>
			int v = va_arg(ap, int);
     a68:	9800      	ldr	r0, [sp, #0]
     a6a:	f100 0c04 	add.w	ip, r0, #4
			if (buf0 != NULL) {
     a6e:	b10d      	cbz	r5, a74 <CONFIG_ISR_STACK_SIZE+0x274>
			int v = va_arg(ap, int);
     a70:	6800      	ldr	r0, [r0, #0]
				*(int *)buf = v;
     a72:	6020      	str	r0, [r4, #0]
			buf += sizeof(int);
     a74:	3404      	adds	r4, #4
			int v = va_arg(ap, int);
     a76:	f8cd c000 	str.w	ip, [sp]
     a7a:	e7ca      	b.n	a12 <CONFIG_ISR_STACK_SIZE+0x212>
     a7c:	0000c49c 	.word	0x0000c49c
     a80:	0000ee20 	.word	0x0000ee20
		} else if (size == sizeof(long long)) {
     a84:	2908      	cmp	r1, #8
     a86:	f47f ae7a 	bne.w	77e <cbvprintf_package+0x86>
			long long v = va_arg(ap, long long);
     a8a:	9800      	ldr	r0, [sp, #0]
     a8c:	3007      	adds	r0, #7
     a8e:	f020 0007 	bic.w	r0, r0, #7
     a92:	f100 0c08 	add.w	ip, r0, #8
     a96:	f8cd c000 	str.w	ip, [sp]
			if (buf0 != NULL) {
     a9a:	b11d      	cbz	r5, aa4 <CONFIG_ISR_STACK_SIZE+0x2a4>
			long long v = va_arg(ap, long long);
     a9c:	e9d0 bc00 	ldrd	fp, ip, [r0]
     aa0:	e9c4 bc00 	strd	fp, ip, [r4]
			buf += sizeof(long long);
     aa4:	3408      	adds	r4, #8
     aa6:	e7b4      	b.n	a12 <CONFIG_ISR_STACK_SIZE+0x212>
	if (rws_pos_en) {
     aa8:	9b01      	ldr	r3, [sp, #4]
	*(char **)buf0 = NULL;
     aaa:	6028      	str	r0, [r5, #0]
	buf0[0] = BUF_OFFSET / sizeof(int);
     aac:	0889      	lsrs	r1, r1, #2
     aae:	7029      	strb	r1, [r5, #0]
		buf0[3] = s_rw_cnt;
     ab0:	f89d 100c 	ldrb.w	r1, [sp, #12]
	if (rws_pos_en) {
     ab4:	b1a3      	cbz	r3, ae0 <CONFIG_ISR_STACK_SIZE+0x2e0>
		buf0[1] = 0;
     ab6:	7068      	strb	r0, [r5, #1]
		buf0[3] = s_rw_cnt;
     ab8:	70e9      	strb	r1, [r5, #3]
	buf0[2] = s_ro_cnt;
     aba:	f885 a002 	strb.w	sl, [r5, #2]
	if (s_ro_cnt) {
     abe:	f1ba 0f00 	cmp.w	sl, #0
     ac2:	d006      	beq.n	ad2 <CONFIG_ISR_STACK_SIZE+0x2d2>
     ac4:	a808      	add	r0, sp, #32
		for (i = 0; i < s_idx; i++) {
     ac6:	f04f 0c00 	mov.w	ip, #0
			if (BUF_OFFSET + 1 > len) {
     aca:	f1c5 0e01 	rsb	lr, r5, #1
		for (i = 0; i < s_idx; i++) {
     ace:	4562      	cmp	r2, ip
     ad0:	d10a      	bne.n	ae8 <CONFIG_ISR_STACK_SIZE+0x2e8>
     ad2:	f10d 0820 	add.w	r8, sp, #32
     ad6:	eb08 0902 	add.w	r9, r8, r2
		if (BUF_OFFSET + 1 + size > len) {
     ada:	f1c5 0b01 	rsb	fp, r5, #1
     ade:	e039      	b.n	b54 <CONFIG_ISR_STACK_SIZE+0x354>
		buf0[3] = 0;
     ae0:	9b01      	ldr	r3, [sp, #4]
		buf0[1] = s_rw_cnt;
     ae2:	7069      	strb	r1, [r5, #1]
		buf0[3] = 0;
     ae4:	70eb      	strb	r3, [r5, #3]
     ae6:	e7e8      	b.n	aba <CONFIG_ISR_STACK_SIZE+0x2ba>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
     ae8:	f810 1b01 	ldrb.w	r1, [r0], #1
     aec:	060b      	lsls	r3, r1, #24
     aee:	d508      	bpl.n	b02 <CONFIG_ISR_STACK_SIZE+0x302>
			if (BUF_OFFSET + 1 > len) {
     af0:	eb04 080e 	add.w	r8, r4, lr
     af4:	45b0      	cmp	r8, r6
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
     af6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
     afa:	f63f af40 	bhi.w	97e <CONFIG_ISR_STACK_SIZE+0x17e>
			*buf++ = pos;
     afe:	f804 1b01 	strb.w	r1, [r4], #1
		for (i = 0; i < s_idx; i++) {
     b02:	f10c 0c01 	add.w	ip, ip, #1
     b06:	e7e2      	b.n	ace <CONFIG_ISR_STACK_SIZE+0x2ce>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
     b08:	f1ba 0f00 	cmp.w	sl, #0
     b0c:	d003      	beq.n	b16 <CONFIG_ISR_STACK_SIZE+0x316>
     b0e:	f998 2000 	ldrsb.w	r2, [r8]
     b12:	2a00      	cmp	r2, #0
     b14:	db1c      	blt.n	b50 <CONFIG_ISR_STACK_SIZE+0x350>
		if (rws_pos_en) {
     b16:	9b01      	ldr	r3, [sp, #4]
     b18:	bb03      	cbnz	r3, b5c <CONFIG_ISR_STACK_SIZE+0x35c>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
     b1a:	f898 2000 	ldrb.w	r2, [r8]
     b1e:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
     b22:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
     b26:	4638      	mov	r0, r7
     b28:	f00a fcb5 	bl	b496 <strlen>
     b2c:	1c42      	adds	r2, r0, #1
		if (BUF_OFFSET + 1 + size > len) {
     b2e:	eb04 010b 	add.w	r1, r4, fp
     b32:	4411      	add	r1, r2
     b34:	42b1      	cmp	r1, r6
     b36:	f63f af22 	bhi.w	97e <CONFIG_ISR_STACK_SIZE+0x17e>
		*buf++ = str_ptr_pos[i];
     b3a:	f898 1000 	ldrb.w	r1, [r8]
     b3e:	f804 1b01 	strb.w	r1, [r4], #1
		memcpy(buf, s, size);
     b42:	4639      	mov	r1, r7
     b44:	4620      	mov	r0, r4
     b46:	9200      	str	r2, [sp, #0]
     b48:	f00a fcc1 	bl	b4ce <memcpy>
		buf += size;
     b4c:	9a00      	ldr	r2, [sp, #0]
     b4e:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
     b50:	f108 0801 	add.w	r8, r8, #1
     b54:	45c1      	cmp	r9, r8
     b56:	d1d7      	bne.n	b08 <CONFIG_ISR_STACK_SIZE+0x308>
	return BUF_OFFSET;
     b58:	1b60      	subs	r0, r4, r5
     b5a:	e712      	b.n	982 <CONFIG_ISR_STACK_SIZE+0x182>
			size = 0;
     b5c:	2200      	movs	r2, #0
     b5e:	e7e6      	b.n	b2e <CONFIG_ISR_STACK_SIZE+0x32e>
		return -EFAULT;
     b60:	f06f 000d 	mvn.w	r0, #13
     b64:	e70d      	b.n	982 <CONFIG_ISR_STACK_SIZE+0x182>
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
     b66:	2907      	cmp	r1, #7
     b68:	f63f ade2 	bhi.w	730 <cbvprintf_package+0x38>
     b6c:	e707      	b.n	97e <CONFIG_ISR_STACK_SIZE+0x17e>
     b6e:	bf00      	nop

00000b70 <cbprintf_package_copy>:
			  void *packaged,
			  size_t len,
			  uint32_t flags,
			  uint16_t *strl,
			  size_t strl_len)
{
     b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     b74:	b08b      	sub	sp, #44	; 0x2c
     b76:	4606      	mov	r6, r0
     b78:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
     b7c:	9304      	str	r3, [sp, #16]
     b7e:	4614      	mov	r4, r2
	uint32_t *buf32 = in_packaged;
	unsigned int args_size, ros_nbr, rws_nbr;
	bool rw_cpy;
	bool ro_cpy;

	in_len != 0 ? in_len : get_package_len(in_packaged);
     b80:	460f      	mov	r7, r1
     b82:	b1b1      	cbz	r1, bb2 <cbprintf_package_copy+0x42>

	/* Get number of RO string indexes in the package and check if copying
	 * includes appending those strings.
	 */
	ros_nbr = buf[2];
     b84:	78b5      	ldrb	r5, [r6, #2]
     b86:	9505      	str	r5, [sp, #20]
	ro_cpy = ros_nbr &&
     b88:	bb35      	cbnz	r5, bd8 <cbprintf_package_copy+0x68>
     b8a:	46aa      	mov	sl, r5
		(flags & CBPRINTF_PACKAGE_COPY_RO_STR) == CBPRINTF_PACKAGE_COPY_RO_STR;

	/* Get number of RW string indexes in the package and check if copying
	 * includes appending those strings.
	 */
	rws_nbr = buf[3];
     b8c:	78f3      	ldrb	r3, [r6, #3]
     b8e:	9301      	str	r3, [sp, #4]
	rw_cpy = rws_nbr > 0 &&
     b90:	b113      	cbz	r3, b98 <cbprintf_package_copy+0x28>

	/* If flags are not set or appending request without rw string indexes
	 * present is chosen, just do a simple copy (or length calculation).
	 * Assuming that it is the most common case.
	 */
	if (!rw_cpy && !ro_cpy) {
     b92:	f01b 0f02 	tst.w	fp, #2
     b96:	d122      	bne.n	bde <cbprintf_package_copy+0x6e>
     b98:	f1ba 0f00 	cmp.w	sl, #0
     b9c:	d11f      	bne.n	bde <cbprintf_package_copy+0x6e>
		if (packaged) {
     b9e:	b124      	cbz	r4, baa <cbprintf_package_copy+0x3a>
			memcpy(packaged, in_packaged, in_len);
     ba0:	463a      	mov	r2, r7
     ba2:	4631      	mov	r1, r6
     ba4:	4620      	mov	r0, r4
     ba6:	f00a fc92 	bl	b4ce <memcpy>
			}

			str_pos++;
		}

		return out_len;
     baa:	4638      	mov	r0, r7
		rem -= cpy_len;
		dst += cpy_len;
	}

	return len - rem;
}
     bac:	b00b      	add	sp, #44	; 0x2c
     bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	s_nbr     = buf[1];
     bb2:	f890 9001 	ldrb.w	r9, [r0, #1]
	buf += ros_nbr;
     bb6:	78b5      	ldrb	r5, [r6, #2]
     bb8:	7800      	ldrb	r0, [r0, #0]
     bba:	eb05 0580 	add.w	r5, r5, r0, lsl #2
     bbe:	4435      	add	r5, r6
	for (int i = 0; i < s_nbr; i++) {
     bc0:	468a      	mov	sl, r1
     bc2:	45ca      	cmp	sl, r9
     bc4:	d2de      	bcs.n	b84 <cbprintf_package_copy+0x14>
		buf++;
     bc6:	3501      	adds	r5, #1
		buf += strlen((const char *)buf) + 1;
     bc8:	4628      	mov	r0, r5
     bca:	f00a fc64 	bl	b496 <strlen>
     bce:	3001      	adds	r0, #1
     bd0:	4405      	add	r5, r0
	for (int i = 0; i < s_nbr; i++) {
     bd2:	f10a 0a01 	add.w	sl, sl, #1
     bd6:	e7f4      	b.n	bc2 <cbprintf_package_copy+0x52>
		(flags & CBPRINTF_PACKAGE_COPY_RO_STR) == CBPRINTF_PACKAGE_COPY_RO_STR;
     bd8:	f00b 0a01 	and.w	sl, fp, #1
     bdc:	e7d6      	b.n	b8c <cbprintf_package_copy+0x1c>
	args_size = buf[0] * sizeof(int);
     bde:	f896 9000 	ldrb.w	r9, [r6]
     be2:	ea4f 0389 	mov.w	r3, r9, lsl #2
     be6:	9303      	str	r3, [sp, #12]
	uint8_t *str_pos = &buf[args_size];
     be8:	eb06 0989 	add.w	r9, r6, r9, lsl #2
	if (packaged == NULL) {
     bec:	2c00      	cmp	r4, #0
     bee:	d15b      	bne.n	ca8 <cbprintf_package_copy+0x138>
		if (ro_cpy) {
     bf0:	f1ba 0f00 	cmp.w	sl, #0
     bf4:	d032      	beq.n	c5c <cbprintf_package_copy+0xec>
     bf6:	444d      	add	r5, r9
			for (int i = 0; i < ros_nbr; i++) {
     bf8:	454d      	cmp	r5, r9
     bfa:	d11d      	bne.n	c38 <cbprintf_package_copy+0xc8>
     bfc:	46a9      	mov	r9, r5
		bool drop_ro_str_pos = !(flags &
     bfe:	f8dd a004 	ldr.w	sl, [sp, #4]
     c02:	f8df c204 	ldr.w	ip, [pc, #516]	; e08 <cbprintf_package_copy+0x298>
			if ((is_ro && flags & CBPRINTF_PACKAGE_COPY_RO_STR) ||
     c06:	4981      	ldr	r1, [pc, #516]	; (e0c <cbprintf_package_copy+0x29c>)
		bool drop_ro_str_pos = !(flags &
     c08:	f00b 0805 	and.w	r8, fp, #5
		for (int i = 0; i < rws_nbr; i++) {
     c0c:	464d      	mov	r5, r9
     c0e:	44ca      	add	sl, r9
			    (!is_ro && flags & CBPRINTF_PACKAGE_COPY_RW_STR)) {
     c10:	f00b 0202 	and.w	r2, fp, #2
		for (int i = 0; i < rws_nbr; i++) {
     c14:	45aa      	cmp	sl, r5
     c16:	d0c8      	beq.n	baa <cbprintf_package_copy+0x3a>
			const char *str = *(const char **)&buf32[*str_pos];
     c18:	f815 0b01 	ldrb.w	r0, [r5], #1
     c1c:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
     c20:	4560      	cmp	r0, ip
     c22:	d324      	bcc.n	c6e <cbprintf_package_copy+0xfe>
			if ((is_ro && flags & CBPRINTF_PACKAGE_COPY_RO_STR) ||
     c24:	4288      	cmp	r0, r1
     c26:	d222      	bcs.n	c6e <cbprintf_package_copy+0xfe>
     c28:	f01b 0f01 	tst.w	fp, #1
     c2c:	d139      	bne.n	ca2 <cbprintf_package_copy+0x132>
			if (is_ro && drop_ro_str_pos) {
     c2e:	f1b8 0f00 	cmp.w	r8, #0
     c32:	d1ef      	bne.n	c14 <cbprintf_package_copy+0xa4>
				out_len--;
     c34:	3f01      	subs	r7, #1
		for (int i = 0; i < rws_nbr; i++) {
     c36:	e7ed      	b.n	c14 <cbprintf_package_copy+0xa4>
				const char *str = *(const char **)&buf32[*str_pos];
     c38:	f819 3b01 	ldrb.w	r3, [r9], #1
		return 1 + strlen(str);
     c3c:	f856 0023 	ldr.w	r0, [r6, r3, lsl #2]
     c40:	f00a fc29 	bl	b496 <strlen>
				if (strl && strl_cnt < strl_len) {
     c44:	9b15      	ldr	r3, [sp, #84]	; 0x54
		return 1 + strlen(str);
     c46:	3001      	adds	r0, #1
				if (strl && strl_cnt < strl_len) {
     c48:	b133      	cbz	r3, c58 <cbprintf_package_copy+0xe8>
     c4a:	9b16      	ldr	r3, [sp, #88]	; 0x58
     c4c:	429c      	cmp	r4, r3
					strl[strl_cnt++] = (uint16_t)len;
     c4e:	bf3e      	ittt	cc
     c50:	9b15      	ldrcc	r3, [sp, #84]	; 0x54
     c52:	f823 0014 	strhcc.w	r0, [r3, r4, lsl #1]
     c56:	3401      	addcc	r4, #1
				out_len += len;
     c58:	4407      	add	r7, r0
			for (int i = 0; i < ros_nbr; i++) {
     c5a:	e7cd      	b.n	bf8 <cbprintf_package_copy+0x88>
			if (ros_nbr && flags & CBPRINTF_PACKAGE_COPY_KEEP_RO_STR) {
     c5c:	b12d      	cbz	r5, c6a <cbprintf_package_copy+0xfa>
     c5e:	f01b 0404 	ands.w	r4, fp, #4
     c62:	d0cc      	beq.n	bfe <cbprintf_package_copy+0x8e>
				str_pos += ros_nbr;
     c64:	44a9      	add	r9, r5
	size_t strl_cnt = 0;
     c66:	4654      	mov	r4, sl
     c68:	e7c9      	b.n	bfe <cbprintf_package_copy+0x8e>
     c6a:	462c      	mov	r4, r5
     c6c:	e7c7      	b.n	bfe <cbprintf_package_copy+0x8e>
			    (!is_ro && flags & CBPRINTF_PACKAGE_COPY_RW_STR)) {
     c6e:	2a00      	cmp	r2, #0
     c70:	d0d0      	beq.n	c14 <cbprintf_package_copy+0xa4>
     c72:	f04f 0900 	mov.w	r9, #0
		return 1 + strlen(str);
     c76:	9201      	str	r2, [sp, #4]
     c78:	f00a fc0d 	bl	b496 <strlen>
				if (strl && strl_cnt < strl_len) {
     c7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
     c7e:	f8df c188 	ldr.w	ip, [pc, #392]	; e08 <cbprintf_package_copy+0x298>
     c82:	9a01      	ldr	r2, [sp, #4]
     c84:	4961      	ldr	r1, [pc, #388]	; (e0c <cbprintf_package_copy+0x29c>)
		return 1 + strlen(str);
     c86:	3001      	adds	r0, #1
				if (strl && strl_cnt < strl_len) {
     c88:	b133      	cbz	r3, c98 <cbprintf_package_copy+0x128>
     c8a:	9b16      	ldr	r3, [sp, #88]	; 0x58
     c8c:	429c      	cmp	r4, r3
					strl[strl_cnt++] = (uint16_t)len;
     c8e:	bf3e      	ittt	cc
     c90:	9b15      	ldrcc	r3, [sp, #84]	; 0x54
     c92:	f823 0014 	strhcc.w	r0, [r3, r4, lsl #1]
     c96:	3401      	addcc	r4, #1
				out_len += len;
     c98:	4407      	add	r7, r0
			if (is_ro && drop_ro_str_pos) {
     c9a:	f1b9 0f00 	cmp.w	r9, #0
     c9e:	d0b9      	beq.n	c14 <cbprintf_package_copy+0xa4>
     ca0:	e7c5      	b.n	c2e <cbprintf_package_copy+0xbe>
     ca2:	f04f 0901 	mov.w	r9, #1
     ca6:	e7e6      	b.n	c76 <cbprintf_package_copy+0x106>
	memcpy(dst, in_packaged, args_size);
     ca8:	9a03      	ldr	r2, [sp, #12]
     caa:	4631      	mov	r1, r6
     cac:	4620      	mov	r0, r4
     cae:	f00a fc0e 	bl	b4ce <memcpy>
	dst += args_size;
     cb2:	9b03      	ldr	r3, [sp, #12]
     cb4:	18e3      	adds	r3, r4, r3
     cb6:	9302      	str	r3, [sp, #8]
	if (ro_cpy) {
     cb8:	f1ba 0f00 	cmp.w	sl, #0
     cbc:	d00a      	beq.n	cd4 <cbprintf_package_copy+0x164>
		memcpy(cpy_str_pos, str_pos, ros_nbr);
     cbe:	4649      	mov	r1, r9
     cc0:	462a      	mov	r2, r5
     cc2:	a806      	add	r0, sp, #24
     cc4:	f00a fc03 	bl	b4ce <memcpy>
		dst_hdr[2] = 0;
     cc8:	2300      	movs	r3, #0
     cca:	70a3      	strb	r3, [r4, #2]
		str_pos += ros_nbr;
     ccc:	44a9      	add	r9, r5
	dst += args_size;
     cce:	f8dd 8008 	ldr.w	r8, [sp, #8]
     cd2:	e00d      	b.n	cf0 <cbprintf_package_copy+0x180>
		if (ros_nbr && flags & CBPRINTF_PACKAGE_COPY_KEEP_RO_STR) {
     cd4:	b1bd      	cbz	r5, d06 <cbprintf_package_copy+0x196>
     cd6:	f01b 0f04 	tst.w	fp, #4
     cda:	d014      	beq.n	d06 <cbprintf_package_copy+0x196>
			memcpy(dst, str_pos, ros_nbr);
     cdc:	462a      	mov	r2, r5
     cde:	4649      	mov	r1, r9
     ce0:	9802      	ldr	r0, [sp, #8]
     ce2:	f00a fbf4 	bl	b4ce <memcpy>
			dst += ros_nbr;
     ce6:	9b02      	ldr	r3, [sp, #8]
			str_pos += ros_nbr;
     ce8:	44a9      	add	r9, r5
			dst += ros_nbr;
     cea:	eb03 0805 	add.w	r8, r3, r5
		scpy_cnt = 0;
     cee:	4655      	mov	r5, sl
     cf0:	9b01      	ldr	r3, [sp, #4]
			if (flags & CBPRINTF_PACKAGE_COPY_RW_STR) {
     cf2:	f00b 0e02 	and.w	lr, fp, #2
			if (flags & CBPRINTF_PACKAGE_COPY_RO_STR) {
     cf6:	f00b 0001 	and.w	r0, fp, #1
     cfa:	464a      	mov	r2, r9
     cfc:	eb09 0c03 	add.w	ip, r9, r3
			} else if (flags & CBPRINTF_PACKAGE_COPY_KEEP_RO_STR) {
     d00:	f00b 0b04 	and.w	fp, fp, #4
     d04:	e025      	b.n	d52 <cbprintf_package_copy+0x1e2>
			dst_hdr[2] = 0;
     d06:	2500      	movs	r5, #0
     d08:	70a5      	strb	r5, [r4, #2]
     d0a:	e7e0      	b.n	cce <cbprintf_package_copy+0x15e>
		const char *str = *(const char **)&buf32[*str_pos];
     d0c:	f812 3b01 	ldrb.w	r3, [r2], #1
     d10:	f8df a0f4 	ldr.w	sl, [pc, #244]	; e08 <cbprintf_package_copy+0x298>
     d14:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
     d18:	4551      	cmp	r1, sl
     d1a:	d303      	bcc.n	d24 <cbprintf_package_copy+0x1b4>
     d1c:	f8df a0ec 	ldr.w	sl, [pc, #236]	; e0c <cbprintf_package_copy+0x29c>
     d20:	4551      	cmp	r1, sl
     d22:	d305      	bcc.n	d30 <cbprintf_package_copy+0x1c0>
			if (flags & CBPRINTF_PACKAGE_COPY_RW_STR) {
     d24:	f1be 0f00 	cmp.w	lr, #0
     d28:	d103      	bne.n	d32 <cbprintf_package_copy+0x1c2>
				*dst++ = *str_pos;
     d2a:	f808 3b01 	strb.w	r3, [r8], #1
	for (int i = 0; i < rws_nbr; i++) {
     d2e:	e010      	b.n	d52 <cbprintf_package_copy+0x1e2>
			if (flags & CBPRINTF_PACKAGE_COPY_RO_STR) {
     d30:	b138      	cbz	r0, d42 <cbprintf_package_copy+0x1d2>
				cpy_str_pos[scpy_cnt++] = *str_pos;
     d32:	f10d 0a28 	add.w	sl, sp, #40	; 0x28
     d36:	1c69      	adds	r1, r5, #1
     d38:	4455      	add	r5, sl
     d3a:	f805 3c10 	strb.w	r3, [r5, #-16]
     d3e:	b2cd      	uxtb	r5, r1
     d40:	e007      	b.n	d52 <cbprintf_package_copy+0x1e2>
			} else if (flags & CBPRINTF_PACKAGE_COPY_KEEP_RO_STR) {
     d42:	f1bb 0f00 	cmp.w	fp, #0
     d46:	d004      	beq.n	d52 <cbprintf_package_copy+0x1e2>
				*dst++ = *str_pos;
     d48:	f808 3b01 	strb.w	r3, [r8], #1
				dst_hdr[2]++;
     d4c:	78a3      	ldrb	r3, [r4, #2]
     d4e:	3301      	adds	r3, #1
     d50:	70a3      	strb	r3, [r4, #2]
	for (int i = 0; i < rws_nbr; i++) {
     d52:	4594      	cmp	ip, r2
     d54:	d1da      	bne.n	d0c <cbprintf_package_copy+0x19c>
	dst_hdr[1] += scpy_cnt;
     d56:	7863      	ldrb	r3, [r4, #1]
	size_t strs_len = in_len - (args_size + ros_nbr + rws_nbr);
     d58:	9a01      	ldr	r2, [sp, #4]
	dst_hdr[1] += scpy_cnt;
     d5a:	442b      	add	r3, r5
     d5c:	7063      	strb	r3, [r4, #1]
	dst_hdr[3] = (uint8_t)(uintptr_t)(dst - dst_str_loc) - dst_hdr[2];
     d5e:	9b02      	ldr	r3, [sp, #8]
     d60:	eba8 0b03 	sub.w	fp, r8, r3
     d64:	78a3      	ldrb	r3, [r4, #2]
     d66:	ebab 0b03 	sub.w	fp, fp, r3
	size_t strs_len = in_len - (args_size + ros_nbr + rws_nbr);
     d6a:	9b05      	ldr	r3, [sp, #20]
	dst_hdr[3] = (uint8_t)(uintptr_t)(dst - dst_str_loc) - dst_hdr[2];
     d6c:	f884 b003 	strb.w	fp, [r4, #3]
	size_t strs_len = in_len - (args_size + ros_nbr + rws_nbr);
     d70:	4413      	add	r3, r2
     d72:	1aff      	subs	r7, r7, r3
     d74:	9b03      	ldr	r3, [sp, #12]
     d76:	1aff      	subs	r7, r7, r3
	memcpy(dst, str_pos, strs_len);
     d78:	9b01      	ldr	r3, [sp, #4]
     d7a:	4640      	mov	r0, r8
     d7c:	463a      	mov	r2, r7
     d7e:	eb09 0103 	add.w	r1, r9, r3
	dst += strs_len;
     d82:	44b8      	add	r8, r7
	memcpy(dst, str_pos, strs_len);
     d84:	f00a fba3 	bl	b4ce <memcpy>
		return dst - dst_hdr;
     d88:	eba8 0004 	sub.w	r0, r8, r4
	if (scpy_cnt == 0) {
     d8c:	2d00      	cmp	r5, #0
     d8e:	f43f af0d 	beq.w	bac <cbprintf_package_copy+0x3c>
	size_t rem = len - ((size_t)(uintptr_t)(dst - dst_hdr));
     d92:	9b04      	ldr	r3, [sp, #16]
     d94:	1a1c      	subs	r4, r3, r0
	if (rem <= scpy_cnt) {
     d96:	42a5      	cmp	r5, r4
     d98:	d302      	bcc.n	da0 <cbprintf_package_copy+0x230>
		return -ENOSPC;
     d9a:	f06f 001b 	mvn.w	r0, #27
     d9e:	e705      	b.n	bac <cbprintf_package_copy+0x3c>
	for (int i = 0; i < scpy_cnt; i++) {
     da0:	f04f 0900 	mov.w	r9, #0
		uint8_t loc = cpy_str_pos[i];
     da4:	ab06      	add	r3, sp, #24
		uint16_t str_len = strl ? strl[i] : 0;
     da6:	9a15      	ldr	r2, [sp, #84]	; 0x54
		uint8_t loc = cpy_str_pos[i];
     da8:	f813 3009 	ldrb.w	r3, [r3, r9]
		const char *str = *(const char **)&buf32[loc];
     dac:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
		uint16_t str_len = strl ? strl[i] : 0;
     db0:	b1c2      	cbz	r2, de4 <cbprintf_package_copy+0x274>
     db2:	f832 7019 	ldrh.w	r7, [r2, r9, lsl #1]
		*dst = loc;
     db6:	46c2      	mov	sl, r8
		rem--;
     db8:	f104 3bff 	add.w	fp, r4, #4294967295
		*dst = loc;
     dbc:	f80a 3b01 	strb.w	r3, [sl], #1
	if (strl) {
     dc0:	b197      	cbz	r7, de8 <cbprintf_package_copy+0x278>
		memcpy(dst, str, strl);
     dc2:	463a      	mov	r2, r7
     dc4:	4650      	mov	r0, sl
     dc6:	f00a fb82 	bl	b4ce <memcpy>
	for (int i = 0; i < scpy_cnt; i++) {
     dca:	f109 0901 	add.w	r9, r9, #1
     dce:	454d      	cmp	r5, r9
		rem -= cpy_len;
     dd0:	ebab 0407 	sub.w	r4, fp, r7
		dst += cpy_len;
     dd4:	eb0a 0807 	add.w	r8, sl, r7
	for (int i = 0; i < scpy_cnt; i++) {
     dd8:	dce4      	bgt.n	da4 <cbprintf_package_copy+0x234>
	return len - rem;
     dda:	9b04      	ldr	r3, [sp, #16]
     ddc:	441f      	add	r7, r3
     dde:	eba7 000b 	sub.w	r0, r7, fp
     de2:	e6e3      	b.n	bac <cbprintf_package_copy+0x3c>
		uint16_t str_len = strl ? strl[i] : 0;
     de4:	9f15      	ldr	r7, [sp, #84]	; 0x54
     de6:	e7e6      	b.n	db6 <cbprintf_package_copy+0x246>
     de8:	3901      	subs	r1, #1
	if (strl) {
     dea:	2301      	movs	r3, #1
	for (size_t i = 0; i < num; i++) {
     dec:	429c      	cmp	r4, r3
     dee:	d0d4      	beq.n	d9a <cbprintf_package_copy+0x22a>
		dst[i] = src[i];
     df0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
     df4:	f808 2003 	strb.w	r2, [r8, r3]
		if (src[i] == '\0') {
     df8:	1c58      	adds	r0, r3, #1
     dfa:	b912      	cbnz	r2, e02 <cbprintf_package_copy+0x292>
		if (cpy_len < 0) {
     dfc:	1e1f      	subs	r7, r3, #0
     dfe:	dae4      	bge.n	dca <cbprintf_package_copy+0x25a>
     e00:	e7cb      	b.n	d9a <cbprintf_package_copy+0x22a>
     e02:	4603      	mov	r3, r0
     e04:	e7f2      	b.n	dec <cbprintf_package_copy+0x27c>
     e06:	bf00      	nop
     e08:	0000c49c 	.word	0x0000c49c
     e0c:	0000ee20 	.word	0x0000ee20

00000e10 <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int))
{
	_char_out = fn;
     e10:	4b01      	ldr	r3, [pc, #4]	; (e18 <__printk_hook_install+0x8>)
     e12:	6018      	str	r0, [r3, #0]
}
     e14:	4770      	bx	lr
     e16:	bf00      	nop
     e18:	20000000 	.word	0x20000000

00000e1c <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
     e1c:	b530      	push	{r4, r5, lr}
     e1e:	b085      	sub	sp, #20
	struct str_context ctx = { str, size, 0 };
     e20:	e9cd 0101 	strd	r0, r1, [sp, #4]
{
     e24:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
     e26:	2500      	movs	r5, #0

	cbvprintf(str_out, &ctx, fmt, ap);
     e28:	a901      	add	r1, sp, #4
     e2a:	4805      	ldr	r0, [pc, #20]	; (e40 <vsnprintk+0x24>)
	struct str_context ctx = { str, size, 0 };
     e2c:	9503      	str	r5, [sp, #12]
	cbvprintf(str_out, &ctx, fmt, ap);
     e2e:	f000 f8e9 	bl	1004 <cbvprintf>

	if (ctx.count < ctx.max) {
     e32:	e9dd 3002 	ldrd	r3, r0, [sp, #8]
     e36:	4298      	cmp	r0, r3
		str[ctx.count] = '\0';
     e38:	bfb8      	it	lt
     e3a:	5425      	strblt	r5, [r4, r0]
	}

	return ctx.count;
}
     e3c:	b005      	add	sp, #20
     e3e:	bd30      	pop	{r4, r5, pc}
     e40:	0000a785 	.word	0x0000a785

00000e44 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     e44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     e48:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     e4c:	f019 0808 	ands.w	r8, r9, #8
{
     e50:	4604      	mov	r4, r0
     e52:	4693      	mov	fp, r2
	if (processing) {
     e54:	d00d      	beq.n	e72 <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     e56:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     e58:	bf0c      	ite	eq
     e5a:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     e5e:	f049 0920 	orrne.w	r9, r9, #32
     e62:	f8a0 9018 	strh.w	r9, [r0, #24]
     e66:	f38b 8811 	msr	BASEPRI, fp
     e6a:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     e6e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     e72:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     e76:	2902      	cmp	r1, #2
     e78:	d107      	bne.n	e8a <process_event+0x46>
			evt = process_recheck(mgr);
     e7a:	4620      	mov	r0, r4
     e7c:	f009 fcc9 	bl	a812 <process_recheck>
		if (evt == EVT_NOP) {
     e80:	2800      	cmp	r0, #0
     e82:	d0f0      	beq.n	e66 <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     e84:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     e86:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
     e88:	d14e      	bne.n	f28 <process_event+0xe4>
			res = mgr->last_res;
     e8a:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     e8c:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     e8e:	2f00      	cmp	r7, #0
     e90:	da15      	bge.n	ebe <process_event+0x7a>
		*clients = mgr->clients;
     e92:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     e94:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     e98:	e9c4 8800 	strd	r8, r8, [r4]
     e9c:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     ea0:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     ea2:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     ea4:	8b21      	ldrh	r1, [r4, #24]
     ea6:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     eaa:	45ca      	cmp	sl, r9
     eac:	d002      	beq.n	eb4 <process_event+0x70>
		if (do_monitors
     eae:	68a3      	ldr	r3, [r4, #8]
     eb0:	2b00      	cmp	r3, #0
     eb2:	d15a      	bne.n	f6a <process_event+0x126>
		    || !sys_slist_is_empty(&clients)
     eb4:	b90d      	cbnz	r5, eba <process_event+0x76>
		    || (transit != NULL)) {
     eb6:	2e00      	cmp	r6, #0
     eb8:	d071      	beq.n	f9e <process_event+0x15a>
     eba:	2300      	movs	r3, #0
     ebc:	e056      	b.n	f6c <process_event+0x128>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     ebe:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     ec2:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     ec4:	2a01      	cmp	r2, #1
     ec6:	d81e      	bhi.n	f06 <process_event+0xc2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     ec8:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     ecc:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     ece:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     ed0:	b289      	uxth	r1, r1
     ed2:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     ed6:	d10a      	bne.n	eee <process_event+0xaa>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     ed8:	b13d      	cbz	r5, eea <process_event+0xa6>
     eda:	8b63      	ldrh	r3, [r4, #26]
     edc:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     ede:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
     ee0:	3301      	adds	r3, #1
     ee2:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     ee4:	2a00      	cmp	r2, #0
     ee6:	d1fa      	bne.n	ede <process_event+0x9a>
     ee8:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     eea:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     eee:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     ef0:	4620      	mov	r0, r4
     ef2:	f009 fc8e 	bl	a812 <process_recheck>
     ef6:	4606      	mov	r6, r0
     ef8:	2800      	cmp	r0, #0
     efa:	d0d3      	beq.n	ea4 <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     efc:	8b23      	ldrh	r3, [r4, #24]
     efe:	f043 0320 	orr.w	r3, r3, #32
     f02:	8323      	strh	r3, [r4, #24]
     f04:	e7cd      	b.n	ea2 <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     f06:	2b04      	cmp	r3, #4
     f08:	d10c      	bne.n	f24 <process_event+0xe0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f0a:	f021 0107 	bic.w	r1, r1, #7
     f0e:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     f10:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     f12:	4620      	mov	r0, r4
     f14:	f009 fc7d 	bl	a812 <process_recheck>
     f18:	4605      	mov	r5, r0
     f1a:	2800      	cmp	r0, #0
     f1c:	d0c1      	beq.n	ea2 <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     f1e:	f041 0120 	orr.w	r1, r1, #32
     f22:	8321      	strh	r1, [r4, #24]
     f24:	2500      	movs	r5, #0
     f26:	e7bc      	b.n	ea2 <process_event+0x5e>
		} else if (evt == EVT_START) {
     f28:	2803      	cmp	r0, #3
     f2a:	d109      	bne.n	f40 <process_event+0xfc>
			transit = mgr->transitions->start;
     f2c:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f2e:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     f32:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f34:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     f38:	8323      	strh	r3, [r4, #24]
}
     f3a:	2500      	movs	r5, #0
		res = 0;
     f3c:	462f      	mov	r7, r5
     f3e:	e7b1      	b.n	ea4 <process_event+0x60>
		} else if (evt == EVT_STOP) {
     f40:	2804      	cmp	r0, #4
     f42:	d106      	bne.n	f52 <process_event+0x10e>
			transit = mgr->transitions->stop;
     f44:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f46:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     f4a:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f4c:	f043 0304 	orr.w	r3, r3, #4
     f50:	e7f2      	b.n	f38 <process_event+0xf4>
		} else if (evt == EVT_RESET) {
     f52:	2805      	cmp	r0, #5
     f54:	d106      	bne.n	f64 <process_event+0x120>
			transit = mgr->transitions->reset;
     f56:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f58:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     f5c:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     f5e:	f043 0305 	orr.w	r3, r3, #5
     f62:	e7e9      	b.n	f38 <process_event+0xf4>
     f64:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     f66:	462e      	mov	r6, r5
     f68:	e7e8      	b.n	f3c <process_event+0xf8>
				   && !sys_slist_is_empty(&mgr->monitors);
     f6a:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     f6c:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     f70:	8321      	strh	r1, [r4, #24]
     f72:	f38b 8811 	msr	BASEPRI, fp
     f76:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     f7a:	b9fb      	cbnz	r3, fbc <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x1c>
	while (!sys_slist_is_empty(list)) {
     f7c:	bb85      	cbnz	r5, fe0 <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x40>
			if (transit != NULL) {
     f7e:	b116      	cbz	r6, f86 <process_event+0x142>
				transit(mgr, transition_complete);
     f80:	491f      	ldr	r1, [pc, #124]	; (1000 <CONFIG_FPROTECT_BLOCK_SIZE>)
     f82:	4620      	mov	r0, r4
     f84:	47b0      	blx	r6
	__asm__ volatile(
     f86:	f04f 0320 	mov.w	r3, #32
     f8a:	f3ef 8b11 	mrs	fp, BASEPRI
     f8e:	f383 8812 	msr	BASEPRI_MAX, r3
     f92:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     f96:	8b23      	ldrh	r3, [r4, #24]
     f98:	f023 0308 	bic.w	r3, r3, #8
     f9c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     f9e:	8b23      	ldrh	r3, [r4, #24]
     fa0:	06da      	lsls	r2, r3, #27
     fa2:	d525      	bpl.n	ff0 <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x50>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     fa4:	f023 0310 	bic.w	r3, r3, #16
     fa8:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     faa:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     fac:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     fb0:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     fb4:	2900      	cmp	r1, #0
     fb6:	f47f af5e 	bne.w	e76 <process_event+0x32>
out:
     fba:	e754      	b.n	e66 <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     fbc:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     fbe:	2900      	cmp	r1, #0
     fc0:	d0dc      	beq.n	f7c <process_event+0x138>
	return node->next;
     fc2:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     fc6:	f8d1 b004 	ldr.w	fp, [r1, #4]
     fca:	463b      	mov	r3, r7
     fcc:	4652      	mov	r2, sl
     fce:	4620      	mov	r0, r4
     fd0:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     fd2:	f1b9 0f00 	cmp.w	r9, #0
     fd6:	d0d1      	beq.n	f7c <process_event+0x138>
     fd8:	4649      	mov	r1, r9
     fda:	f8d9 9000 	ldr.w	r9, [r9]
     fde:	e7f2      	b.n	fc6 <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0x26>
     fe0:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     fe2:	463b      	mov	r3, r7
     fe4:	4652      	mov	r2, sl
     fe6:	4620      	mov	r0, r4
     fe8:	682d      	ldr	r5, [r5, #0]
     fea:	f009 fc2e 	bl	a84a <notify_one>
     fee:	e7c5      	b.n	f7c <process_event+0x138>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     ff0:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     ff4:	bf1e      	ittt	ne
     ff6:	f023 0320 	bicne.w	r3, r3, #32
     ffa:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     ffc:	2102      	movne	r1, #2
     ffe:	e7d5      	b.n	fac <CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_PERIOD+0xc>
    1000:	0000a877 	.word	0x0000a877

00001004 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    1004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1008:	b091      	sub	sp, #68	; 0x44
    100a:	468b      	mov	fp, r1
    100c:	9002      	str	r0, [sp, #8]
    100e:	4692      	mov	sl, r2
    1010:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    1012:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    1014:	f89a 0000 	ldrb.w	r0, [sl]
    1018:	b908      	cbnz	r0, 101e <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    101a:	4628      	mov	r0, r5
    101c:	e35f      	b.n	16de <cbvprintf+0x6da>
		if (*fp != '%') {
    101e:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    1020:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
    1024:	d007      	beq.n	1036 <cbvprintf+0x32>
			OUTC('%');
    1026:	9b02      	ldr	r3, [sp, #8]
    1028:	4659      	mov	r1, fp
    102a:	4798      	blx	r3
    102c:	2800      	cmp	r0, #0
    102e:	f2c0 8356 	blt.w	16de <cbvprintf+0x6da>
    1032:	3501      	adds	r5, #1
			break;
    1034:	e212      	b.n	145c <cbvprintf+0x458>
		} state = {
    1036:	2218      	movs	r2, #24
    1038:	2100      	movs	r1, #0
    103a:	a80a      	add	r0, sp, #40	; 0x28
    103c:	f00a fa52 	bl	b4e4 <memset>
	if (*sp == '%') {
    1040:	f89a 3001 	ldrb.w	r3, [sl, #1]
    1044:	2b25      	cmp	r3, #37	; 0x25
    1046:	d078      	beq.n	113a <cbvprintf+0x136>
    1048:	2200      	movs	r2, #0
    104a:	4610      	mov	r0, r2
    104c:	4696      	mov	lr, r2
    104e:	4694      	mov	ip, r2
    1050:	4616      	mov	r6, r2
    1052:	4639      	mov	r1, r7
		switch (*sp) {
    1054:	f817 3b01 	ldrb.w	r3, [r7], #1
    1058:	2b2b      	cmp	r3, #43	; 0x2b
    105a:	f000 809d 	beq.w	1198 <cbvprintf+0x194>
    105e:	f200 8094 	bhi.w	118a <cbvprintf+0x186>
    1062:	2b20      	cmp	r3, #32
    1064:	f000 809b 	beq.w	119e <cbvprintf+0x19a>
    1068:	2b23      	cmp	r3, #35	; 0x23
    106a:	f000 809b 	beq.w	11a4 <cbvprintf+0x1a0>
    106e:	b12e      	cbz	r6, 107c <cbvprintf+0x78>
    1070:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
    1074:	f046 0604 	orr.w	r6, r6, #4
    1078:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
    107c:	f1bc 0f00 	cmp.w	ip, #0
    1080:	d005      	beq.n	108e <cbvprintf+0x8a>
    1082:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
    1086:	f046 0608 	orr.w	r6, r6, #8
    108a:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
    108e:	f1be 0f00 	cmp.w	lr, #0
    1092:	d005      	beq.n	10a0 <cbvprintf+0x9c>
    1094:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
    1098:	f046 0610 	orr.w	r6, r6, #16
    109c:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
    10a0:	b128      	cbz	r0, 10ae <cbvprintf+0xaa>
    10a2:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    10a6:	f040 0020 	orr.w	r0, r0, #32
    10aa:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    10ae:	b12a      	cbz	r2, 10bc <cbvprintf+0xb8>
    10b0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    10b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    10b8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    10bc:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    10c0:	f002 0044 	and.w	r0, r2, #68	; 0x44
    10c4:	2844      	cmp	r0, #68	; 0x44
    10c6:	d103      	bne.n	10d0 <cbvprintf+0xcc>
		conv->flag_zero = false;
    10c8:	f36f 1286 	bfc	r2, #6, #1
    10cc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    10d0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    10d4:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    10d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    10da:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    10de:	d17b      	bne.n	11d8 <cbvprintf+0x1d4>
		conv->width_star = true;
    10e0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    10e4:	f042 0201 	orr.w	r2, r2, #1
			++sp;
    10e8:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
    10ea:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    10ee:	781a      	ldrb	r2, [r3, #0]
    10f0:	2a2e      	cmp	r2, #46	; 0x2e
    10f2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    10f6:	bf0c      	ite	eq
    10f8:	2101      	moveq	r1, #1
    10fa:	2100      	movne	r1, #0
    10fc:	f361 0241 	bfi	r2, r1, #1, #1
    1100:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    1104:	d174      	bne.n	11f0 <cbvprintf+0x1ec>
	if (*sp == '*') {
    1106:	785a      	ldrb	r2, [r3, #1]
    1108:	2a2a      	cmp	r2, #42	; 0x2a
    110a:	d06a      	beq.n	11e2 <cbvprintf+0x1de>
	++sp;
    110c:	3301      	adds	r3, #1
	size_t val = 0;
    110e:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    1110:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    1112:	4618      	mov	r0, r3
    1114:	f810 2b01 	ldrb.w	r2, [r0], #1
    1118:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    111c:	2f09      	cmp	r7, #9
    111e:	f240 808e 	bls.w	123e <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
    1122:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    1126:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    1128:	f3c2 0040 	ubfx	r0, r2, #1, #1
    112c:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    1130:	f361 0241 	bfi	r2, r1, #1, #1
    1134:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1138:	e05a      	b.n	11f0 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    113a:	f10a 0702 	add.w	r7, sl, #2
    113e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    1142:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1146:	07d9      	lsls	r1, r3, #31
    1148:	f140 8149 	bpl.w	13de <cbvprintf+0x3da>
			width = va_arg(ap, int);
    114c:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    1150:	f1b9 0f00 	cmp.w	r9, #0
    1154:	da07      	bge.n	1166 <cbvprintf+0x162>
				conv->flag_dash = true;
    1156:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    115a:	f042 0204 	orr.w	r2, r2, #4
    115e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    1162:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    1166:	075a      	lsls	r2, r3, #29
    1168:	f140 8142 	bpl.w	13f0 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
    116c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    1170:	f1b8 0f00 	cmp.w	r8, #0
    1174:	f280 8141 	bge.w	13fa <cbvprintf+0x3f6>
				conv->prec_present = false;
    1178:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    117c:	f36f 0341 	bfc	r3, #1, #1
    1180:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    1184:	f04f 38ff 	mov.w	r8, #4294967295
    1188:	e137      	b.n	13fa <cbvprintf+0x3f6>
		switch (*sp) {
    118a:	2b2d      	cmp	r3, #45	; 0x2d
    118c:	d00c      	beq.n	11a8 <cbvprintf+0x1a4>
    118e:	2b30      	cmp	r3, #48	; 0x30
    1190:	f47f af6d 	bne.w	106e <cbvprintf+0x6a>
			conv->flag_zero = true;
    1194:	2201      	movs	r2, #1
	} while (loop);
    1196:	e75c      	b.n	1052 <cbvprintf+0x4e>
			conv->flag_plus = true;
    1198:	f04f 0c01 	mov.w	ip, #1
    119c:	e759      	b.n	1052 <cbvprintf+0x4e>
			conv->flag_space = true;
    119e:	f04f 0e01 	mov.w	lr, #1
    11a2:	e756      	b.n	1052 <cbvprintf+0x4e>
			conv->flag_hash = true;
    11a4:	2001      	movs	r0, #1
    11a6:	e754      	b.n	1052 <cbvprintf+0x4e>
		switch (*sp) {
    11a8:	2601      	movs	r6, #1
    11aa:	e752      	b.n	1052 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    11ac:	fb0c 0202 	mla	r2, ip, r2, r0
    11b0:	3a30      	subs	r2, #48	; 0x30
    11b2:	4633      	mov	r3, r6
    11b4:	461e      	mov	r6, r3
    11b6:	f816 0b01 	ldrb.w	r0, [r6], #1
    11ba:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    11be:	2f09      	cmp	r7, #9
    11c0:	d9f4      	bls.n	11ac <cbvprintf+0x1a8>
	if (sp != wp) {
    11c2:	4299      	cmp	r1, r3
    11c4:	d093      	beq.n	10ee <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    11c6:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    11ca:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    11cc:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    11ce:	f362 0141 	bfi	r1, r2, #1, #1
    11d2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    11d6:	e78a      	b.n	10ee <cbvprintf+0xea>
    11d8:	460b      	mov	r3, r1
	size_t val = 0;
    11da:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    11dc:	f04f 0c0a 	mov.w	ip, #10
    11e0:	e7e8      	b.n	11b4 <cbvprintf+0x1b0>
		conv->prec_star = true;
    11e2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    11e6:	f042 0204 	orr.w	r2, r2, #4
    11ea:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    11ee:	3302      	adds	r3, #2
	switch (*sp) {
    11f0:	461f      	mov	r7, r3
    11f2:	f817 2b01 	ldrb.w	r2, [r7], #1
    11f6:	2a6c      	cmp	r2, #108	; 0x6c
    11f8:	d041      	beq.n	127e <cbvprintf+0x27a>
    11fa:	d825      	bhi.n	1248 <cbvprintf+0x244>
    11fc:	2a68      	cmp	r2, #104	; 0x68
    11fe:	d02b      	beq.n	1258 <cbvprintf+0x254>
    1200:	2a6a      	cmp	r2, #106	; 0x6a
    1202:	d046      	beq.n	1292 <cbvprintf+0x28e>
    1204:	2a4c      	cmp	r2, #76	; 0x4c
    1206:	d04c      	beq.n	12a2 <cbvprintf+0x29e>
    1208:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    120a:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    120e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
    1212:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    1216:	2a78      	cmp	r2, #120	; 0x78
    1218:	f200 80d9 	bhi.w	13ce <cbvprintf+0x3ca>
    121c:	2a57      	cmp	r2, #87	; 0x57
    121e:	d84d      	bhi.n	12bc <cbvprintf+0x2b8>
    1220:	2a41      	cmp	r2, #65	; 0x41
    1222:	d003      	beq.n	122c <cbvprintf+0x228>
    1224:	3a45      	subs	r2, #69	; 0x45
    1226:	2a02      	cmp	r2, #2
    1228:	f200 80d1 	bhi.w	13ce <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
    122c:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1230:	2204      	movs	r2, #4
    1232:	f362 0302 	bfi	r3, r2, #0, #3
    1236:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    123a:	2301      	movs	r3, #1
			break;
    123c:	e09e      	b.n	137c <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
    123e:	fb06 2101 	mla	r1, r6, r1, r2
    1242:	3930      	subs	r1, #48	; 0x30
    1244:	4603      	mov	r3, r0
    1246:	e764      	b.n	1112 <cbvprintf+0x10e>
	switch (*sp) {
    1248:	2a74      	cmp	r2, #116	; 0x74
    124a:	d026      	beq.n	129a <cbvprintf+0x296>
    124c:	2a7a      	cmp	r2, #122	; 0x7a
    124e:	d1db      	bne.n	1208 <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    1250:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1254:	2206      	movs	r2, #6
    1256:	e00d      	b.n	1274 <cbvprintf+0x270>
		if (*++sp == 'h') {
    1258:	785a      	ldrb	r2, [r3, #1]
    125a:	2a68      	cmp	r2, #104	; 0x68
    125c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1260:	d106      	bne.n	1270 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
    1262:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1264:	f361 02c6 	bfi	r2, r1, #3, #4
    1268:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    126c:	1c9f      	adds	r7, r3, #2
    126e:	e7cc      	b.n	120a <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    1270:	4613      	mov	r3, r2
    1272:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    1274:	f362 03c6 	bfi	r3, r2, #3, #4
    1278:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    127c:	e7c5      	b.n	120a <cbvprintf+0x206>
		if (*++sp == 'l') {
    127e:	785a      	ldrb	r2, [r3, #1]
    1280:	2a6c      	cmp	r2, #108	; 0x6c
    1282:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1286:	d101      	bne.n	128c <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
    1288:	2104      	movs	r1, #4
    128a:	e7eb      	b.n	1264 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
    128c:	4613      	mov	r3, r2
    128e:	2203      	movs	r2, #3
    1290:	e7f0      	b.n	1274 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
    1292:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1296:	2205      	movs	r2, #5
    1298:	e7ec      	b.n	1274 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
    129a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    129e:	2207      	movs	r2, #7
    12a0:	e7e8      	b.n	1274 <cbvprintf+0x270>
		conv->unsupported = true;
    12a2:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    12a6:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    12aa:	f023 0302 	bic.w	r3, r3, #2
    12ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    12b2:	f043 0302 	orr.w	r3, r3, #2
    12b6:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    12ba:	e7a6      	b.n	120a <cbvprintf+0x206>
	switch (conv->specifier) {
    12bc:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    12c0:	2920      	cmp	r1, #32
    12c2:	f200 8084 	bhi.w	13ce <cbvprintf+0x3ca>
    12c6:	a001      	add	r0, pc, #4	; (adr r0, 12cc <cbvprintf+0x2c8>)
    12c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    12cc:	00001391 	.word	0x00001391
    12d0:	000013cf 	.word	0x000013cf
    12d4:	000013cf 	.word	0x000013cf
    12d8:	000013cf 	.word	0x000013cf
    12dc:	000013cf 	.word	0x000013cf
    12e0:	000013cf 	.word	0x000013cf
    12e4:	000013cf 	.word	0x000013cf
    12e8:	000013cf 	.word	0x000013cf
    12ec:	000013cf 	.word	0x000013cf
    12f0:	0000122d 	.word	0x0000122d
    12f4:	000013cf 	.word	0x000013cf
    12f8:	00001391 	.word	0x00001391
    12fc:	00001351 	.word	0x00001351
    1300:	0000122d 	.word	0x0000122d
    1304:	0000122d 	.word	0x0000122d
    1308:	0000122d 	.word	0x0000122d
    130c:	000013cf 	.word	0x000013cf
    1310:	00001351 	.word	0x00001351
    1314:	000013cf 	.word	0x000013cf
    1318:	000013cf 	.word	0x000013cf
    131c:	000013cf 	.word	0x000013cf
    1320:	000013cf 	.word	0x000013cf
    1324:	00001399 	.word	0x00001399
    1328:	00001391 	.word	0x00001391
    132c:	000013b5 	.word	0x000013b5
    1330:	000013cf 	.word	0x000013cf
    1334:	000013cf 	.word	0x000013cf
    1338:	000013b5 	.word	0x000013b5
    133c:	000013cf 	.word	0x000013cf
    1340:	00001391 	.word	0x00001391
    1344:	000013cf 	.word	0x000013cf
    1348:	000013cf 	.word	0x000013cf
    134c:	00001391 	.word	0x00001391
		conv->specifier_cat = SPECIFIER_SINT;
    1350:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1354:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    1356:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    135a:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    135e:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1360:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    1364:	bf02      	ittt	eq
    1366:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    136a:	f041 0101 	orreq.w	r1, r1, #1
    136e:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    1372:	2a63      	cmp	r2, #99	; 0x63
    1374:	d131      	bne.n	13da <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    1376:	3b00      	subs	r3, #0
    1378:	bf18      	it	ne
    137a:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    137c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1380:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1384:	430b      	orrs	r3, r1
    1386:	f363 0241 	bfi	r2, r3, #1, #1
    138a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    138e:	e6d8      	b.n	1142 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    1390:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1394:	2002      	movs	r0, #2
    1396:	e7de      	b.n	1356 <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    1398:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    139c:	f003 0378 	and.w	r3, r3, #120	; 0x78
    13a0:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    13a4:	2103      	movs	r1, #3
    13a6:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    13aa:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    13ac:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    13b0:	4143      	adcs	r3, r0
    13b2:	e7e3      	b.n	137c <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    13b4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    13b8:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    13ba:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    13be:	f361 0202 	bfi	r2, r1, #0, #3
    13c2:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    13c6:	bf14      	ite	ne
    13c8:	2301      	movne	r3, #1
    13ca:	2300      	moveq	r3, #0
    13cc:	e7d6      	b.n	137c <cbvprintf+0x378>
		conv->invalid = true;
    13ce:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    13d2:	f043 0301 	orr.w	r3, r3, #1
    13d6:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    13da:	2300      	movs	r3, #0
    13dc:	e7ce      	b.n	137c <cbvprintf+0x378>
		} else if (conv->width_present) {
    13de:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    13e2:	2a00      	cmp	r2, #0
			width = conv->width_value;
    13e4:	bfb4      	ite	lt
    13e6:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    13ea:	f04f 39ff 	movge.w	r9, #4294967295
    13ee:	e6ba      	b.n	1166 <cbvprintf+0x162>
		} else if (conv->prec_present) {
    13f0:	079b      	lsls	r3, r3, #30
    13f2:	f57f aec7 	bpl.w	1184 <cbvprintf+0x180>
			precision = conv->prec_value;
    13f6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    13fa:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    13fe:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1400:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    1404:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    1408:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    140c:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    140e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1412:	d138      	bne.n	1486 <cbvprintf+0x482>
			switch (length_mod) {
    1414:	1ecb      	subs	r3, r1, #3
    1416:	2b04      	cmp	r3, #4
    1418:	d822      	bhi.n	1460 <cbvprintf+0x45c>
    141a:	e8df f003 	tbb	[pc, r3]
    141e:	0903      	.short	0x0903
    1420:	2109      	.short	0x2109
    1422:	21          	.byte	0x21
    1423:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    1424:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
    1428:	17da      	asrs	r2, r3, #31
    142a:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
    142e:	e006      	b.n	143e <cbvprintf+0x43a>
					(sint_value_type)va_arg(ap, intmax_t);
    1430:	3407      	adds	r4, #7
    1432:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    1436:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    143a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    143e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1442:	f013 0603 	ands.w	r6, r3, #3
    1446:	d056      	beq.n	14f6 <cbvprintf+0x4f2>
			OUTS(sp, fp);
    1448:	9802      	ldr	r0, [sp, #8]
    144a:	463b      	mov	r3, r7
    144c:	4652      	mov	r2, sl
    144e:	4659      	mov	r1, fp
    1450:	f009 fce1 	bl	ae16 <outs>
    1454:	2800      	cmp	r0, #0
    1456:	f2c0 8142 	blt.w	16de <cbvprintf+0x6da>
    145a:	4405      	add	r5, r0
			continue;
    145c:	46ba      	mov	sl, r7
    145e:	e5d9      	b.n	1014 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1460:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    1464:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1466:	ea4f 72e3 	mov.w	r2, r3, asr #31
    146a:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    146e:	d105      	bne.n	147c <cbvprintf+0x478>
				value->uint = (unsigned char)value->uint;
    1470:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1474:	930a      	str	r3, [sp, #40]	; 0x28
    1476:	2300      	movs	r3, #0
    1478:	930b      	str	r3, [sp, #44]	; 0x2c
    147a:	e7e0      	b.n	143e <cbvprintf+0x43a>
			} else if (length_mod == LENGTH_H) {
    147c:	2902      	cmp	r1, #2
    147e:	d1de      	bne.n	143e <cbvprintf+0x43a>
				value->sint = (short)value->sint;
    1480:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
    1484:	e7d0      	b.n	1428 <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1486:	2b02      	cmp	r3, #2
    1488:	d123      	bne.n	14d2 <cbvprintf+0x4ce>
			switch (length_mod) {
    148a:	1ecb      	subs	r3, r1, #3
    148c:	2b04      	cmp	r3, #4
    148e:	d813      	bhi.n	14b8 <cbvprintf+0x4b4>
    1490:	e8df f003 	tbb	[pc, r3]
    1494:	120a0a03 	.word	0x120a0a03
    1498:	12          	.byte	0x12
    1499:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    149a:	6822      	ldr	r2, [r4, #0]
    149c:	920a      	str	r2, [sp, #40]	; 0x28
    149e:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
    14a0:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
    14a2:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    14a4:	4604      	mov	r4, r0
    14a6:	e7ca      	b.n	143e <cbvprintf+0x43a>
					(uint_value_type)va_arg(ap,
    14a8:	1de0      	adds	r0, r4, #7
    14aa:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
    14ae:	e8f0 2302 	ldrd	r2, r3, [r0], #8
    14b2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
    14b6:	e7f5      	b.n	14a4 <cbvprintf+0x4a0>
					(uint_value_type)va_arg(ap, size_t);
    14b8:	f854 3b04 	ldr.w	r3, [r4], #4
    14bc:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    14be:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
    14c0:	f04f 0300 	mov.w	r3, #0
    14c4:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    14c6:	d0d3      	beq.n	1470 <cbvprintf+0x46c>
			} else if (length_mod == LENGTH_H) {
    14c8:	2902      	cmp	r1, #2
    14ca:	d1b8      	bne.n	143e <cbvprintf+0x43a>
				value->uint = (unsigned short)value->uint;
    14cc:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    14d0:	e7d0      	b.n	1474 <cbvprintf+0x470>
		} else if (specifier_cat == SPECIFIER_FP) {
    14d2:	2b04      	cmp	r3, #4
    14d4:	d109      	bne.n	14ea <cbvprintf+0x4e6>
					(sint_value_type)va_arg(ap, long long);
    14d6:	1de3      	adds	r3, r4, #7
    14d8:	f023 0307 	bic.w	r3, r3, #7
    14dc:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
    14e0:	e9d3 2300 	ldrd	r2, r3, [r3]
    14e4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    14e8:	e7a9      	b.n	143e <cbvprintf+0x43a>
		} else if (specifier_cat == SPECIFIER_PTR) {
    14ea:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    14ec:	bf04      	itt	eq
    14ee:	f854 3b04 	ldreq.w	r3, [r4], #4
    14f2:	930a      	streq	r3, [sp, #40]	; 0x28
    14f4:	e7a3      	b.n	143e <cbvprintf+0x43a>
		switch (conv->specifier) {
    14f6:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    14fa:	2878      	cmp	r0, #120	; 0x78
    14fc:	d8ae      	bhi.n	145c <cbvprintf+0x458>
    14fe:	2862      	cmp	r0, #98	; 0x62
    1500:	d822      	bhi.n	1548 <cbvprintf+0x544>
    1502:	2825      	cmp	r0, #37	; 0x25
    1504:	f43f ad8f 	beq.w	1026 <cbvprintf+0x22>
    1508:	2858      	cmp	r0, #88	; 0x58
    150a:	d1a7      	bne.n	145c <cbvprintf+0x458>
			bps = encode_uint(value->uint, conv, buf, bpe);
    150c:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1510:	9300      	str	r3, [sp, #0]
    1512:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    1516:	ab04      	add	r3, sp, #16
    1518:	aa0c      	add	r2, sp, #48	; 0x30
    151a:	f009 fc36 	bl	ad8a <encode_uint>
    151e:	4682      	mov	sl, r0
			if (precision >= 0) {
    1520:	f1b8 0f00 	cmp.w	r8, #0
    1524:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    1528:	db0c      	blt.n	1544 <cbvprintf+0x540>
				conv->flag_zero = false;
    152a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    152e:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    1532:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1536:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    1538:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    153c:	d902      	bls.n	1544 <cbvprintf+0x540>
					conv->pad0_value = precision - (int)len;
    153e:	eba8 0303 	sub.w	r3, r8, r3
    1542:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    1544:	4680      	mov	r8, r0
    1546:	e03d      	b.n	15c4 <cbvprintf+0x5c0>
		switch (conv->specifier) {
    1548:	3863      	subs	r0, #99	; 0x63
    154a:	2815      	cmp	r0, #21
    154c:	d886      	bhi.n	145c <cbvprintf+0x458>
    154e:	a201      	add	r2, pc, #4	; (adr r2, 1554 <cbvprintf+0x550>)
    1550:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    1554:	000015d5 	.word	0x000015d5
    1558:	00001639 	.word	0x00001639
    155c:	0000145d 	.word	0x0000145d
    1560:	0000145d 	.word	0x0000145d
    1564:	0000145d 	.word	0x0000145d
    1568:	0000145d 	.word	0x0000145d
    156c:	00001639 	.word	0x00001639
    1570:	0000145d 	.word	0x0000145d
    1574:	0000145d 	.word	0x0000145d
    1578:	0000145d 	.word	0x0000145d
    157c:	0000145d 	.word	0x0000145d
    1580:	00001693 	.word	0x00001693
    1584:	00001661 	.word	0x00001661
    1588:	00001665 	.word	0x00001665
    158c:	0000145d 	.word	0x0000145d
    1590:	0000145d 	.word	0x0000145d
    1594:	000015ad 	.word	0x000015ad
    1598:	0000145d 	.word	0x0000145d
    159c:	00001661 	.word	0x00001661
    15a0:	0000145d 	.word	0x0000145d
    15a4:	0000145d 	.word	0x0000145d
    15a8:	00001661 	.word	0x00001661
			if (precision >= 0) {
    15ac:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    15b0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    15b4:	db0a      	blt.n	15cc <cbvprintf+0x5c8>
				len = strnlen(bps, precision);
    15b6:	4641      	mov	r1, r8
    15b8:	4650      	mov	r0, sl
    15ba:	f009 ff73 	bl	b4a4 <strnlen>
			bpe = bps + len;
    15be:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    15c2:	2600      	movs	r6, #0
		if (bps == NULL) {
    15c4:	f1ba 0f00 	cmp.w	sl, #0
    15c8:	d10c      	bne.n	15e4 <cbvprintf+0x5e0>
    15ca:	e747      	b.n	145c <cbvprintf+0x458>
				len = strlen(bps);
    15cc:	4650      	mov	r0, sl
    15ce:	f009 ff62 	bl	b496 <strlen>
    15d2:	e7f4      	b.n	15be <cbvprintf+0x5ba>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    15d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    15d6:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    15da:	2600      	movs	r6, #0
			bps = buf;
    15dc:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
    15e0:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
    15e4:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    15e8:	b106      	cbz	r6, 15ec <cbvprintf+0x5e8>
			nj_len += 1U;
    15ea:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    15ec:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    15f0:	06d0      	lsls	r0, r2, #27
    15f2:	d568      	bpl.n	16c6 <cbvprintf+0x6c2>
			nj_len += 2U;
    15f4:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    15f6:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    15f8:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    15fa:	bf48      	it	mi
    15fc:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    15fe:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    1600:	bf48      	it	mi
    1602:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    1604:	f1b9 0f00 	cmp.w	r9, #0
    1608:	dd76      	ble.n	16f8 <cbvprintf+0x6f4>
			if (!conv->flag_dash) {
    160a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    160e:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    1612:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1616:	9303      	str	r3, [sp, #12]
    1618:	0753      	lsls	r3, r2, #29
    161a:	d46d      	bmi.n	16f8 <cbvprintf+0x6f4>
				if (conv->flag_zero) {
    161c:	0650      	lsls	r0, r2, #25
    161e:	d561      	bpl.n	16e4 <cbvprintf+0x6e0>
					if (sign != 0) {
    1620:	b146      	cbz	r6, 1634 <cbvprintf+0x630>
						OUTC(sign);
    1622:	9b02      	ldr	r3, [sp, #8]
    1624:	4659      	mov	r1, fp
    1626:	4630      	mov	r0, r6
    1628:	4798      	blx	r3
    162a:	2800      	cmp	r0, #0
    162c:	db57      	blt.n	16de <cbvprintf+0x6da>
						sign = 0;
    162e:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    1630:	3501      	adds	r5, #1
						sign = 0;
    1632:	461e      	mov	r6, r3
					pad = '0';
    1634:	2330      	movs	r3, #48	; 0x30
    1636:	e056      	b.n	16e6 <cbvprintf+0x6e2>
			if (conv->flag_plus) {
    1638:	071e      	lsls	r6, r3, #28
    163a:	d40f      	bmi.n	165c <cbvprintf+0x658>
				sign = ' ';
    163c:	f013 0610 	ands.w	r6, r3, #16
    1640:	bf18      	it	ne
    1642:	2620      	movne	r6, #32
			sint = value->sint;
    1644:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    1648:	2b00      	cmp	r3, #0
    164a:	f6bf af5f 	bge.w	150c <cbvprintf+0x508>
				value->uint = (uint_value_type)-sint;
    164e:	4252      	negs	r2, r2
    1650:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1654:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1658:	262d      	movs	r6, #45	; 0x2d
    165a:	e757      	b.n	150c <cbvprintf+0x508>
				sign = '+';
    165c:	262b      	movs	r6, #43	; 0x2b
    165e:	e7f1      	b.n	1644 <cbvprintf+0x640>
		switch (conv->specifier) {
    1660:	2600      	movs	r6, #0
    1662:	e753      	b.n	150c <cbvprintf+0x508>
			if (value->ptr != NULL) {
    1664:	980a      	ldr	r0, [sp, #40]	; 0x28
    1666:	b340      	cbz	r0, 16ba <cbvprintf+0x6b6>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1668:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    166c:	9300      	str	r3, [sp, #0]
    166e:	aa0c      	add	r2, sp, #48	; 0x30
    1670:	ab04      	add	r3, sp, #16
    1672:	2100      	movs	r1, #0
    1674:	f009 fb89 	bl	ad8a <encode_uint>
				conv->altform_0c = true;
    1678:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    167c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1680:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1684:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1688:	4682      	mov	sl, r0
				conv->altform_0c = true;
    168a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    168e:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1690:	e746      	b.n	1520 <cbvprintf+0x51c>
				store_count(conv, value->ptr, count);
    1692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1694:	2907      	cmp	r1, #7
    1696:	f63f aee1 	bhi.w	145c <cbvprintf+0x458>
    169a:	e8df f001 	tbb	[pc, r1]
    169e:	040c      	.short	0x040c
    16a0:	08080c06 	.word	0x08080c06
    16a4:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
    16a6:	701d      	strb	r5, [r3, #0]
		break;
    16a8:	e6d8      	b.n	145c <cbvprintf+0x458>
		*(short *)dp = (short)count;
    16aa:	801d      	strh	r5, [r3, #0]
		break;
    16ac:	e6d6      	b.n	145c <cbvprintf+0x458>
		*(intmax_t *)dp = (intmax_t)count;
    16ae:	17ea      	asrs	r2, r5, #31
    16b0:	e9c3 5200 	strd	r5, r2, [r3]
		break;
    16b4:	e6d2      	b.n	145c <cbvprintf+0x458>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    16b6:	601d      	str	r5, [r3, #0]
		break;
    16b8:	e6d0      	b.n	145c <cbvprintf+0x458>
			bps = "(nil)";
    16ba:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 1784 <cbvprintf+0x780>
    16be:	4606      	mov	r6, r0
			bpe = bps + 5;
    16c0:	f10a 0805 	add.w	r8, sl, #5
    16c4:	e78e      	b.n	15e4 <cbvprintf+0x5e0>
		} else if (conv->altform_0) {
    16c6:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    16c8:	bf48      	it	mi
    16ca:	3301      	addmi	r3, #1
    16cc:	e793      	b.n	15f6 <cbvprintf+0x5f2>
					OUTC(pad);
    16ce:	4618      	mov	r0, r3
    16d0:	9303      	str	r3, [sp, #12]
    16d2:	4659      	mov	r1, fp
    16d4:	9b02      	ldr	r3, [sp, #8]
    16d6:	4798      	blx	r3
    16d8:	2800      	cmp	r0, #0
    16da:	9b03      	ldr	r3, [sp, #12]
    16dc:	da04      	bge.n	16e8 <cbvprintf+0x6e4>
#undef OUTS
#undef OUTC
}
    16de:	b011      	add	sp, #68	; 0x44
    16e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    16e4:	2320      	movs	r3, #32
    16e6:	444d      	add	r5, r9
    16e8:	464a      	mov	r2, r9
				while (width-- > 0) {
    16ea:	2a00      	cmp	r2, #0
    16ec:	eba5 0109 	sub.w	r1, r5, r9
    16f0:	f109 39ff 	add.w	r9, r9, #4294967295
    16f4:	dceb      	bgt.n	16ce <cbvprintf+0x6ca>
    16f6:	460d      	mov	r5, r1
		if (sign != 0) {
    16f8:	b136      	cbz	r6, 1708 <cbvprintf+0x704>
			OUTC(sign);
    16fa:	9b02      	ldr	r3, [sp, #8]
    16fc:	4659      	mov	r1, fp
    16fe:	4630      	mov	r0, r6
    1700:	4798      	blx	r3
    1702:	2800      	cmp	r0, #0
    1704:	dbeb      	blt.n	16de <cbvprintf+0x6da>
    1706:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1708:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    170c:	06d9      	lsls	r1, r3, #27
    170e:	d401      	bmi.n	1714 <cbvprintf+0x710>
    1710:	071a      	lsls	r2, r3, #28
    1712:	d506      	bpl.n	1722 <cbvprintf+0x71e>
				OUTC('0');
    1714:	9b02      	ldr	r3, [sp, #8]
    1716:	4659      	mov	r1, fp
    1718:	2030      	movs	r0, #48	; 0x30
    171a:	4798      	blx	r3
    171c:	2800      	cmp	r0, #0
    171e:	dbde      	blt.n	16de <cbvprintf+0x6da>
    1720:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1722:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1726:	06db      	lsls	r3, r3, #27
    1728:	d507      	bpl.n	173a <cbvprintf+0x736>
				OUTC(conv->specifier);
    172a:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    172e:	9b02      	ldr	r3, [sp, #8]
    1730:	4659      	mov	r1, fp
    1732:	4798      	blx	r3
    1734:	2800      	cmp	r0, #0
    1736:	dbd2      	blt.n	16de <cbvprintf+0x6da>
    1738:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    173a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    173c:	442e      	add	r6, r5
    173e:	1b73      	subs	r3, r6, r5
    1740:	2b00      	cmp	r3, #0
    1742:	dc16      	bgt.n	1772 <cbvprintf+0x76e>
			OUTS(bps, bpe);
    1744:	9802      	ldr	r0, [sp, #8]
    1746:	4643      	mov	r3, r8
    1748:	4652      	mov	r2, sl
    174a:	4659      	mov	r1, fp
    174c:	f009 fb63 	bl	ae16 <outs>
    1750:	2800      	cmp	r0, #0
    1752:	dbc4      	blt.n	16de <cbvprintf+0x6da>
    1754:	4405      	add	r5, r0
		while (width > 0) {
    1756:	44a9      	add	r9, r5
    1758:	eba9 0305 	sub.w	r3, r9, r5
    175c:	2b00      	cmp	r3, #0
    175e:	f77f ae7d 	ble.w	145c <cbvprintf+0x458>
			OUTC(' ');
    1762:	9b02      	ldr	r3, [sp, #8]
    1764:	4659      	mov	r1, fp
    1766:	2020      	movs	r0, #32
    1768:	4798      	blx	r3
    176a:	2800      	cmp	r0, #0
    176c:	dbb7      	blt.n	16de <cbvprintf+0x6da>
    176e:	3501      	adds	r5, #1
			--width;
    1770:	e7f2      	b.n	1758 <cbvprintf+0x754>
				OUTC('0');
    1772:	9b02      	ldr	r3, [sp, #8]
    1774:	4659      	mov	r1, fp
    1776:	2030      	movs	r0, #48	; 0x30
    1778:	4798      	blx	r3
    177a:	2800      	cmp	r0, #0
    177c:	dbaf      	blt.n	16de <cbvprintf+0x6da>
    177e:	3501      	adds	r5, #1
    1780:	e7dd      	b.n	173e <cbvprintf+0x73a>
    1782:	bf00      	nop
    1784:	0000cc2f 	.word	0x0000cc2f

00001788 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
    1788:	b530      	push	{r4, r5, lr}
	ARG_UNUSED(arg);

	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD)) {
		k_timer_init(&log_process_thread_timer,
    178a:	4910      	ldr	r1, [pc, #64]	; (17cc <enable_logger+0x44>)
    178c:	4810      	ldr	r0, [pc, #64]	; (17d0 <enable_logger+0x48>)
{
    178e:	b089      	sub	sp, #36	; 0x24
		k_timer_init(&log_process_thread_timer,
    1790:	2200      	movs	r2, #0
    1792:	f00a fde6 	bl	c362 <k_timer_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    1796:	4d0f      	ldr	r5, [pc, #60]	; (17d4 <enable_logger+0x4c>)
    1798:	490f      	ldr	r1, [pc, #60]	; (17d8 <enable_logger+0x50>)
    179a:	2200      	movs	r2, #0
    179c:	2300      	movs	r3, #0
    179e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    17a2:	2400      	movs	r4, #0
    17a4:	230e      	movs	r3, #14
    17a6:	e9cd 3403 	strd	r3, r4, [sp, #12]
    17aa:	e9cd 4401 	strd	r4, r4, [sp, #4]
    17ae:	4b0b      	ldr	r3, [pc, #44]	; (17dc <enable_logger+0x54>)
    17b0:	9400      	str	r4, [sp, #0]
    17b2:	f44f 7240 	mov.w	r2, #768	; 0x300
    17b6:	4628      	mov	r0, r5
    17b8:	f007 fe5c 	bl	9474 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
    17bc:	4908      	ldr	r1, [pc, #32]	; (17e0 <enable_logger+0x58>)
    17be:	4628      	mov	r0, r5
    17c0:	f00a fb4c 	bl	be5c <z_impl_k_thread_name_set>
	} else {
		log_init();
	}

	return 0;
}
    17c4:	4620      	mov	r0, r4
    17c6:	b009      	add	sp, #36	; 0x24
    17c8:	bd30      	pop	{r4, r5, pc}
    17ca:	bf00      	nop
    17cc:	000017e5 	.word	0x000017e5
    17d0:	20000780 	.word	0x20000780
    17d4:	200007b8 	.word	0x200007b8
    17d8:	200021a0 	.word	0x200021a0
    17dc:	00001a09 	.word	0x00001a09
    17e0:	0000cc35 	.word	0x0000cc35

000017e4 <log_process_thread_timer_expiry_fn>:
	z_impl_k_sem_give(sem);
    17e4:	4801      	ldr	r0, [pc, #4]	; (17ec <log_process_thread_timer_expiry_fn+0x8>)
    17e6:	f007 bfd7 	b.w	9798 <z_impl_k_sem_give>
    17ea:	bf00      	nop
    17ec:	20000194 	.word	0x20000194

000017f0 <log_format_func_t_get>:
}
    17f0:	4b01      	ldr	r3, [pc, #4]	; (17f8 <log_format_func_t_get+0x8>)
    17f2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    17f6:	4770      	bx	lr
    17f8:	0000c828 	.word	0x0000c828

000017fc <log_init>:
{
    17fc:	b570      	push	{r4, r5, r6, lr}
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    17fe:	4b12      	ldr	r3, [pc, #72]	; (1848 <log_init+0x4c>)
    1800:	f3bf 8f5b 	dmb	ish
    1804:	e853 5f00 	ldrex	r5, [r3]
    1808:	1c6a      	adds	r2, r5, #1
    180a:	e843 2100 	strex	r1, r2, [r3]
    180e:	2900      	cmp	r1, #0
    1810:	d1f8      	bne.n	1804 <log_init+0x8>
    1812:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
    1816:	b92d      	cbnz	r5, 1824 <log_init+0x28>
 *
 * @return Number of backends.
 */
static inline int log_backend_count_get(void)
{
	return __log_backends_end - __log_backends_start;
    1818:	4c0c      	ldr	r4, [pc, #48]	; (184c <log_init+0x50>)
    181a:	4e0d      	ldr	r6, [pc, #52]	; (1850 <log_init+0x54>)
    181c:	1b36      	subs	r6, r6, r4
    181e:	1136      	asrs	r6, r6, #4
	for (i = 0; i < log_backend_count_get(); i++) {
    1820:	42b5      	cmp	r5, r6
    1822:	db00      	blt.n	1826 <log_init+0x2a>
}
    1824:	bd70      	pop	{r4, r5, r6, pc}
		if (backend->autostart) {
    1826:	7b23      	ldrb	r3, [r4, #12]
    1828:	b153      	cbz	r3, 1840 <log_init+0x44>
			if (backend->api->init != NULL) {
    182a:	6823      	ldr	r3, [r4, #0]
    182c:	699b      	ldr	r3, [r3, #24]
    182e:	b10b      	cbz	r3, 1834 <log_init+0x38>
				backend->api->init(backend);
    1830:	4620      	mov	r0, r4
    1832:	4798      	blx	r3
			log_backend_enable(backend,
    1834:	6863      	ldr	r3, [r4, #4]
    1836:	2204      	movs	r2, #4
    1838:	6819      	ldr	r1, [r3, #0]
    183a:	4620      	mov	r0, r4
    183c:	f000 f992 	bl	1b64 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    1840:	3501      	adds	r5, #1
    1842:	3410      	adds	r4, #16
    1844:	e7ec      	b.n	1820 <log_init+0x24>
    1846:	bf00      	nop
    1848:	20000bbc 	.word	0x20000bbc
    184c:	0000c7d4 	.word	0x0000c7d4
    1850:	0000c7e4 	.word	0x0000c7e4

00001854 <z_log_notify_backend_enabled>:
{
    1854:	b510      	push	{r4, lr}
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
    1856:	4c04      	ldr	r4, [pc, #16]	; (1868 <z_log_notify_backend_enabled+0x14>)
    1858:	7823      	ldrb	r3, [r4, #0]
    185a:	b913      	cbnz	r3, 1862 <z_log_notify_backend_enabled+0xe>
    185c:	4803      	ldr	r0, [pc, #12]	; (186c <z_log_notify_backend_enabled+0x18>)
    185e:	f007 ff9b 	bl	9798 <z_impl_k_sem_give>
	backend_attached = true;
    1862:	2301      	movs	r3, #1
    1864:	7023      	strb	r3, [r4, #0]
}
    1866:	bd10      	pop	{r4, pc}
    1868:	20001b22 	.word	0x20001b22
    186c:	20000194 	.word	0x20000194

00001870 <z_log_dropped>:
    1870:	4b0c      	ldr	r3, [pc, #48]	; (18a4 <z_log_dropped+0x34>)
    1872:	f3bf 8f5b 	dmb	ish
    1876:	e853 2f00 	ldrex	r2, [r3]
    187a:	3201      	adds	r2, #1
    187c:	e843 2100 	strex	r1, r2, [r3]
    1880:	2900      	cmp	r1, #0
    1882:	d1f8      	bne.n	1876 <z_log_dropped+0x6>
    1884:	f3bf 8f5b 	dmb	ish
	if (buffered) {
    1888:	b158      	cbz	r0, 18a2 <z_log_dropped+0x32>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    188a:	f3bf 8f5b 	dmb	ish
    188e:	4b06      	ldr	r3, [pc, #24]	; (18a8 <z_log_dropped+0x38>)
    1890:	e853 2f00 	ldrex	r2, [r3]
    1894:	3a01      	subs	r2, #1
    1896:	e843 2100 	strex	r1, r2, [r3]
    189a:	2900      	cmp	r1, #0
    189c:	d1f8      	bne.n	1890 <z_log_dropped+0x20>
    189e:	f3bf 8f5b 	dmb	ish
}
    18a2:	4770      	bx	lr
    18a4:	20000bb8 	.word	0x20000bb8
    18a8:	20000bb4 	.word	0x20000bb4

000018ac <z_log_dropped_read_and_clear>:
}
    18ac:	2000      	movs	r0, #0
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    18ae:	4b06      	ldr	r3, [pc, #24]	; (18c8 <z_log_dropped_read_and_clear+0x1c>)
    18b0:	f3bf 8f5b 	dmb	ish
    18b4:	4602      	mov	r2, r0
    18b6:	e853 0f00 	ldrex	r0, [r3]
    18ba:	e843 2100 	strex	r1, r2, [r3]
    18be:	2900      	cmp	r1, #0
    18c0:	d1f9      	bne.n	18b6 <z_log_dropped_read_and_clear+0xa>
    18c2:	f3bf 8f5b 	dmb	ish
    18c6:	4770      	bx	lr
    18c8:	20000bb8 	.word	0x20000bb8

000018cc <dropped_notify>:
{
    18cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t dropped = z_log_dropped_read_and_clear();
    18ce:	f7ff ffed 	bl	18ac <z_log_dropped_read_and_clear>
    18d2:	4c0a      	ldr	r4, [pc, #40]	; (18fc <dropped_notify+0x30>)
    18d4:	4d0a      	ldr	r5, [pc, #40]	; (1900 <dropped_notify+0x34>)
    18d6:	1b2d      	subs	r5, r5, r4
    18d8:	4607      	mov	r7, r0
    18da:	112d      	asrs	r5, r5, #4
	for (int i = 0; i < log_backend_count_get(); i++) {
    18dc:	2600      	movs	r6, #0
    18de:	42ae      	cmp	r6, r5
    18e0:	db00      	blt.n	18e4 <dropped_notify+0x18>
}
    18e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    18e4:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    18e6:	795b      	ldrb	r3, [r3, #5]
    18e8:	b12b      	cbz	r3, 18f6 <dropped_notify+0x2a>
	if (backend->api->dropped != NULL) {
    18ea:	6823      	ldr	r3, [r4, #0]
    18ec:	691b      	ldr	r3, [r3, #16]
    18ee:	b113      	cbz	r3, 18f6 <dropped_notify+0x2a>
		backend->api->dropped(backend, cnt);
    18f0:	4639      	mov	r1, r7
    18f2:	4620      	mov	r0, r4
    18f4:	4798      	blx	r3
	for (int i = 0; i < log_backend_count_get(); i++) {
    18f6:	3601      	adds	r6, #1
    18f8:	3410      	adds	r4, #16
    18fa:	e7f0      	b.n	18de <dropped_notify+0x12>
    18fc:	0000c7d4 	.word	0x0000c7d4
    1900:	0000c7e4 	.word	0x0000c7e4

00001904 <z_log_msg2_init>:
	mpsc_pbuf_init(&log_buffer, &mpsc_config);
    1904:	4901      	ldr	r1, [pc, #4]	; (190c <z_log_msg2_init+0x8>)
    1906:	4802      	ldr	r0, [pc, #8]	; (1910 <z_log_msg2_init+0xc>)
    1908:	f009 bb50 	b.w	afac <mpsc_pbuf_init>
    190c:	0000c834 	.word	0x0000c834
    1910:	20000bc0 	.word	0x20000bc0

00001914 <log_core_init>:
	panic_mode = false;
    1914:	4a08      	ldr	r2, [pc, #32]	; (1938 <log_core_init+0x24>)
{
    1916:	b508      	push	{r3, lr}
	panic_mode = false;
    1918:	2300      	movs	r3, #0
    191a:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    191c:	4a07      	ldr	r2, [pc, #28]	; (193c <log_core_init+0x28>)
    191e:	6013      	str	r3, [r2, #0]
	timestamp_func = timestamp_getter;
    1920:	4b07      	ldr	r3, [pc, #28]	; (1940 <log_core_init+0x2c>)
    1922:	4a08      	ldr	r2, [pc, #32]	; (1944 <log_core_init+0x30>)
    1924:	601a      	str	r2, [r3, #0]
	log_output_timestamp_freq_set(freq);
    1926:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    192a:	f000 fafb 	bl	1f24 <log_output_timestamp_freq_set>
}
    192e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		z_log_msg2_init();
    1932:	f7ff bfe7 	b.w	1904 <z_log_msg2_init>
    1936:	bf00      	nop
    1938:	20001b23 	.word	0x20001b23
    193c:	20000bb8 	.word	0x20000bb8
    1940:	20000004 	.word	0x20000004
    1944:	0000b255 	.word	0x0000b255

00001948 <z_log_msg2_alloc>:
{
    1948:	4601      	mov	r1, r0
	return (struct log_msg2 *)mpsc_pbuf_alloc(&log_buffer, wlen,
    194a:	2200      	movs	r2, #0
    194c:	4801      	ldr	r0, [pc, #4]	; (1954 <z_log_msg2_alloc+0xc>)
    194e:	2300      	movs	r3, #0
    1950:	f009 bb4d 	b.w	afee <mpsc_pbuf_alloc>
    1954:	20000bc0 	.word	0x20000bc0

00001958 <z_log_msg2_claim>:
	return (union log_msg2_generic *)mpsc_pbuf_claim(&log_buffer);
    1958:	4801      	ldr	r0, [pc, #4]	; (1960 <z_log_msg2_claim+0x8>)
    195a:	f009 bbde 	b.w	b11a <mpsc_pbuf_claim>
    195e:	bf00      	nop
    1960:	20000bc0 	.word	0x20000bc0

00001964 <z_log_msg2_free>:
{
    1964:	4601      	mov	r1, r0
	mpsc_pbuf_free(&log_buffer, (union mpsc_pbuf_generic *)msg);
    1966:	4801      	ldr	r0, [pc, #4]	; (196c <z_log_msg2_free+0x8>)
    1968:	f009 bc23 	b.w	b1b2 <mpsc_pbuf_free>
    196c:	20000bc0 	.word	0x20000bc0

00001970 <z_log_msg2_pending>:
	return mpsc_pbuf_is_pending(&log_buffer);
    1970:	4801      	ldr	r0, [pc, #4]	; (1978 <z_log_msg2_pending+0x8>)
    1972:	f009 bc52 	b.w	b21a <mpsc_pbuf_is_pending>
    1976:	bf00      	nop
    1978:	20000bc0 	.word	0x20000bc0

0000197c <z_impl_log_process>:
	if (!backend_attached && !bypass) {
    197c:	4b1d      	ldr	r3, [pc, #116]	; (19f4 <z_impl_log_process+0x78>)
    197e:	781b      	ldrb	r3, [r3, #0]
{
    1980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1984:	4605      	mov	r5, r0
	if (!backend_attached && !bypass) {
    1986:	b903      	cbnz	r3, 198a <z_impl_log_process+0xe>
    1988:	b388      	cbz	r0, 19ee <z_impl_log_process+0x72>
	msg = get_msg();
    198a:	f009 fc78 	bl	b27e <get_msg>
	if (msg.msg) {
    198e:	4606      	mov	r6, r0
    1990:	b118      	cbz	r0, 199a <z_impl_log_process+0x1e>
		if (!bypass) {
    1992:	b16d      	cbz	r5, 19b0 <z_impl_log_process+0x34>
		z_log_msg2_free(msg.msg2);
    1994:	4630      	mov	r0, r6
    1996:	f7ff ffe5 	bl	1964 <z_log_msg2_free>
	if (!bypass && z_log_dropped_pending()) {
    199a:	b92d      	cbnz	r5, 19a8 <z_impl_log_process+0x2c>
	return dropped_cnt > 0;
    199c:	4b16      	ldr	r3, [pc, #88]	; (19f8 <z_impl_log_process+0x7c>)
	if (!bypass && z_log_dropped_pending()) {
    199e:	681b      	ldr	r3, [r3, #0]
    19a0:	2b00      	cmp	r3, #0
    19a2:	dd01      	ble.n	19a8 <z_impl_log_process+0x2c>
		dropped_notify();
    19a4:	f7ff ff92 	bl	18cc <dropped_notify>
}
    19a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		return z_log_msg2_pending();
    19ac:	f7ff bfe0 	b.w	1970 <z_log_msg2_pending>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    19b0:	4b12      	ldr	r3, [pc, #72]	; (19fc <z_impl_log_process+0x80>)
    19b2:	f3bf 8f5b 	dmb	ish
    19b6:	e853 2f00 	ldrex	r2, [r3]
    19ba:	3a01      	subs	r2, #1
    19bc:	e843 2100 	strex	r1, r2, [r3]
    19c0:	2900      	cmp	r1, #0
    19c2:	d1f8      	bne.n	19b6 <z_impl_log_process+0x3a>
    19c4:	f3bf 8f5b 	dmb	ish
	return __log_backends_end - __log_backends_start;
    19c8:	4c0d      	ldr	r4, [pc, #52]	; (1a00 <z_impl_log_process+0x84>)
    19ca:	4f0e      	ldr	r7, [pc, #56]	; (1a04 <z_impl_log_process+0x88>)
    19cc:	1b3f      	subs	r7, r7, r4
    19ce:	113f      	asrs	r7, r7, #4
    19d0:	46a8      	mov	r8, r5
		for (int i = 0; i < log_backend_count_get(); i++) {
    19d2:	45b8      	cmp	r8, r7
    19d4:	dade      	bge.n	1994 <z_impl_log_process+0x18>
	return backend->cb->active;
    19d6:	6863      	ldr	r3, [r4, #4]
			if (log_backend_is_active(backend) &&
    19d8:	795b      	ldrb	r3, [r3, #5]
    19da:	b123      	cbz	r3, 19e6 <z_impl_log_process+0x6a>
	backend->api->process(backend, msg);
    19dc:	6823      	ldr	r3, [r4, #0]
    19de:	4631      	mov	r1, r6
    19e0:	681b      	ldr	r3, [r3, #0]
    19e2:	4620      	mov	r0, r4
    19e4:	4798      	blx	r3
		for (int i = 0; i < log_backend_count_get(); i++) {
    19e6:	f108 0801 	add.w	r8, r8, #1
    19ea:	3410      	adds	r4, #16
    19ec:	e7f1      	b.n	19d2 <z_impl_log_process+0x56>
}
    19ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    19f2:	bf00      	nop
    19f4:	20001b22 	.word	0x20001b22
    19f8:	20000bb8 	.word	0x20000bb8
    19fc:	20000bb4 	.word	0x20000bb4
    1a00:	0000c7d4 	.word	0x0000c7d4
    1a04:	0000c7e4 	.word	0x0000c7e4

00001a08 <log_process_thread_func>:
{
    1a08:	b510      	push	{r4, lr}
	log_init();
    1a0a:	f7ff fef7 	bl	17fc <log_init>
	return z_impl_z_current_get();
    1a0e:	f008 fb6b 	bl	a0e8 <z_impl_z_current_get>
	proc_tid = process_tid;
    1a12:	4b0c      	ldr	r3, [pc, #48]	; (1a44 <log_process_thread_func+0x3c>)
    1a14:	6018      	str	r0, [r3, #0]
	if (CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD &&
    1a16:	b130      	cbz	r0, 1a26 <log_process_thread_func+0x1e>
	    buffered_cnt >= CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) {
    1a18:	4b0b      	ldr	r3, [pc, #44]	; (1a48 <log_process_thread_func+0x40>)
	    process_tid &&
    1a1a:	681b      	ldr	r3, [r3, #0]
    1a1c:	2b09      	cmp	r3, #9
    1a1e:	dd02      	ble.n	1a26 <log_process_thread_func+0x1e>
	z_impl_k_sem_give(sem);
    1a20:	480a      	ldr	r0, [pc, #40]	; (1a4c <log_process_thread_func+0x44>)
    1a22:	f007 feb9 	bl	9798 <z_impl_k_sem_give>
	return z_impl_k_sem_take(sem, timeout);
    1a26:	4c09      	ldr	r4, [pc, #36]	; (1a4c <log_process_thread_func+0x44>)
		union { uintptr_t x; bool val; } parm0 = { .val = bypass };
		return (bool) arch_syscall_invoke1(parm0.x, K_SYSCALL_LOG_PROCESS);
	}
#endif
	compiler_barrier();
	return z_impl_log_process(bypass);
    1a28:	2000      	movs	r0, #0
    1a2a:	f7ff ffa7 	bl	197c <z_impl_log_process>
		if (log_process(false) == false) {
    1a2e:	2800      	cmp	r0, #0
    1a30:	d1fa      	bne.n	1a28 <log_process_thread_func+0x20>
    1a32:	f04f 32ff 	mov.w	r2, #4294967295
    1a36:	f04f 33ff 	mov.w	r3, #4294967295
    1a3a:	4620      	mov	r0, r4
    1a3c:	f007 fecc 	bl	97d8 <z_impl_k_sem_take>
    1a40:	e7f2      	b.n	1a28 <log_process_thread_func+0x20>
    1a42:	bf00      	nop
    1a44:	20000bf8 	.word	0x20000bf8
    1a48:	20000bb4 	.word	0x20000bb4
    1a4c:	20000194 	.word	0x20000194

00001a50 <z_log_msg_post_finalize>:
{
    1a50:	b513      	push	{r0, r1, r4, lr}
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    1a52:	4b1d      	ldr	r3, [pc, #116]	; (1ac8 <z_log_msg_post_finalize+0x78>)
    1a54:	f3bf 8f5b 	dmb	ish
    1a58:	e853 2f00 	ldrex	r2, [r3]
    1a5c:	1c51      	adds	r1, r2, #1
    1a5e:	e843 1000 	strex	r0, r1, [r3]
    1a62:	2800      	cmp	r0, #0
    1a64:	d1f8      	bne.n	1a58 <z_log_msg_post_finalize+0x8>
    1a66:	f3bf 8f5b 	dmb	ish
	if (panic_mode) {
    1a6a:	4b18      	ldr	r3, [pc, #96]	; (1acc <z_log_msg_post_finalize+0x7c>)
    1a6c:	781b      	ldrb	r3, [r3, #0]
    1a6e:	b183      	cbz	r3, 1a92 <z_log_msg_post_finalize+0x42>
    1a70:	f04f 0320 	mov.w	r3, #32
    1a74:	f3ef 8411 	mrs	r4, BASEPRI
    1a78:	f383 8812 	msr	BASEPRI_MAX, r3
    1a7c:	f3bf 8f6f 	isb	sy
    1a80:	2000      	movs	r0, #0
    1a82:	f7ff ff7b 	bl	197c <z_impl_log_process>
	__asm__ volatile(
    1a86:	f384 8811 	msr	BASEPRI, r4
    1a8a:	f3bf 8f6f 	isb	sy
}
    1a8e:	b002      	add	sp, #8
    1a90:	bd10      	pop	{r4, pc}
	} else if (proc_tid != NULL && cnt == 0) {
    1a92:	4b0f      	ldr	r3, [pc, #60]	; (1ad0 <z_log_msg_post_finalize+0x80>)
    1a94:	681b      	ldr	r3, [r3, #0]
    1a96:	2b00      	cmp	r3, #0
    1a98:	d0f9      	beq.n	1a8e <z_log_msg_post_finalize+0x3e>
    1a9a:	b952      	cbnz	r2, 1ab2 <z_log_msg_post_finalize+0x62>
	z_impl_k_timer_start(timer, duration, period);
    1a9c:	2200      	movs	r2, #0
    1a9e:	2300      	movs	r3, #0
    1aa0:	e9cd 2300 	strd	r2, r3, [sp]
    1aa4:	480b      	ldr	r0, [pc, #44]	; (1ad4 <z_log_msg_post_finalize+0x84>)
    1aa6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    1aaa:	2300      	movs	r3, #0
    1aac:	f008 fd1e 	bl	a4ec <z_impl_k_timer_start>
    1ab0:	e7ed      	b.n	1a8e <z_log_msg_post_finalize+0x3e>
		if ((cnt == CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD) &&
    1ab2:	2a0a      	cmp	r2, #10
    1ab4:	d1eb      	bne.n	1a8e <z_log_msg_post_finalize+0x3e>
	z_impl_k_timer_stop(timer);
    1ab6:	4807      	ldr	r0, [pc, #28]	; (1ad4 <z_log_msg_post_finalize+0x84>)
    1ab8:	f00a fc5f 	bl	c37a <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
    1abc:	4806      	ldr	r0, [pc, #24]	; (1ad8 <z_log_msg_post_finalize+0x88>)
}
    1abe:	b002      	add	sp, #8
    1ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1ac4:	f007 be68 	b.w	9798 <z_impl_k_sem_give>
    1ac8:	20000bb4 	.word	0x20000bb4
    1acc:	20001b23 	.word	0x20001b23
    1ad0:	20000bf8 	.word	0x20000bf8
    1ad4:	20000780 	.word	0x20000780
    1ad8:	20000194 	.word	0x20000194

00001adc <z_log_msg2_commit>:
	msg->hdr.timestamp = timestamp_func();
    1adc:	4b06      	ldr	r3, [pc, #24]	; (1af8 <z_log_msg2_commit+0x1c>)
{
    1ade:	b510      	push	{r4, lr}
	msg->hdr.timestamp = timestamp_func();
    1ae0:	681b      	ldr	r3, [r3, #0]
{
    1ae2:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    1ae4:	4798      	blx	r3
	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
    1ae6:	4621      	mov	r1, r4
	msg->hdr.timestamp = timestamp_func();
    1ae8:	60a0      	str	r0, [r4, #8]
	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
    1aea:	4804      	ldr	r0, [pc, #16]	; (1afc <z_log_msg2_commit+0x20>)
    1aec:	f009 faf5 	bl	b0da <mpsc_pbuf_commit>
}
    1af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_log_msg_post_finalize();
    1af4:	f7ff bfac 	b.w	1a50 <z_log_msg_post_finalize>
    1af8:	20000004 	.word	0x20000004
    1afc:	20000bc0 	.word	0x20000bc0

00001b00 <z_impl_log_panic>:
{
    1b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (panic_mode) {
    1b02:	4f0e      	ldr	r7, [pc, #56]	; (1b3c <z_impl_log_panic+0x3c>)
    1b04:	783d      	ldrb	r5, [r7, #0]
    1b06:	b975      	cbnz	r5, 1b26 <z_impl_log_panic+0x26>
	return __log_backends_end - __log_backends_start;
    1b08:	4c0d      	ldr	r4, [pc, #52]	; (1b40 <z_impl_log_panic+0x40>)
    1b0a:	4e0e      	ldr	r6, [pc, #56]	; (1b44 <z_impl_log_panic+0x44>)
	log_init();
    1b0c:	f7ff fe76 	bl	17fc <log_init>
    1b10:	1b36      	subs	r6, r6, r4
    1b12:	1136      	asrs	r6, r6, #4
	for (int i = 0; i < log_backend_count_get(); i++) {
    1b14:	42b5      	cmp	r5, r6
    1b16:	db07      	blt.n	1b28 <z_impl_log_panic+0x28>
    1b18:	2000      	movs	r0, #0
    1b1a:	f7ff ff2f 	bl	197c <z_impl_log_process>
		while (log_process(false) == true) {
    1b1e:	2800      	cmp	r0, #0
    1b20:	d1fa      	bne.n	1b18 <z_impl_log_panic+0x18>
	panic_mode = true;
    1b22:	2301      	movs	r3, #1
    1b24:	703b      	strb	r3, [r7, #0]
}
    1b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return backend->cb->active;
    1b28:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    1b2a:	795b      	ldrb	r3, [r3, #5]
    1b2c:	b11b      	cbz	r3, 1b36 <z_impl_log_panic+0x36>
	backend->api->panic(backend);
    1b2e:	6823      	ldr	r3, [r4, #0]
    1b30:	4620      	mov	r0, r4
    1b32:	695b      	ldr	r3, [r3, #20]
    1b34:	4798      	blx	r3
	for (int i = 0; i < log_backend_count_get(); i++) {
    1b36:	3501      	adds	r5, #1
    1b38:	3410      	adds	r4, #16
    1b3a:	e7eb      	b.n	1b14 <z_impl_log_panic+0x14>
    1b3c:	20001b23 	.word	0x20001b23
    1b40:	0000c7d4 	.word	0x0000c7d4
    1b44:	0000c7e4 	.word	0x0000c7e4

00001b48 <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    1b48:	4a04      	ldr	r2, [pc, #16]	; (1b5c <log_source_name_get+0x14>)
    1b4a:	4b05      	ldr	r3, [pc, #20]	; (1b60 <log_source_name_get+0x18>)
    1b4c:	1a9b      	subs	r3, r3, r2
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    1b4e:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
	return __log_const_start[source_id].name;
    1b52:	bf34      	ite	cc
    1b54:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    1b58:	2000      	movcs	r0, #0
}
    1b5a:	4770      	bx	lr
    1b5c:	0000c714 	.word	0x0000c714
    1b60:	0000c7d4 	.word	0x0000c7d4

00001b64 <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    1b64:	4a05      	ldr	r2, [pc, #20]	; (1b7c <log_backend_enable+0x18>)
	backend->cb->id = id;
    1b66:	6843      	ldr	r3, [r0, #4]
    1b68:	1a80      	subs	r0, r0, r2
    1b6a:	1100      	asrs	r0, r0, #4
    1b6c:	3001      	adds	r0, #1
	backend->cb->active = true;
    1b6e:	2201      	movs	r2, #1

	if (!IS_ENABLED(CONFIG_LOG1)) {
		__ASSERT(backend->api->process, "Backend does not support v2 API");
	}

	log_backend_id_set(backend, id);
    1b70:	7118      	strb	r0, [r3, #4]
	backend->cb->ctx = ctx;
    1b72:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    1b74:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
    1b76:	f7ff be6d 	b.w	1854 <z_log_notify_backend_enabled>
    1b7a:	bf00      	nop
    1b7c:	0000c7d4 	.word	0x0000c7d4

00001b80 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    1b80:	b40e      	push	{r1, r2, r3}
    1b82:	b503      	push	{r0, r1, lr}
    1b84:	ab03      	add	r3, sp, #12
    1b86:	4601      	mov	r1, r0
    1b88:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    1b8c:	4804      	ldr	r0, [pc, #16]	; (1ba0 <print_formatted+0x20>)
	va_start(args, fmt);
    1b8e:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    1b90:	f7ff fa38 	bl	1004 <cbvprintf>
	va_end(args);

	return length;
}
    1b94:	b002      	add	sp, #8
    1b96:	f85d eb04 	ldr.w	lr, [sp], #4
    1b9a:	b003      	add	sp, #12
    1b9c:	4770      	bx	lr
    1b9e:	bf00      	nop
    1ba0:	0000b2bf 	.word	0x0000b2bf

00001ba4 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *output,
			       const uint8_t *data, uint32_t length,
			       int prefix_offset, uint32_t flags)
{
    1ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1ba8:	461d      	mov	r5, r3
    1baa:	9b08      	ldr	r3, [sp, #32]
    1bac:	4617      	mov	r7, r2
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    1bae:	06da      	lsls	r2, r3, #27
{
    1bb0:	4604      	mov	r4, r0
    1bb2:	460e      	mov	r6, r1
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    1bb4:	d405      	bmi.n	1bc2 <hexdump_line_print+0x1e>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    1bb6:	0699      	lsls	r1, r3, #26
		print_formatted(ctx, "\n");
    1bb8:	bf4c      	ite	mi
    1bba:	492a      	ldrmi	r1, [pc, #168]	; (1c64 <hexdump_line_print+0xc0>)
		print_formatted(ctx, "\r\n");
    1bbc:	492a      	ldrpl	r1, [pc, #168]	; (1c68 <hexdump_line_print+0xc4>)
    1bbe:	f7ff ffdf 	bl	1b80 <print_formatted>
	newline_print(output, flags);

	for (int i = 0; i < prefix_offset; i++) {
		print_formatted(output, " ");
    1bc2:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 1c6c <hexdump_line_print+0xc8>
{
    1bc6:	f04f 0800 	mov.w	r8, #0
	for (int i = 0; i < prefix_offset; i++) {
    1bca:	45a8      	cmp	r8, r5
    1bcc:	db2a      	blt.n	1c24 <hexdump_line_print+0x80>
		}

		if (i < length) {
			print_formatted(output, "%02x ", data[i]);
		} else {
			print_formatted(output, "   ");
    1bce:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 1c70 <hexdump_line_print+0xcc>
			print_formatted(output, "%02x ", data[i]);
    1bd2:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 1c74 <hexdump_line_print+0xd0>
			print_formatted(output, " ");
    1bd6:	f8df a094 	ldr.w	sl, [pc, #148]	; 1c6c <hexdump_line_print+0xc8>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1bda:	2500      	movs	r5, #0
		if (i < length) {
    1bdc:	42bd      	cmp	r5, r7
    1bde:	d22f      	bcs.n	1c40 <hexdump_line_print+0x9c>
			print_formatted(output, "%02x ", data[i]);
    1be0:	5d72      	ldrb	r2, [r6, r5]
    1be2:	4649      	mov	r1, r9
    1be4:	4620      	mov	r0, r4
    1be6:	f7ff ffcb 	bl	1b80 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1bea:	3501      	adds	r5, #1
    1bec:	2d10      	cmp	r5, #16
    1bee:	d120      	bne.n	1c32 <hexdump_line_print+0x8e>
		}
	}

	print_formatted(output, "|");
    1bf0:	4921      	ldr	r1, [pc, #132]	; (1c78 <hexdump_line_print+0xd4>)
			char c = (char)data[i];

			print_formatted(output, "%c",
			      isprint((int)c) ? c : '.');
		} else {
			print_formatted(output, " ");
    1bf2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 1c6c <hexdump_line_print+0xc8>
			print_formatted(output, "%c",
    1bf6:	f8df 9084 	ldr.w	r9, [pc, #132]	; 1c7c <hexdump_line_print+0xd8>
	print_formatted(output, "|");
    1bfa:	4620      	mov	r0, r4
    1bfc:	f7ff ffc0 	bl	1b80 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1c00:	2500      	movs	r5, #0
		if (i < length) {
    1c02:	42af      	cmp	r7, r5
    1c04:	d928      	bls.n	1c58 <hexdump_line_print+0xb4>
			char c = (char)data[i];
    1c06:	5d72      	ldrb	r2, [r6, r5]
	return (int)((((unsigned)c) >= ' ') &&
    1c08:	f1a2 0320 	sub.w	r3, r2, #32
    1c0c:	2b5f      	cmp	r3, #95	; 0x5f
			print_formatted(output, "%c",
    1c0e:	bf28      	it	cs
    1c10:	222e      	movcs	r2, #46	; 0x2e
    1c12:	4649      	mov	r1, r9
    1c14:	4620      	mov	r0, r4
    1c16:	f7ff ffb3 	bl	1b80 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    1c1a:	3501      	adds	r5, #1
    1c1c:	2d10      	cmp	r5, #16
    1c1e:	d114      	bne.n	1c4a <hexdump_line_print+0xa6>
		}
	}
}
    1c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		print_formatted(output, " ");
    1c24:	4649      	mov	r1, r9
    1c26:	4620      	mov	r0, r4
    1c28:	f7ff ffaa 	bl	1b80 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    1c2c:	f108 0801 	add.w	r8, r8, #1
    1c30:	e7cb      	b.n	1bca <hexdump_line_print+0x26>
		if (i > 0 && !(i % 8)) {
    1c32:	076a      	lsls	r2, r5, #29
    1c34:	d1d2      	bne.n	1bdc <hexdump_line_print+0x38>
			print_formatted(output, " ");
    1c36:	4651      	mov	r1, sl
    1c38:	4620      	mov	r0, r4
    1c3a:	f7ff ffa1 	bl	1b80 <print_formatted>
    1c3e:	e7cd      	b.n	1bdc <hexdump_line_print+0x38>
			print_formatted(output, "   ");
    1c40:	4641      	mov	r1, r8
    1c42:	4620      	mov	r0, r4
    1c44:	f7ff ff9c 	bl	1b80 <print_formatted>
    1c48:	e7cf      	b.n	1bea <hexdump_line_print+0x46>
		if (i > 0 && !(i % 8)) {
    1c4a:	076b      	lsls	r3, r5, #29
    1c4c:	d1d9      	bne.n	1c02 <hexdump_line_print+0x5e>
			print_formatted(output, " ");
    1c4e:	4641      	mov	r1, r8
    1c50:	4620      	mov	r0, r4
    1c52:	f7ff ff95 	bl	1b80 <print_formatted>
    1c56:	e7d4      	b.n	1c02 <hexdump_line_print+0x5e>
			print_formatted(output, " ");
    1c58:	4641      	mov	r1, r8
    1c5a:	4620      	mov	r0, r4
    1c5c:	f7ff ff90 	bl	1b80 <print_formatted>
    1c60:	e7db      	b.n	1c1a <hexdump_line_print+0x76>
    1c62:	bf00      	nop
    1c64:	0000cc42 	.word	0x0000cc42
    1c68:	0000cc41 	.word	0x0000cc41
    1c6c:	0000cc4c 	.word	0x0000cc4c
    1c70:	0000cc4a 	.word	0x0000cc4a
    1c74:	0000cc44 	.word	0x0000cc44
    1c78:	0000cc4e 	.word	0x0000cc4e
    1c7c:	0000cc50 	.word	0x0000cc50

00001c80 <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, log_timestamp_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
    1c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1c84:	b087      	sub	sp, #28
    1c86:	461c      	mov	r4, r3
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    1c88:	f001 0301 	and.w	r3, r1, #1
{
    1c8c:	9205      	str	r2, [sp, #20]
    1c8e:	f89d 9040 	ldrb.w	r9, [sp, #64]	; 0x40
    1c92:	f9bd a048 	ldrsh.w	sl, [sp, #72]	; 0x48
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    1c96:	9304      	str	r3, [sp, #16]
{
    1c98:	4607      	mov	r7, r0
    1c9a:	4688      	mov	r8, r1
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    1c9c:	f001 0b02 	and.w	fp, r1, #2
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    1ca0:	f001 0608 	and.w	r6, r1, #8
	const char *tag = z_log_get_tag();
    1ca4:	f009 faef 	bl	b286 <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
    1ca8:	4602      	mov	r2, r0
    1caa:	2800      	cmp	r0, #0
    1cac:	d044      	beq.n	1d38 <prefix_print+0xb8>
		length += print_formatted(output, "%s ", tag);
    1cae:	493a      	ldr	r1, [pc, #232]	; (1d98 <prefix_print+0x118>)
    1cb0:	4638      	mov	r0, r7
    1cb2:	f7ff ff65 	bl	1b80 <print_formatted>
    1cb6:	4605      	mov	r5, r0
	}

	if (stamp) {
    1cb8:	f1bb 0f00 	cmp.w	fp, #0
    1cbc:	d008      	beq.n	1cd0 <prefix_print+0x50>
	if (!format) {
    1cbe:	f018 0f44 	tst.w	r8, #68	; 0x44
    1cc2:	d13b      	bne.n	1d3c <prefix_print+0xbc>
		length = print_formatted(output, "[%08lu] ", timestamp);
    1cc4:	4935      	ldr	r1, [pc, #212]	; (1d9c <prefix_print+0x11c>)
    1cc6:	4622      	mov	r2, r4
    1cc8:	4638      	mov	r0, r7
    1cca:	f7ff ff59 	bl	1b80 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    1cce:	4405      	add	r5, r0
	if (color) {
    1cd0:	9b04      	ldr	r3, [sp, #16]
    1cd2:	b153      	cbz	r3, 1cea <prefix_print+0x6a>
		const char *log_color = start && (colors[level] != NULL) ?
    1cd4:	4b32      	ldr	r3, [pc, #200]	; (1da0 <prefix_print+0x120>)
		print_formatted(output, "%s", log_color);
    1cd6:	4933      	ldr	r1, [pc, #204]	; (1da4 <prefix_print+0x124>)
		const char *log_color = start && (colors[level] != NULL) ?
    1cd8:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
		print_formatted(output, "%s", log_color);
    1cdc:	4b32      	ldr	r3, [pc, #200]	; (1da8 <prefix_print+0x128>)
    1cde:	4638      	mov	r0, r7
    1ce0:	2a00      	cmp	r2, #0
    1ce2:	bf08      	it	eq
    1ce4:	461a      	moveq	r2, r3
    1ce6:	f7ff ff4b 	bl	1b80 <print_formatted>
	if (level_on) {
    1cea:	b13e      	cbz	r6, 1cfc <prefix_print+0x7c>
		total += print_formatted(output, "<%s> ", severity[level]);
    1cec:	4b2f      	ldr	r3, [pc, #188]	; (1dac <prefix_print+0x12c>)
    1cee:	4930      	ldr	r1, [pc, #192]	; (1db0 <prefix_print+0x130>)
    1cf0:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
    1cf4:	4638      	mov	r0, r7
    1cf6:	f7ff ff43 	bl	1b80 <print_formatted>
    1cfa:	4606      	mov	r6, r0
	if (source_id >= 0) {
    1cfc:	f1ba 0f00 	cmp.w	sl, #0
    1d00:	db16      	blt.n	1d30 <prefix_print+0xb0>
		total += print_formatted(output,
    1d02:	9b05      	ldr	r3, [sp, #20]
    1d04:	2b00      	cmp	r3, #0
    1d06:	d045      	beq.n	1d94 <prefix_print+0x114>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
    1d08:	2301      	movs	r3, #1
    1d0a:	fa03 f909 	lsl.w	r9, r3, r9
		total += print_formatted(output,
    1d0e:	4b29      	ldr	r3, [pc, #164]	; (1db4 <prefix_print+0x134>)
    1d10:	4c29      	ldr	r4, [pc, #164]	; (1db8 <prefix_print+0x138>)
    1d12:	f019 0f10 	tst.w	r9, #16
    1d16:	bf18      	it	ne
    1d18:	461c      	movne	r4, r3
    1d1a:	4651      	mov	r1, sl
    1d1c:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
    1d20:	f7ff ff12 	bl	1b48 <log_source_name_get>
    1d24:	4621      	mov	r1, r4
    1d26:	4602      	mov	r2, r0
    1d28:	4638      	mov	r0, r7
    1d2a:	f7ff ff29 	bl	1b80 <print_formatted>
    1d2e:	4406      	add	r6, r0
	length += ids_print(output, level_on, func_on,
			domain_id, source_id, level);


	return length;
}
    1d30:	1970      	adds	r0, r6, r5
    1d32:	b007      	add	sp, #28
    1d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
    1d38:	4605      	mov	r5, r0
    1d3a:	e7bd      	b.n	1cb8 <prefix_print+0x38>
	} else if (freq != 0U) {
    1d3c:	4b1f      	ldr	r3, [pc, #124]	; (1dbc <prefix_print+0x13c>)
    1d3e:	6818      	ldr	r0, [r3, #0]
    1d40:	2800      	cmp	r0, #0
    1d42:	d0c4      	beq.n	1cce <prefix_print+0x4e>
		timestamp /= timestamp_div;
    1d44:	4b1e      	ldr	r3, [pc, #120]	; (1dc0 <prefix_print+0x140>)
		ms = (remainder * 1000U) / freq;
    1d46:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
		timestamp /= timestamp_div;
    1d4a:	681b      	ldr	r3, [r3, #0]
    1d4c:	fbb4 f4f3 	udiv	r4, r4, r3
		total_seconds = timestamp / freq;
    1d50:	f44f 6161 	mov.w	r1, #3600	; 0xe10
    1d54:	fbb4 f3f0 	udiv	r3, r4, r0
		remainder = timestamp % freq;
    1d58:	fb00 4413 	mls	r4, r0, r3, r4
		ms = (remainder * 1000U) / freq;
    1d5c:	fb08 f404 	mul.w	r4, r8, r4
		mins = seconds / 60U;
    1d60:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    1d64:	fbb3 f2f1 	udiv	r2, r3, r1
    1d68:	fb01 3112 	mls	r1, r1, r2, r3
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1d6c:	fbb4 fef0 	udiv	lr, r4, r0
		mins = seconds / 60U;
    1d70:	fbb1 f3fc 	udiv	r3, r1, ip
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1d74:	fb00 441e 	mls	r4, r0, lr, r4
				length = print_formatted(output,
    1d78:	fb0c 1113 	mls	r1, ip, r3, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1d7c:	fb08 f404 	mul.w	r4, r8, r4
				length = print_formatted(output,
    1d80:	9100      	str	r1, [sp, #0]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    1d82:	fbb4 f0f0 	udiv	r0, r4, r0
				length = print_formatted(output,
    1d86:	490f      	ldr	r1, [pc, #60]	; (1dc4 <prefix_print+0x144>)
    1d88:	e9cd e001 	strd	lr, r0, [sp, #4]
    1d8c:	4638      	mov	r0, r7
    1d8e:	f7ff fef7 	bl	1b80 <print_formatted>
    1d92:	e79c      	b.n	1cce <prefix_print+0x4e>
		total += print_formatted(output,
    1d94:	4c08      	ldr	r4, [pc, #32]	; (1db8 <prefix_print+0x138>)
    1d96:	e7c0      	b.n	1d1a <prefix_print+0x9a>
    1d98:	0000cc61 	.word	0x0000cc61
    1d9c:	0000cc65 	.word	0x0000cc65
    1da0:	0000c848 	.word	0x0000c848
    1da4:	0000d751 	.word	0x0000d751
    1da8:	0000cc53 	.word	0x0000cc53
    1dac:	0000c85c 	.word	0x0000c85c
    1db0:	0000cc8a 	.word	0x0000cc8a
    1db4:	0000cc5d 	.word	0x0000cc5d
    1db8:	0000cc58 	.word	0x0000cc58
    1dbc:	20000bfc 	.word	0x20000bfc
    1dc0:	20000c00 	.word	0x20000c00
    1dc4:	0000cc6e 	.word	0x0000cc6e

00001dc8 <postfix_print>:

static void postfix_print(const struct log_output *output,
			  uint32_t flags, uint8_t level)
{
    1dc8:	b538      	push	{r3, r4, r5, lr}
    1dca:	460c      	mov	r4, r1
	if (color) {
    1dcc:	07e1      	lsls	r1, r4, #31
{
    1dce:	4605      	mov	r5, r0
	if (color) {
    1dd0:	d503      	bpl.n	1dda <postfix_print+0x12>
		print_formatted(output, "%s", log_color);
    1dd2:	4a08      	ldr	r2, [pc, #32]	; (1df4 <postfix_print+0x2c>)
    1dd4:	4908      	ldr	r1, [pc, #32]	; (1df8 <postfix_print+0x30>)
    1dd6:	f7ff fed3 	bl	1b80 <print_formatted>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    1dda:	06e2      	lsls	r2, r4, #27
    1ddc:	d408      	bmi.n	1df0 <postfix_print+0x28>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    1dde:	06a3      	lsls	r3, r4, #26
		print_formatted(ctx, "\r\n");
    1de0:	4628      	mov	r0, r5
		print_formatted(ctx, "\n");
    1de2:	bf4c      	ite	mi
    1de4:	4905      	ldrmi	r1, [pc, #20]	; (1dfc <postfix_print+0x34>)
		print_formatted(ctx, "\r\n");
    1de6:	4906      	ldrpl	r1, [pc, #24]	; (1e00 <postfix_print+0x38>)
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
			      level);
	newline_print(output, flags);
}
    1de8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		print_formatted(ctx, "\r\n");
    1dec:	f7ff bec8 	b.w	1b80 <print_formatted>
}
    1df0:	bd38      	pop	{r3, r4, r5, pc}
    1df2:	bf00      	nop
    1df4:	0000cc53 	.word	0x0000cc53
    1df8:	0000d751 	.word	0x0000d751
    1dfc:	0000cc42 	.word	0x0000cc42
    1e00:	0000cc41 	.word	0x0000cc41

00001e04 <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
    1e04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg2_get_level(struct log_msg2 *msg)
{
	return msg->hdr.desc.level;
    1e08:	880b      	ldrh	r3, [r1, #0]
	log_timestamp_t timestamp = log_msg2_get_timestamp(msg);
	uint8_t level = log_msg2_get_level(msg);
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;

	if (!raw_string) {
    1e0a:	f413 7fe0 	tst.w	r3, #448	; 0x1c0
{
    1e0e:	4606      	mov	r6, r0
    1e10:	460c      	mov	r4, r1
    1e12:	4690      	mov	r8, r2
    1e14:	f3c3 1982 	ubfx	r9, r3, #6, #3
	if (!raw_string) {
    1e18:	d04d      	beq.n	1eb6 <log_output_msg2_process+0xb2>
	return msg->hdr.desc.domain;
    1e1a:	780a      	ldrb	r2, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg2_get_source(struct log_msg2 *msg)
{
	return msg->hdr.source;
    1e1c:	684b      	ldr	r3, [r1, #4]
	return msg->hdr.desc.domain;
    1e1e:	f3c2 02c2 	ubfx	r2, r2, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
    1e22:	2b00      	cmp	r3, #0
    1e24:	d044      	beq.n	1eb0 <log_output_msg2_process+0xac>
    1e26:	4925      	ldr	r1, [pc, #148]	; (1ebc <log_output_msg2_process+0xb8>)
    1e28:	1a5b      	subs	r3, r3, r1
    1e2a:	f343 03cf 	sbfx	r3, r3, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
    1e2e:	e9cd 2301 	strd	r2, r3, [sp, #4]
    1e32:	f8cd 9000 	str.w	r9, [sp]
    1e36:	68a3      	ldr	r3, [r4, #8]
    1e38:	2200      	movs	r2, #0
    1e3a:	4641      	mov	r1, r8
    1e3c:	4630      	mov	r0, r6
    1e3e:	f7ff ff1f 	bl	1c80 <prefix_print>
    1e42:	4682      	mov	sl, r0
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;

	return msg->data;
    1e44:	4625      	mov	r5, r4
	*len = msg->hdr.desc.package_len;
    1e46:	f855 3b10 	ldr.w	r3, [r5], #16
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
    1e4a:	f3c3 2349 	ubfx	r3, r3, #9, #10
    1e4e:	b153      	cbz	r3, 1e66 <log_output_msg2_process+0x62>
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    1e50:	4f1b      	ldr	r7, [pc, #108]	; (1ec0 <log_output_msg2_process+0xbc>)
    1e52:	481c      	ldr	r0, [pc, #112]	; (1ec4 <log_output_msg2_process+0xc0>)
    1e54:	491c      	ldr	r1, [pc, #112]	; (1ec8 <log_output_msg2_process+0xc4>)
    1e56:	462b      	mov	r3, r5
    1e58:	4632      	mov	r2, r6
    1e5a:	f1b9 0f00 	cmp.w	r9, #0
    1e5e:	bf08      	it	eq
    1e60:	4638      	moveq	r0, r7
    1e62:	f008 fc42 	bl	a6ea <cbpprintf_external>
	*len = msg->hdr.desc.data_len;
    1e66:	8867      	ldrh	r7, [r4, #2]
    1e68:	f3c7 07cb 	ubfx	r7, r7, #3, #12
		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
    1e6c:	b197      	cbz	r7, 1e94 <log_output_msg2_process+0x90>
	return msg->data + msg->hdr.desc.package_len;
    1e6e:	6823      	ldr	r3, [r4, #0]
    1e70:	f3c3 2349 	ubfx	r3, r3, #9, #10
    1e74:	441d      	add	r5, r3
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    1e76:	2f10      	cmp	r7, #16
    1e78:	463c      	mov	r4, r7
    1e7a:	bf28      	it	cs
    1e7c:	2410      	movcs	r4, #16
		hexdump_line_print(output, data, length,
    1e7e:	4629      	mov	r1, r5
    1e80:	f8cd 8000 	str.w	r8, [sp]
    1e84:	4653      	mov	r3, sl
    1e86:	4622      	mov	r2, r4
    1e88:	4630      	mov	r0, r6
    1e8a:	f7ff fe8b 	bl	1ba4 <hexdump_line_print>
	} while (len);
    1e8e:	1b3f      	subs	r7, r7, r4
		data += length;
    1e90:	4425      	add	r5, r4
	} while (len);
    1e92:	d1f0      	bne.n	1e76 <log_output_msg2_process+0x72>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
    1e94:	f1b9 0f00 	cmp.w	r9, #0
    1e98:	d004      	beq.n	1ea4 <log_output_msg2_process+0xa0>
		postfix_print(output, flags, level);
    1e9a:	464a      	mov	r2, r9
    1e9c:	4641      	mov	r1, r8
    1e9e:	4630      	mov	r0, r6
    1ea0:	f7ff ff92 	bl	1dc8 <postfix_print>
	}

	log_output_flush(output);
    1ea4:	4630      	mov	r0, r6
}
    1ea6:	b004      	add	sp, #16
    1ea8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	log_output_flush(output);
    1eac:	f009 b9fa 	b.w	b2a4 <log_output_flush>
		int16_t source_id = source ?
    1eb0:	f04f 33ff 	mov.w	r3, #4294967295
    1eb4:	e7bb      	b.n	1e2e <log_output_msg2_process+0x2a>
		prefix_offset = 0;
    1eb6:	46ca      	mov	sl, r9
    1eb8:	e7c4      	b.n	1e44 <log_output_msg2_process+0x40>
    1eba:	bf00      	nop
    1ebc:	0000c714 	.word	0x0000c714
    1ec0:	0000b2f5 	.word	0x0000b2f5
    1ec4:	0000b2bf 	.word	0x0000b2bf
    1ec8:	00001005 	.word	0x00001005

00001ecc <log_output_dropped_process>:
	postfix_print(output, flags, level);
	log_output_flush(output);
}

void log_output_dropped_process(const struct log_output *output, uint32_t cnt)
{
    1ecc:	b573      	push	{r0, r1, r4, r5, r6, lr}
	static const char postfix[] =
			" messages dropped ---\r\n" DROPPED_COLOR_POSTFIX;
	log_output_func_t outf = output->func;

	cnt = MIN(cnt, 9999);
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    1ece:	f242 730f 	movw	r3, #9999	; 0x270f
    1ed2:	428b      	cmp	r3, r1
    1ed4:	bf28      	it	cs
    1ed6:	460b      	movcs	r3, r1
	log_output_func_t outf = output->func;
    1ed8:	6805      	ldr	r5, [r0, #0]
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    1eda:	4a0f      	ldr	r2, [pc, #60]	; (1f18 <log_output_dropped_process+0x4c>)
{
    1edc:	4604      	mov	r4, r0
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    1ede:	2105      	movs	r1, #5
    1ee0:	4668      	mov	r0, sp
    1ee2:	f008 fc6f 	bl	a7c4 <snprintk>

	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
    1ee6:	6863      	ldr	r3, [r4, #4]
    1ee8:	490c      	ldr	r1, [pc, #48]	; (1f1c <log_output_dropped_process+0x50>)
    1eea:	685b      	ldr	r3, [r3, #4]
	len = snprintk(buf, sizeof(buf), "%d", cnt);
    1eec:	4606      	mov	r6, r0
	buffer_write(outf, (uint8_t *)prefix, sizeof(prefix) - 1,
    1eee:	220b      	movs	r2, #11
    1ef0:	4628      	mov	r0, r5
    1ef2:	f009 f9ca 	bl	b28a <buffer_write>
		     output->control_block->ctx);
	buffer_write(outf, buf, len, output->control_block->ctx);
    1ef6:	6863      	ldr	r3, [r4, #4]
    1ef8:	4632      	mov	r2, r6
    1efa:	4669      	mov	r1, sp
    1efc:	4628      	mov	r0, r5
    1efe:	685b      	ldr	r3, [r3, #4]
    1f00:	f009 f9c3 	bl	b28a <buffer_write>
	buffer_write(outf, (uint8_t *)postfix, sizeof(postfix) - 1,
    1f04:	6863      	ldr	r3, [r4, #4]
    1f06:	4906      	ldr	r1, [pc, #24]	; (1f20 <log_output_dropped_process+0x54>)
    1f08:	685b      	ldr	r3, [r3, #4]
    1f0a:	221b      	movs	r2, #27
    1f0c:	4628      	mov	r0, r5
    1f0e:	f009 f9bc 	bl	b28a <buffer_write>
		     output->control_block->ctx);
}
    1f12:	b002      	add	sp, #8
    1f14:	bd70      	pop	{r4, r5, r6, pc}
    1f16:	bf00      	nop
    1f18:	0000d4cf 	.word	0x0000d4cf
    1f1c:	0000cccc 	.word	0x0000cccc
    1f20:	0000ccb0 	.word	0x0000ccb0

00001f24 <log_output_timestamp_freq_set>:

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
    1f24:	4a08      	ldr	r2, [pc, #32]	; (1f48 <log_output_timestamp_freq_set+0x24>)
{
    1f26:	b510      	push	{r4, lr}
	timestamp_div = 1U;
    1f28:	2301      	movs	r3, #1
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    1f2a:	4c08      	ldr	r4, [pc, #32]	; (1f4c <log_output_timestamp_freq_set+0x28>)
	timestamp_div = 1U;
    1f2c:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
    1f2e:	2100      	movs	r1, #0
    1f30:	42a0      	cmp	r0, r4
    1f32:	d804      	bhi.n	1f3e <log_output_timestamp_freq_set+0x1a>
    1f34:	b101      	cbz	r1, 1f38 <log_output_timestamp_freq_set+0x14>
    1f36:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    1f38:	4b05      	ldr	r3, [pc, #20]	; (1f50 <log_output_timestamp_freq_set+0x2c>)
    1f3a:	6018      	str	r0, [r3, #0]
}
    1f3c:	bd10      	pop	{r4, pc}
		frequency /= 2U;
    1f3e:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    1f40:	005b      	lsls	r3, r3, #1
    1f42:	2101      	movs	r1, #1
    1f44:	e7f4      	b.n	1f30 <log_output_timestamp_freq_set+0xc>
    1f46:	bf00      	nop
    1f48:	20000c00 	.word	0x20000c00
    1f4c:	000f4240 	.word	0x000f4240
    1f50:	20000bfc 	.word	0x20000bfc

00001f54 <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    1f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1f58:	b087      	sub	sp, #28
    1f5a:	e9dd 5711 	ldrd	r5, r7, [sp, #68]	; 0x44
    1f5e:	469a      	mov	sl, r3
    1f60:	9b10      	ldr	r3, [sp, #64]	; 0x40
    1f62:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
    1f66:	9303      	str	r3, [sp, #12]
    1f68:	4604      	mov	r4, r0
    1f6a:	4689      	mov	r9, r1
    1f6c:	4690      	mov	r8, r2
	int plen;

	if (fmt) {
    1f6e:	b3cf      	cbz	r7, 1fe4 <z_impl_z_log_msg2_runtime_vcreate+0x90>
		va_list ap2;

		va_copy(ap2, ap);
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    1f70:	f8cd b000 	str.w	fp, [sp]
    1f74:	463b      	mov	r3, r7
    1f76:	462a      	mov	r2, r5
    1f78:	2110      	movs	r1, #16
    1f7a:	2000      	movs	r0, #0
		va_copy(ap2, ap);
    1f7c:	f8cd b014 	str.w	fp, [sp, #20]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    1f80:	f7fe fbba 	bl	6f8 <cbvprintf_package>
    1f84:	4606      	mov	r6, r0
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
	struct log_msg2 *msg;
	uint8_t *pkg;
	struct log_msg2_desc desc =
    1f86:	9a03      	ldr	r2, [sp, #12]
    1f88:	f008 0307 	and.w	r3, r8, #7
    1f8c:	f004 0807 	and.w	r8, r4, #7
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    1f90:	f102 0017 	add.w	r0, r2, #23
	struct log_msg2_desc desc =
    1f94:	4c14      	ldr	r4, [pc, #80]	; (1fe8 <z_impl_z_log_msg2_runtime_vcreate+0x94>)
    1f96:	ea4f 08c8 	mov.w	r8, r8, lsl #3
    1f9a:	ea48 1883 	orr.w	r8, r8, r3, lsl #6
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    1f9e:	4430      	add	r0, r6
	struct log_msg2_desc desc =
    1fa0:	4b12      	ldr	r3, [pc, #72]	; (1fec <z_impl_z_log_msg2_runtime_vcreate+0x98>)
    1fa2:	ea04 2446 	and.w	r4, r4, r6, lsl #9
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    1fa6:	f020 0007 	bic.w	r0, r0, #7
	struct log_msg2_desc desc =
    1faa:	ea48 0804 	orr.w	r8, r8, r4
    1fae:	ea03 43c2 	and.w	r3, r3, r2, lsl #19
		Z_LOG_MSG_DESC_INITIALIZER(domain_id, level, plen, dlen);

	if (IS_ENABLED(CONFIG_LOG_MODE_DEFERRED) && BACKENDS_IN_USE()) {
		msg = z_log_msg2_alloc(msg_wlen);
    1fb2:	0880      	lsrs	r0, r0, #2
	struct log_msg2_desc desc =
    1fb4:	ea48 0803 	orr.w	r8, r8, r3
		msg = z_log_msg2_alloc(msg_wlen);
    1fb8:	f7ff fcc6 	bl	1948 <z_log_msg2_alloc>
		if (IS_ENABLED(CONFIG_LOG_FRONTEND) && msg == NULL) {
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
    1fbc:	4604      	mov	r4, r0
    1fbe:	b140      	cbz	r0, 1fd2 <z_impl_z_log_msg2_runtime_vcreate+0x7e>
	} else {
		msg = alloca(msg_wlen * sizeof(int));
		pkg = msg->data;
	}

	if (pkg && fmt) {
    1fc0:	b13f      	cbz	r7, 1fd2 <z_impl_z_log_msg2_runtime_vcreate+0x7e>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    1fc2:	f8cd b000 	str.w	fp, [sp]
    1fc6:	463b      	mov	r3, r7
    1fc8:	462a      	mov	r2, r5
    1fca:	4631      	mov	r1, r6
    1fcc:	3010      	adds	r0, #16
    1fce:	f7fe fb93 	bl	6f8 <cbvprintf_package>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg2_finalize(msg, source, desc, data);
    1fd2:	4653      	mov	r3, sl
    1fd4:	4642      	mov	r2, r8
    1fd6:	4649      	mov	r1, r9
    1fd8:	4620      	mov	r0, r4
	}
}
    1fda:	b007      	add	sp, #28
    1fdc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		z_log_msg2_finalize(msg, source, desc, data);
    1fe0:	f009 b995 	b.w	b30e <z_log_msg2_finalize>
		plen = 0;
    1fe4:	463e      	mov	r6, r7
    1fe6:	e7ce      	b.n	1f86 <z_impl_z_log_msg2_runtime_vcreate+0x32>
    1fe8:	0007fe00 	.word	0x0007fe00
    1fec:	7ff80000 	.word	0x7ff80000

00001ff0 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    1ff0:	4b01      	ldr	r3, [pc, #4]	; (1ff8 <log_backend_rtt_init+0x8>)
    1ff2:	2201      	movs	r2, #1
    1ff4:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    1ff6:	4770      	bx	lr
    1ff8:	20001b34 	.word	0x20001b34

00001ffc <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    1ffc:	4b01      	ldr	r3, [pc, #4]	; (2004 <CONFIG_USB_DEVICE_VID+0x6>)
	return 0;
}
    1ffe:	2000      	movs	r0, #0
	log_format_current = log_type;
    2000:	6019      	str	r1, [r3, #0]
}
    2002:	4770      	bx	lr
    2004:	20000c0c 	.word	0x20000c0c

00002008 <panic>:
	panic_mode = true;
    2008:	4b02      	ldr	r3, [pc, #8]	; (2014 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    200a:	4803      	ldr	r0, [pc, #12]	; (2018 <panic+0x10>)
    200c:	2201      	movs	r2, #1
    200e:	701a      	strb	r2, [r3, #0]
    2010:	f009 b948 	b.w	b2a4 <log_output_flush>
    2014:	20001b35 	.word	0x20001b35
    2018:	0000c890 	.word	0x0000c890

0000201c <dropped>:
 * @param cnt		Number of dropped messages.
 */
static inline void
log_backend_std_dropped(const struct log_output *const output, uint32_t cnt)
{
	log_output_dropped_process(output, cnt);
    201c:	4801      	ldr	r0, [pc, #4]	; (2024 <dropped+0x8>)
    201e:	f7ff bf55 	b.w	1ecc <log_output_dropped_process>
    2022:	bf00      	nop
    2024:	0000c890 	.word	0x0000c890

00002028 <process>:
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2028:	4b06      	ldr	r3, [pc, #24]	; (2044 <process+0x1c>)
{
    202a:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    202c:	6818      	ldr	r0, [r3, #0]
{
    202e:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2030:	f7ff fbde 	bl	17f0 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    2034:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    2036:	4603      	mov	r3, r0
}
    2038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_rtt, &msg->log, flags);
    203c:	4802      	ldr	r0, [pc, #8]	; (2048 <process+0x20>)
    203e:	220f      	movs	r2, #15
    2040:	4718      	bx	r3
    2042:	bf00      	nop
    2044:	20000c0c 	.word	0x20000c0c
    2048:	0000c890 	.word	0x0000c890

0000204c <on_failed_write.part.0>:
	return IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE) || panic_mode;
    204c:	4b05      	ldr	r3, [pc, #20]	; (2064 <on_failed_write.part.0+0x18>)
	} else if (is_sync_mode()) {
    204e:	781b      	ldrb	r3, [r3, #0]
    2050:	b11b      	cbz	r3, 205a <on_failed_write.part.0+0xe>
	z_impl_k_busy_wait(usec_to_wait);
    2052:	f241 3088 	movw	r0, #5000	; 0x1388
    2056:	f00a b955 	b.w	c304 <z_impl_k_busy_wait>
	return z_impl_k_sleep(timeout);
    205a:	20a4      	movs	r0, #164	; 0xa4
    205c:	2100      	movs	r1, #0
    205e:	f008 b829 	b.w	a0b4 <z_impl_k_sleep>
    2062:	bf00      	nop
    2064:	20001b35 	.word	0x20001b35

00002068 <data_out_block_mode>:
{
    2068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE) || panic_mode;
    206c:	f8df 908c 	ldr.w	r9, [pc, #140]	; 20fc <data_out_block_mode+0x94>
	return z_impl_k_mutex_lock(mutex, timeout);
    2070:	f8df a08c 	ldr.w	sl, [pc, #140]	; 2100 <data_out_block_mode+0x98>
{
    2074:	4680      	mov	r8, r0
    2076:	460f      	mov	r7, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    2078:	2404      	movs	r4, #4
		if (!is_sync_mode()) {
    207a:	f899 5000 	ldrb.w	r5, [r9]
    207e:	b9cd      	cbnz	r5, 20b4 <data_out_block_mode+0x4c>
    2080:	f04f 33ff 	mov.w	r3, #4294967295
    2084:	f04f 32ff 	mov.w	r2, #4294967295
    2088:	4650      	mov	r0, sl
    208a:	f007 fa97 	bl	95bc <z_impl_k_mutex_lock>
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    208e:	463a      	mov	r2, r7
    2090:	4641      	mov	r1, r8
    2092:	4628      	mov	r0, r5
    2094:	f006 ff56 	bl	8f44 <SEGGER_RTT_WriteSkipNoLock>
    2098:	4606      	mov	r6, r0
	return z_impl_k_mutex_unlock(mutex);
    209a:	4650      	mov	r0, sl
    209c:	f007 fb06 	bl	96ac <z_impl_k_mutex_unlock>
		if (ret) {
    20a0:	4d18      	ldr	r5, [pc, #96]	; (2104 <data_out_block_mode+0x9c>)
    20a2:	b1fe      	cbz	r6, 20e4 <data_out_block_mode+0x7c>
	host_present = true;
    20a4:	2301      	movs	r3, #1
    20a6:	702b      	strb	r3, [r5, #0]
	if (is_panic_mode()) {
    20a8:	f899 3000 	ldrb.w	r3, [r9]
    20ac:	b96b      	cbnz	r3, 20ca <data_out_block_mode+0x62>
}
    20ae:	4638      	mov	r0, r7
    20b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    20b4:	463a      	mov	r2, r7
    20b6:	4641      	mov	r1, r8
    20b8:	2000      	movs	r0, #0
    20ba:	f006 ff43 	bl	8f44 <SEGGER_RTT_WriteSkipNoLock>
    20be:	4606      	mov	r6, r0
    20c0:	e7ee      	b.n	20a0 <data_out_block_mode+0x38>
	if (retry_cnt == 0) {
    20c2:	b95c      	cbnz	r4, 20dc <data_out_block_mode+0x74>
		host_present = false;
    20c4:	702c      	strb	r4, [r5, #0]
    20c6:	f04f 34ff 	mov.w	r4, #4294967295
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    20ca:	2000      	movs	r0, #0
    20cc:	f006 ffb6 	bl	903c <SEGGER_RTT_HasDataUp>
    20d0:	2800      	cmp	r0, #0
    20d2:	d0ec      	beq.n	20ae <data_out_block_mode+0x46>
    20d4:	782b      	ldrb	r3, [r5, #0]
    20d6:	2b00      	cmp	r3, #0
    20d8:	d1f3      	bne.n	20c2 <data_out_block_mode+0x5a>
    20da:	e7e8      	b.n	20ae <data_out_block_mode+0x46>
			on_failed_write(retry_cnt--);
    20dc:	3c01      	subs	r4, #1
    20de:	f7ff ffb5 	bl	204c <on_failed_write.part.0>
    20e2:	e7f2      	b.n	20ca <data_out_block_mode+0x62>
		} else if (host_present) {
    20e4:	782b      	ldrb	r3, [r5, #0]
    20e6:	b113      	cbz	r3, 20ee <data_out_block_mode+0x86>
	if (retry_cnt == 0) {
    20e8:	3c01      	subs	r4, #1
    20ea:	d104      	bne.n	20f6 <data_out_block_mode+0x8e>
		host_present = false;
    20ec:	702c      	strb	r4, [r5, #0]
	} while ((ret == 0) && host_present);
    20ee:	782b      	ldrb	r3, [r5, #0]
    20f0:	2b00      	cmp	r3, #0
    20f2:	d1c2      	bne.n	207a <data_out_block_mode+0x12>
    20f4:	e7db      	b.n	20ae <data_out_block_mode+0x46>
    20f6:	f7ff ffa9 	bl	204c <on_failed_write.part.0>
    20fa:	e7f8      	b.n	20ee <data_out_block_mode+0x86>
    20fc:	20001b35 	.word	0x20001b35
    2100:	2000016c 	.word	0x2000016c
    2104:	20001b34 	.word	0x20001b34

00002108 <class_handler>:
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    2108:	4b0c      	ldr	r3, [pc, #48]	; (213c <class_handler+0x34>)
{
    210a:	b4f0      	push	{r4, r5, r6, r7}
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    210c:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    210e:	4e0c      	ldr	r6, [pc, #48]	; (2140 <class_handler+0x38>)
    2110:	4b0c      	ldr	r3, [pc, #48]	; (2144 <class_handler+0x3c>)
    2112:	42b3      	cmp	r3, r6
    2114:	d303      	bcc.n	211e <class_handler+0x16>
			return iface->class_handler(pSetup, len, data);
		}
	}

	return -ENOTSUP;
}
    2116:	f06f 0085 	mvn.w	r0, #133	; 0x85
    211a:	bcf0      	pop	{r4, r5, r6, r7}
    211c:	4770      	bx	lr
		if_descr = cfg_data->interface_descriptor;
    211e:	685d      	ldr	r5, [r3, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    2120:	42bd      	cmp	r5, r7
    2122:	d309      	bcc.n	2138 <class_handler+0x30>
		if (iface->class_handler &&
    2124:	691c      	ldr	r4, [r3, #16]
    2126:	b13c      	cbz	r4, 2138 <class_handler+0x30>
		    if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    2128:	f895 c002 	ldrb.w	ip, [r5, #2]
    212c:	7905      	ldrb	r5, [r0, #4]
		if (iface->class_handler &&
    212e:	45ac      	cmp	ip, r5
    2130:	d102      	bne.n	2138 <class_handler+0x30>
			return iface->class_handler(pSetup, len, data);
    2132:	4623      	mov	r3, r4
}
    2134:	bcf0      	pop	{r4, r5, r6, r7}
			return iface->class_handler(pSetup, len, data);
    2136:	4718      	bx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2138:	3324      	adds	r3, #36	; 0x24
    213a:	e7ea      	b.n	2112 <class_handler+0xa>
    213c:	20000c1c 	.word	0x20000c1c
    2140:	2000025c 	.word	0x2000025c
    2144:	20000238 	.word	0x20000238

00002148 <custom_handler>:

static int custom_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    2148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct usb_interface_cfg_data *iface;

	LOG_DBG("bRequest 0x%02x, wIndex 0x%04x",
		pSetup->bRequest, pSetup->wIndex);

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    214c:	4c13      	ldr	r4, [pc, #76]	; (219c <custom_handler+0x54>)
    214e:	f8df 8050 	ldr.w	r8, [pc, #80]	; 21a0 <custom_handler+0x58>
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    2152:	f8df 9050 	ldr.w	r9, [pc, #80]	; 21a4 <custom_handler+0x5c>
{
    2156:	4605      	mov	r5, r0
    2158:	460e      	mov	r6, r1
    215a:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    215c:	4544      	cmp	r4, r8
    215e:	d303      	bcc.n	2168 <custom_handler+0x20>
			}
		}
	}

	return -ENOTSUP;
}
    2160:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if_descr = cfg_data->interface_descriptor;
    2168:	6862      	ldr	r2, [r4, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
    216a:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
    216e:	429a      	cmp	r2, r3
    2170:	d312      	bcc.n	2198 <custom_handler+0x50>
		if (iface->custom_handler == NULL) {
    2172:	69a3      	ldr	r3, [r4, #24]
    2174:	b183      	cbz	r3, 2198 <custom_handler+0x50>
		if (if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
    2176:	7890      	ldrb	r0, [r2, #2]
    2178:	7929      	ldrb	r1, [r5, #4]
    217a:	4288      	cmp	r0, r1
    217c:	d105      	bne.n	218a <custom_handler+0x42>
			return iface->custom_handler(pSetup, len, data);
    217e:	463a      	mov	r2, r7
    2180:	4631      	mov	r1, r6
    2182:	4628      	mov	r0, r5
}
    2184:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			return iface->custom_handler(pSetup, len, data);
    2188:	4718      	bx	r3
			if (if_descr->bInterfaceClass == USB_BCC_AUDIO) {
    218a:	7952      	ldrb	r2, [r2, #5]
    218c:	2a01      	cmp	r2, #1
    218e:	d103      	bne.n	2198 <custom_handler+0x50>
				(void)iface->custom_handler(pSetup, len, data);
    2190:	463a      	mov	r2, r7
    2192:	4631      	mov	r1, r6
    2194:	4628      	mov	r0, r5
    2196:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2198:	3424      	adds	r4, #36	; 0x24
    219a:	e7df      	b.n	215c <custom_handler+0x14>
    219c:	20000238 	.word	0x20000238
    21a0:	2000025c 	.word	0x2000025c
    21a4:	20000c1c 	.word	0x20000c1c

000021a8 <vendor_handler>:

static int vendor_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
    21a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if (!usb_handle_os_desc_feature(pSetup, len, data)) {
			return 0;
		}
	}

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    21ac:	4c0b      	ldr	r4, [pc, #44]	; (21dc <vendor_handler+0x34>)
    21ae:	f8df 8030 	ldr.w	r8, [pc, #48]	; 21e0 <vendor_handler+0x38>
{
    21b2:	4605      	mov	r5, r0
    21b4:	460e      	mov	r6, r1
    21b6:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    21b8:	4544      	cmp	r4, r8
    21ba:	d302      	bcc.n	21c2 <vendor_handler+0x1a>
				return 0;
			}
		}
	}

	return -ENOTSUP;
    21bc:	f06f 0085 	mvn.w	r0, #133	; 0x85
    21c0:	e009      	b.n	21d6 <vendor_handler+0x2e>
		if (iface->vendor_handler) {
    21c2:	6963      	ldr	r3, [r4, #20]
    21c4:	b90b      	cbnz	r3, 21ca <vendor_handler+0x22>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    21c6:	3424      	adds	r4, #36	; 0x24
    21c8:	e7f6      	b.n	21b8 <vendor_handler+0x10>
			if (!iface->vendor_handler(pSetup, len, data)) {
    21ca:	463a      	mov	r2, r7
    21cc:	4631      	mov	r1, r6
    21ce:	4628      	mov	r0, r5
    21d0:	4798      	blx	r3
    21d2:	2800      	cmp	r0, #0
    21d4:	d1f7      	bne.n	21c6 <vendor_handler+0x1e>
}
    21d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    21da:	bf00      	nop
    21dc:	20000238 	.word	0x20000238
    21e0:	2000025c 	.word	0x2000025c

000021e4 <usb_reset_alt_setting>:
	memset(usb_dev.alt_setting, 0, ARRAY_SIZE(usb_dev.alt_setting));
    21e4:	4802      	ldr	r0, [pc, #8]	; (21f0 <usb_reset_alt_setting+0xc>)
    21e6:	2208      	movs	r2, #8
    21e8:	2100      	movs	r1, #0
    21ea:	f009 b97b 	b.w	b4e4 <memset>
    21ee:	bf00      	nop
    21f0:	20000cd7 	.word	0x20000cd7

000021f4 <is_ep_valid.part.0>:
static bool is_ep_valid(uint8_t ep)
    21f4:	b570      	push	{r4, r5, r6, lr}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    21f6:	4b0b      	ldr	r3, [pc, #44]	; (2224 <is_ep_valid.part.0+0x30>)
    21f8:	4c0b      	ldr	r4, [pc, #44]	; (2228 <is_ep_valid.part.0+0x34>)
    21fa:	42a3      	cmp	r3, r4
    21fc:	d301      	bcc.n	2202 <is_ep_valid.part.0+0xe>
	return false;
    21fe:	2000      	movs	r0, #0
}
    2200:	bd70      	pop	{r4, r5, r6, pc}
		ep_data = cfg_data->endpoint;
    2202:	6a19      	ldr	r1, [r3, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    2204:	7f1e      	ldrb	r6, [r3, #28]
    2206:	2200      	movs	r2, #0
			if (ep_data[n].ep_addr == ep) {
    2208:	3904      	subs	r1, #4
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    220a:	b2d5      	uxtb	r5, r2
    220c:	42ae      	cmp	r6, r5
    220e:	d801      	bhi.n	2214 <is_ep_valid.part.0+0x20>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2210:	3324      	adds	r3, #36	; 0x24
    2212:	e7f2      	b.n	21fa <is_ep_valid.part.0+0x6>
			if (ep_data[n].ep_addr == ep) {
    2214:	3201      	adds	r2, #1
    2216:	f811 5032 	ldrb.w	r5, [r1, r2, lsl #3]
    221a:	4285      	cmp	r5, r0
    221c:	d1f5      	bne.n	220a <is_ep_valid.part.0+0x16>
				return true;
    221e:	2001      	movs	r0, #1
    2220:	e7ee      	b.n	2200 <is_ep_valid.part.0+0xc>
    2222:	bf00      	nop
    2224:	20000238 	.word	0x20000238
    2228:	2000025c 	.word	0x2000025c

0000222c <usb_handle_request.constprop.0>:
	handler = usb_dev.req_handlers[type];
    222c:	4809      	ldr	r0, [pc, #36]	; (2254 <usb_handle_request.constprop.0+0x28>)
static bool usb_handle_request(struct usb_setup_packet *setup,
    222e:	b508      	push	{r3, lr}
	uint32_t type = setup->RequestType.type;
    2230:	7803      	ldrb	r3, [r0, #0]
    2232:	f3c3 1341 	ubfx	r3, r3, #5, #2
	handler = usb_dev.req_handlers[type];
    2236:	330a      	adds	r3, #10
    2238:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	if (handler == NULL) {
    223c:	b13b      	cbz	r3, 224e <usb_handle_request.constprop.0+0x22>
	if ((*handler)(setup, len, data) < 0) {
    223e:	f100 0208 	add.w	r2, r0, #8
    2242:	f100 0110 	add.w	r1, r0, #16
    2246:	4798      	blx	r3
    2248:	43c0      	mvns	r0, r0
    224a:	0fc0      	lsrs	r0, r0, #31
}
    224c:	bd08      	pop	{r3, pc}
		return false;
    224e:	4618      	mov	r0, r3
    2250:	e7fc      	b.n	224c <usb_handle_request.constprop.0+0x20>
    2252:	bf00      	nop
    2254:	20000c1c 	.word	0x20000c1c

00002258 <usb_device_init.part.0>:

/*
 * This function configures the USB device stack based on USB descriptor and
 * usb_cfg_data.
 */
static int usb_device_init(const struct device *dev)
    2258:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	}

	/* register device descriptor */
	device_descriptor = usb_get_device_descriptor();
	if (!device_descriptor) {
		LOG_ERR("Failed to configure USB device stack");
    225a:	4b08      	ldr	r3, [pc, #32]	; (227c <usb_device_init.part.0+0x24>)
    225c:	9305      	str	r3, [sp, #20]
    225e:	2302      	movs	r3, #2
    2260:	9304      	str	r3, [sp, #16]
    2262:	4807      	ldr	r0, [pc, #28]	; (2280 <usb_device_init.part.0+0x28>)
    2264:	2300      	movs	r3, #0
    2266:	aa04      	add	r2, sp, #16
    2268:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    226c:	f009 f86a 	bl	b344 <z_impl_z_log_msg2_static_create>
	if (IS_ENABLED(CONFIG_USB_DEVICE_INITIALIZE_AT_BOOT)) {
		return usb_enable(NULL);
	}

	return 0;
}
    2270:	f04f 30ff 	mov.w	r0, #4294967295
    2274:	b007      	add	sp, #28
    2276:	f85d fb04 	ldr.w	pc, [sp], #4
    227a:	bf00      	nop
    227c:	0000cce8 	.word	0x0000cce8
    2280:	0000c7b4 	.word	0x0000c7b4

00002284 <forward_status_cb>:
	if (status == USB_DC_DISCONNECTED) {
    2284:	2804      	cmp	r0, #4
{
    2286:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    228a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 2314 <forward_status_cb+0x90>
    228e:	4604      	mov	r4, r0
    2290:	460e      	mov	r6, r1
	if (status == USB_DC_DISCONNECTED) {
    2292:	d10e      	bne.n	22b2 <forward_status_cb+0x2e>
		usb_reset_alt_setting();
    2294:	f7ff ffa6 	bl	21e4 <usb_reset_alt_setting>
		if (usb_dev.configured) {
    2298:	f8df 907c 	ldr.w	r9, [pc, #124]	; 2318 <forward_status_cb+0x94>
    229c:	f899 30b9 	ldrb.w	r3, [r9, #185]	; 0xb9
    22a0:	b15b      	cbz	r3, 22ba <forward_status_cb+0x36>
			usb_cancel_transfers();
    22a2:	f000 fe0f 	bl	2ec4 <usb_cancel_transfers>
			if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
    22a6:	2c04      	cmp	r4, #4
    22a8:	d001      	beq.n	22ae <forward_status_cb+0x2a>
    22aa:	2c01      	cmp	r4, #1
    22ac:	d105      	bne.n	22ba <forward_status_cb+0x36>
    22ae:	4d1b      	ldr	r5, [pc, #108]	; (231c <forward_status_cb+0x98>)
    22b0:	e016      	b.n	22e0 <forward_status_cb+0x5c>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_SUSPEND || status == USB_DC_RESET) {
    22b2:	2805      	cmp	r0, #5
    22b4:	d0f0      	beq.n	2298 <forward_status_cb+0x14>
    22b6:	2801      	cmp	r0, #1
    22b8:	d0ee      	beq.n	2298 <forward_status_cb+0x14>
    22ba:	4d18      	ldr	r5, [pc, #96]	; (231c <forward_status_cb+0x98>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22bc:	4545      	cmp	r5, r8
    22be:	d31e      	bcc.n	22fe <forward_status_cb+0x7a>
	if (usb_dev.user_status_callback) {
    22c0:	4b15      	ldr	r3, [pc, #84]	; (2318 <forward_status_cb+0x94>)
    22c2:	6a1b      	ldr	r3, [r3, #32]
    22c4:	b31b      	cbz	r3, 230e <forward_status_cb+0x8a>
		usb_dev.user_status_callback(status, param);
    22c6:	4631      	mov	r1, r6
    22c8:	4620      	mov	r0, r4
}
    22ca:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		usb_dev.user_status_callback(status, param);
    22ce:	4718      	bx	r3
		ep_data = cfg_data->endpoint;
    22d0:	f8d5 a020 	ldr.w	sl, [r5, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    22d4:	2700      	movs	r7, #0
    22d6:	7f2a      	ldrb	r2, [r5, #28]
    22d8:	b2fb      	uxtb	r3, r7
    22da:	429a      	cmp	r2, r3
    22dc:	d803      	bhi.n	22e6 <forward_status_cb+0x62>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    22de:	3524      	adds	r5, #36	; 0x24
    22e0:	4545      	cmp	r5, r8
    22e2:	d3f5      	bcc.n	22d0 <forward_status_cb+0x4c>
    22e4:	e007      	b.n	22f6 <forward_status_cb+0x72>
	return usb_dc_ep_disable(ep_data->ep_addr);
    22e6:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
			if (ret < 0) {
    22ea:	3701      	adds	r7, #1
	return usb_dc_ep_disable(ep_data->ep_addr);
    22ec:	7918      	ldrb	r0, [r3, #4]
    22ee:	f002 fcd1 	bl	4c94 <usb_dc_ep_disable>
			if (ret < 0) {
    22f2:	2800      	cmp	r0, #0
    22f4:	daef      	bge.n	22d6 <forward_status_cb+0x52>
				usb_dev.configured = false;
    22f6:	2300      	movs	r3, #0
    22f8:	f889 30b9 	strb.w	r3, [r9, #185]	; 0xb9
    22fc:	e7dd      	b.n	22ba <forward_status_cb+0x36>
		if (cfg_data->cb_usb_status) {
    22fe:	68eb      	ldr	r3, [r5, #12]
    2300:	b11b      	cbz	r3, 230a <forward_status_cb+0x86>
			cfg_data->cb_usb_status(cfg_data, status, param);
    2302:	4632      	mov	r2, r6
    2304:	4621      	mov	r1, r4
    2306:	4628      	mov	r0, r5
    2308:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    230a:	3524      	adds	r5, #36	; 0x24
    230c:	e7d6      	b.n	22bc <forward_status_cb+0x38>
}
    230e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2312:	bf00      	nop
    2314:	2000025c 	.word	0x2000025c
    2318:	20000c1c 	.word	0x20000c1c
    231c:	20000238 	.word	0x20000238

00002320 <usb_halt_endpoint_req.isra.0>:
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    2320:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t ep = setup->wIndex;
    2322:	b2c4      	uxtb	r4, r0
	if (USB_EP_GET_IDX(ep) == 0) {
    2324:	0663      	lsls	r3, r4, #25
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
    2326:	460d      	mov	r5, r1
	uint8_t ep = setup->wIndex;
    2328:	f88d 4007 	strb.w	r4, [sp, #7]
	if (USB_EP_GET_IDX(ep) == 0) {
    232c:	d007      	beq.n	233e <usb_halt_endpoint_req.isra.0+0x1e>
    232e:	4620      	mov	r0, r4
    2330:	f7ff ff60 	bl	21f4 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    2334:	b188      	cbz	r0, 235a <usb_halt_endpoint_req.isra.0+0x3a>
	return (usb_dev.configuration != 0);
    2336:	4b0f      	ldr	r3, [pc, #60]	; (2374 <usb_halt_endpoint_req.isra.0+0x54>)
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    2338:	f893 00ba 	ldrb.w	r0, [r3, #186]	; 0xba
    233c:	b168      	cbz	r0, 235a <usb_halt_endpoint_req.isra.0+0x3a>
		if (halt) {
    233e:	4e0d      	ldr	r6, [pc, #52]	; (2374 <usb_halt_endpoint_req.isra.0+0x54>)
			usb_dc_ep_set_stall(ep);
    2340:	4620      	mov	r0, r4
		if (halt) {
    2342:	b165      	cbz	r5, 235e <usb_halt_endpoint_req.isra.0+0x3e>
			usb_dc_ep_set_stall(ep);
    2344:	f002 fc08 	bl	4b58 <usb_dc_ep_set_stall>
			if (usb_dev.status_callback) {
    2348:	69f3      	ldr	r3, [r6, #28]
    234a:	b90b      	cbnz	r3, 2350 <usb_halt_endpoint_req.isra.0+0x30>
		return true;
    234c:	2001      	movs	r0, #1
    234e:	e004      	b.n	235a <usb_halt_endpoint_req.isra.0+0x3a>
				usb_dev.status_callback(USB_DC_SET_HALT, &ep);
    2350:	2008      	movs	r0, #8
    2352:	f10d 0107 	add.w	r1, sp, #7
    2356:	4798      	blx	r3
		return true;
    2358:	4628      	mov	r0, r5
}
    235a:	b002      	add	sp, #8
    235c:	bd70      	pop	{r4, r5, r6, pc}
			usb_dc_ep_clear_stall(ep);
    235e:	f002 fc33 	bl	4bc8 <usb_dc_ep_clear_stall>
			if (usb_dev.status_callback) {
    2362:	69f3      	ldr	r3, [r6, #28]
    2364:	2b00      	cmp	r3, #0
    2366:	d0f1      	beq.n	234c <usb_halt_endpoint_req.isra.0+0x2c>
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
    2368:	f10d 0107 	add.w	r1, sp, #7
    236c:	2009      	movs	r0, #9
    236e:	4798      	blx	r3
    2370:	e7ec      	b.n	234c <usb_halt_endpoint_req.isra.0+0x2c>
    2372:	bf00      	nop
    2374:	20000c1c 	.word	0x20000c1c

00002378 <set_endpoint>:
{
    2378:	b590      	push	{r4, r7, lr}
    237a:	b083      	sub	sp, #12
    237c:	af00      	add	r7, sp, #0
	ep_cfg.ep_addr = ep_desc->bEndpointAddress;
    237e:	7883      	ldrb	r3, [r0, #2]
    2380:	703b      	strb	r3, [r7, #0]
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
    2382:	7903      	ldrb	r3, [r0, #4]
    2384:	7942      	ldrb	r2, [r0, #5]
    2386:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    238a:	807b      	strh	r3, [r7, #2]
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    238c:	78c3      	ldrb	r3, [r0, #3]
	ret = usb_dc_ep_configure(&ep_cfg);
    238e:	4638      	mov	r0, r7
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
    2390:	f003 0303 	and.w	r3, r3, #3
    2394:	713b      	strb	r3, [r7, #4]
	ret = usb_dc_ep_configure(&ep_cfg);
    2396:	f002 fbad 	bl	4af4 <usb_dc_ep_configure>
	if (ret == -EALREADY) {
    239a:	f110 0f78 	cmn.w	r0, #120	; 0x78
	ret = usb_dc_ep_configure(&ep_cfg);
    239e:	4603      	mov	r3, r0
	if (ret == -EALREADY) {
    23a0:	7838      	ldrb	r0, [r7, #0]
    23a2:	d014      	beq.n	23ce <set_endpoint+0x56>
	} else if (ret) {
    23a4:	b19b      	cbz	r3, 23ce <set_endpoint+0x56>
		LOG_ERR("Failed to configure endpoint 0x%02x", ep_cfg.ep_addr);
    23a6:	4b13      	ldr	r3, [pc, #76]	; (23f4 <set_endpoint+0x7c>)
    23a8:	466c      	mov	r4, sp
    23aa:	b088      	sub	sp, #32
    23ac:	466a      	mov	r2, sp
    23ae:	e9c2 3005 	strd	r3, r0, [r2, #20]
		LOG_ERR("Failed to enable endpoint 0x%02x", ep_cfg.ep_addr);
    23b2:	2303      	movs	r3, #3
    23b4:	f842 3f10 	str.w	r3, [r2, #16]!
    23b8:	480f      	ldr	r0, [pc, #60]	; (23f8 <set_endpoint+0x80>)
    23ba:	2300      	movs	r3, #0
    23bc:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    23c0:	f008 ffc0 	bl	b344 <z_impl_z_log_msg2_static_create>
		return false;
    23c4:	2000      	movs	r0, #0
    23c6:	46a5      	mov	sp, r4
}
    23c8:	370c      	adds	r7, #12
    23ca:	46bd      	mov	sp, r7
    23cc:	bd90      	pop	{r4, r7, pc}
	ret = usb_dc_ep_enable(ep_cfg.ep_addr);
    23ce:	f002 fc37 	bl	4c40 <usb_dc_ep_enable>
	if (ret == -EALREADY) {
    23d2:	f110 0f78 	cmn.w	r0, #120	; 0x78
    23d6:	d008      	beq.n	23ea <set_endpoint+0x72>
	} else if (ret) {
    23d8:	b138      	cbz	r0, 23ea <set_endpoint+0x72>
		LOG_ERR("Failed to enable endpoint 0x%02x", ep_cfg.ep_addr);
    23da:	783b      	ldrb	r3, [r7, #0]
    23dc:	4907      	ldr	r1, [pc, #28]	; (23fc <set_endpoint+0x84>)
    23de:	466c      	mov	r4, sp
    23e0:	b088      	sub	sp, #32
    23e2:	466a      	mov	r2, sp
    23e4:	e9c2 1305 	strd	r1, r3, [r2, #20]
    23e8:	e7e3      	b.n	23b2 <set_endpoint+0x3a>
	usb_dev.configured = true;
    23ea:	4b05      	ldr	r3, [pc, #20]	; (2400 <set_endpoint+0x88>)
    23ec:	2001      	movs	r0, #1
    23ee:	f883 00b9 	strb.w	r0, [r3, #185]	; 0xb9
	return true;
    23f2:	e7e9      	b.n	23c8 <set_endpoint+0x50>
    23f4:	0000cd0d 	.word	0x0000cd0d
    23f8:	0000c7b4 	.word	0x0000c7b4
    23fc:	0000cd31 	.word	0x0000cd31
    2400:	20000c1c 	.word	0x20000c1c

00002404 <usb_handle_standard_request>:
{
    2404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (usb_dev.custom_req_handler &&
    2408:	4ead      	ldr	r6, [pc, #692]	; (26c0 <usb_handle_standard_request+0x2bc>)
{
    240a:	b083      	sub	sp, #12
	if (usb_dev.custom_req_handler &&
    240c:	69b3      	ldr	r3, [r6, #24]
{
    240e:	af00      	add	r7, sp, #0
    2410:	4604      	mov	r4, r0
    2412:	4688      	mov	r8, r1
    2414:	4691      	mov	r9, r2
	if (usb_dev.custom_req_handler &&
    2416:	b963      	cbnz	r3, 2432 <usb_handle_standard_request+0x2e>
	switch (setup->RequestType.recipient) {
    2418:	7820      	ldrb	r0, [r4, #0]
    241a:	f000 001f 	and.w	r0, r0, #31
    241e:	2801      	cmp	r0, #1
    2420:	f000 80ac 	beq.w	257c <usb_handle_standard_request+0x178>
    2424:	2802      	cmp	r0, #2
    2426:	f000 812b 	beq.w	2680 <usb_handle_standard_request+0x27c>
    242a:	b138      	cbz	r0, 243c <usb_handle_standard_request+0x38>
		switch (setup->bRequest) {
    242c:	f06f 0015 	mvn.w	r0, #21
    2430:	e099      	b.n	2566 <usb_handle_standard_request+0x162>
	    !usb_dev.custom_req_handler(setup, len, data_buf)) {
    2432:	4798      	blx	r3
	if (usb_dev.custom_req_handler &&
    2434:	2800      	cmp	r0, #0
    2436:	d1ef      	bne.n	2418 <usb_handle_standard_request+0x14>
	int rc = 0;
    2438:	2000      	movs	r0, #0
    243a:	e094      	b.n	2566 <usb_handle_standard_request+0x162>
	if (usb_reqtype_is_to_host(setup)) {
    243c:	f994 2000 	ldrsb.w	r2, [r4]
		switch (setup->bRequest) {
    2440:	7863      	ldrb	r3, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    2442:	2a00      	cmp	r2, #0
    2444:	da32      	bge.n	24ac <usb_handle_standard_request+0xa8>
		switch (setup->bRequest) {
    2446:	2b06      	cmp	r3, #6
	uint8_t *data = *data_buf;
    2448:	f8d9 2000 	ldr.w	r2, [r9]
		switch (setup->bRequest) {
    244c:	d010      	beq.n	2470 <usb_handle_standard_request+0x6c>
    244e:	2b08      	cmp	r3, #8
    2450:	d025      	beq.n	249e <usb_handle_standard_request+0x9a>
    2452:	2b00      	cmp	r3, #0
    2454:	d1ea      	bne.n	242c <usb_handle_standard_request+0x28>
		data[0] |= USB_GET_STATUS_SELF_POWERED;
    2456:	2101      	movs	r1, #1
	data[1] = 0U;
    2458:	7053      	strb	r3, [r2, #1]
		data[0] |= USB_GET_STATUS_SELF_POWERED;
    245a:	7011      	strb	r1, [r2, #0]
		data[0] |= (usb_dev.remote_wakeup ?
    245c:	f896 10c3 	ldrb.w	r1, [r6, #195]	; 0xc3
    2460:	2900      	cmp	r1, #0
    2462:	bf18      	it	ne
    2464:	2302      	movne	r3, #2
    2466:	f043 0301 	orr.w	r3, r3, #1
    246a:	7013      	strb	r3, [r2, #0]
		*len = 2;
    246c:	2302      	movs	r3, #2
    246e:	e01a      	b.n	24a6 <usb_handle_standard_request+0xa2>
			return usb_get_descriptor(setup, len, data_buf);
    2470:	8863      	ldrh	r3, [r4, #2]
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
    2472:	0a1a      	lsrs	r2, r3, #8
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
    2474:	1f11      	subs	r1, r2, #4
    2476:	2901      	cmp	r1, #1
    2478:	d9d8      	bls.n	242c <usb_handle_standard_request+0x28>
    247a:	2a07      	cmp	r2, #7
    247c:	d8d6      	bhi.n	242c <usb_handle_standard_request+0x28>
	index = USB_GET_DESCRIPTOR_INDEX(setup->wValue);
    247e:	b2d9      	uxtb	r1, r3
	p = (uint8_t *)usb_dev.descriptors;
    2480:	6a73      	ldr	r3, [r6, #36]	; 0x24
	while (p[DESC_bLength] != 0U) {
    2482:	781c      	ldrb	r4, [r3, #0]
    2484:	2c00      	cmp	r4, #0
    2486:	d0d1      	beq.n	242c <usb_handle_standard_request+0x28>
		if (p[DESC_bDescriptorType] == type) {
    2488:	785d      	ldrb	r5, [r3, #1]
    248a:	4295      	cmp	r5, r2
    248c:	d103      	bne.n	2496 <usb_handle_standard_request+0x92>
			if (cur_index == index) {
    248e:	4281      	cmp	r1, r0
    2490:	f000 8134 	beq.w	26fc <usb_handle_standard_request+0x2f8>
			cur_index++;
    2494:	3001      	adds	r0, #1
		p += p[DESC_bLength];
    2496:	4423      	add	r3, r4
    2498:	e7f3      	b.n	2482 <usb_handle_standard_request+0x7e>
			*len = p[DESC_bLength];
    249a:	781b      	ldrb	r3, [r3, #0]
    249c:	e134      	b.n	2708 <usb_handle_standard_request+0x304>
			data[0] = usb_dev.configuration;
    249e:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    24a2:	7013      	strb	r3, [r2, #0]
			*len = 1;
    24a4:	2301      	movs	r3, #1
		*len = 2;
    24a6:	f8c8 3000 	str.w	r3, [r8]
		return true;
    24aa:	e05c      	b.n	2566 <usb_handle_standard_request+0x162>
		switch (setup->bRequest) {
    24ac:	3b01      	subs	r3, #1
    24ae:	2b08      	cmp	r3, #8
    24b0:	d8bc      	bhi.n	242c <usb_handle_standard_request+0x28>
    24b2:	a201      	add	r2, pc, #4	; (adr r2, 24b8 <usb_handle_standard_request+0xb4>)
    24b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    24b8:	00002559 	.word	0x00002559
    24bc:	0000242d 	.word	0x0000242d
    24c0:	0000256f 	.word	0x0000256f
    24c4:	0000242d 	.word	0x0000242d
    24c8:	000024dd 	.word	0x000024dd
    24cc:	0000242d 	.word	0x0000242d
    24d0:	0000242d 	.word	0x0000242d
    24d4:	0000242d 	.word	0x0000242d
    24d8:	000024e9 	.word	0x000024e9
			return !usb_dc_set_address(setup->wValue);
    24dc:	78a0      	ldrb	r0, [r4, #2]
    24de:	f002 facd 	bl	4a7c <usb_dc_set_address>
		if (usb_handle_std_device_req(setup, len, data_buf) == false) {
    24e2:	2800      	cmp	r0, #0
    24e4:	d0a8      	beq.n	2438 <usb_handle_standard_request+0x34>
    24e6:	e7a1      	b.n	242c <usb_handle_standard_request+0x28>
	if (setup->wValue == 0U) {
    24e8:	8865      	ldrh	r5, [r4, #2]
    24ea:	b155      	cbz	r5, 2502 <usb_handle_standard_request+0xfe>
	uint8_t cur_config = 0xFF;
    24ec:	f04f 09ff 	mov.w	r9, #255	; 0xff
	uint8_t *p = (uint8_t *)usb_dev.descriptors;
    24f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
	bool found = false;
    24f4:	2000      	movs	r0, #0
	uint8_t cur_alt_setting = 0xFF;
    24f6:	46ca      	mov	sl, r9
	while (p[DESC_bLength] != 0U) {
    24f8:	f898 5000 	ldrb.w	r5, [r8]
    24fc:	b96d      	cbnz	r5, 251a <usb_handle_standard_request+0x116>
	if (found) {
    24fe:	2800      	cmp	r0, #0
    2500:	d094      	beq.n	242c <usb_handle_standard_request+0x28>
		usb_reset_alt_setting();
    2502:	f7ff fe6f 	bl	21e4 <usb_reset_alt_setting>
		usb_dev.configuration = setup->wValue;
    2506:	8863      	ldrh	r3, [r4, #2]
    2508:	f886 30ba 	strb.w	r3, [r6, #186]	; 0xba
		if (usb_dev.status_callback) {
    250c:	69f3      	ldr	r3, [r6, #28]
    250e:	2b00      	cmp	r3, #0
    2510:	d092      	beq.n	2438 <usb_handle_standard_request+0x34>
			usb_dev.status_callback(USB_DC_CONFIGURED,
    2512:	496c      	ldr	r1, [pc, #432]	; (26c4 <usb_handle_standard_request+0x2c0>)
    2514:	2003      	movs	r0, #3
    2516:	4798      	blx	r3
    2518:	e78e      	b.n	2438 <usb_handle_standard_request+0x34>
		switch (p[DESC_bDescriptorType]) {
    251a:	f898 3001 	ldrb.w	r3, [r8, #1]
    251e:	2b04      	cmp	r3, #4
    2520:	d00d      	beq.n	253e <usb_handle_standard_request+0x13a>
    2522:	2b05      	cmp	r3, #5
    2524:	d00e      	beq.n	2544 <usb_handle_standard_request+0x140>
    2526:	2b02      	cmp	r3, #2
    2528:	d105      	bne.n	2536 <usb_handle_standard_request+0x132>
			cur_config = p[CONF_DESC_bConfigurationValue];
    252a:	f898 9005 	ldrb.w	r9, [r8, #5]
			if (cur_config == setup->wValue) {
    252e:	8862      	ldrh	r2, [r4, #2]
				found = true;
    2530:	454a      	cmp	r2, r9
    2532:	bf08      	it	eq
    2534:	2001      	moveq	r0, #1
		p += p[DESC_bLength];
    2536:	f898 3000 	ldrb.w	r3, [r8]
    253a:	4498      	add	r8, r3
    253c:	e7dc      	b.n	24f8 <usb_handle_standard_request+0xf4>
			cur_alt_setting =
    253e:	f898 a003 	ldrb.w	sl, [r8, #3]
			break;
    2542:	e7f8      	b.n	2536 <usb_handle_standard_request+0x132>
			if ((cur_config != setup->wValue) ||
    2544:	8863      	ldrh	r3, [r4, #2]
    2546:	454b      	cmp	r3, r9
    2548:	d1f5      	bne.n	2536 <usb_handle_standard_request+0x132>
    254a:	f1ba 0f00 	cmp.w	sl, #0
    254e:	d1f2      	bne.n	2536 <usb_handle_standard_request+0x132>
			found = set_endpoint((struct usb_ep_descriptor *)p);
    2550:	4640      	mov	r0, r8
    2552:	f7ff ff11 	bl	2378 <set_endpoint>
			break;
    2556:	e7ee      	b.n	2536 <usb_handle_standard_request+0x132>
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
    2558:	8863      	ldrh	r3, [r4, #2]
    255a:	2b01      	cmp	r3, #1
    255c:	f47f af66 	bne.w	242c <usb_handle_standard_request+0x28>
					usb_dev.remote_wakeup = false;
    2560:	2000      	movs	r0, #0
    2562:	f886 00c3 	strb.w	r0, [r6, #195]	; 0xc3
}
    2566:	370c      	adds	r7, #12
    2568:	46bd      	mov	sp, r7
    256a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
    256e:	8863      	ldrh	r3, [r4, #2]
    2570:	2b01      	cmp	r3, #1
    2572:	f47f af5b 	bne.w	242c <usb_handle_standard_request+0x28>
					usb_dev.remote_wakeup = true;
    2576:	f886 30c3 	strb.w	r3, [r6, #195]	; 0xc3
					return true;
    257a:	e75d      	b.n	2438 <usb_handle_standard_request+0x34>
	if (!is_device_configured() ||
    257c:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    2580:	2b00      	cmp	r3, #0
    2582:	f43f af53 	beq.w	242c <usb_handle_standard_request+0x28>
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    2586:	6a75      	ldr	r5, [r6, #36]	; 0x24
	   (!is_interface_valid((uint8_t)setup->wIndex))) {
    2588:	f8b4 c004 	ldrh.w	ip, [r4, #4]
    258c:	7920      	ldrb	r0, [r4, #4]
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
    258e:	462b      	mov	r3, r5
	while (p[DESC_bLength] != 0U) {
    2590:	781a      	ldrb	r2, [r3, #0]
    2592:	2a00      	cmp	r2, #0
    2594:	f43f af4a 	beq.w	242c <usb_handle_standard_request+0x28>
		if (p[DESC_bDescriptorType] == USB_DESC_CONFIGURATION) {
    2598:	7859      	ldrb	r1, [r3, #1]
    259a:	2902      	cmp	r1, #2
    259c:	d104      	bne.n	25a8 <usb_handle_standard_request+0x1a4>
			if (interface < cfg_descr->bNumInterfaces) {
    259e:	f893 e004 	ldrb.w	lr, [r3, #4]
    25a2:	4586      	cmp	lr, r0
    25a4:	f200 80b3 	bhi.w	270e <usb_handle_standard_request+0x30a>
		p += p[DESC_bLength];
    25a8:	4413      	add	r3, r2
    25aa:	e7f1      	b.n	2590 <usb_handle_standard_request+0x18c>
			data[0] = 0U;
    25ac:	7010      	strb	r0, [r2, #0]
			data[1] = 0U;
    25ae:	7050      	strb	r0, [r2, #1]
			*len = 2;
    25b0:	f8c8 1000 	str.w	r1, [r8]
			return true;
    25b4:	e7d7      	b.n	2566 <usb_handle_standard_request+0x162>
		p += p[DESC_bLength];
    25b6:	440d      	add	r5, r1
    25b8:	e0b7      	b.n	272a <usb_handle_standard_request+0x326>
		if (setup->bRequest == USB_SREQ_SET_INTERFACE) {
    25ba:	280b      	cmp	r0, #11
    25bc:	f47f af36 	bne.w	242c <usb_handle_standard_request+0x28>
	bool ret = false;
    25c0:	f04f 0b00 	mov.w	fp, #0
	uint8_t cur_iface = 0xFF;
    25c4:	f04f 0aff 	mov.w	sl, #255	; 0xff
	uint8_t cur_alt_setting = 0xFF;
    25c8:	46d0      	mov	r8, sl
	const uint8_t *if_desc = NULL;
    25ca:	46d9      	mov	r9, fp
    25cc:	e006      	b.n	25dc <usb_handle_standard_request+0x1d8>
		switch (p[DESC_bDescriptorType]) {
    25ce:	786b      	ldrb	r3, [r5, #1]
    25d0:	2b04      	cmp	r3, #4
    25d2:	d010      	beq.n	25f6 <usb_handle_standard_request+0x1f2>
    25d4:	2b05      	cmp	r3, #5
    25d6:	d024      	beq.n	2622 <usb_handle_standard_request+0x21e>
		p += p[DESC_bLength];
    25d8:	782b      	ldrb	r3, [r5, #0]
    25da:	441d      	add	r5, r3
	while (p[DESC_bLength] != 0U) {
    25dc:	782b      	ldrb	r3, [r5, #0]
    25de:	2b00      	cmp	r3, #0
    25e0:	d1f5      	bne.n	25ce <usb_handle_standard_request+0x1ca>
	if (usb_dev.status_callback) {
    25e2:	69f3      	ldr	r3, [r6, #28]
    25e4:	b113      	cbz	r3, 25ec <usb_handle_standard_request+0x1e8>
		usb_dev.status_callback(USB_DC_INTERFACE, if_desc);
    25e6:	4649      	mov	r1, r9
    25e8:	2007      	movs	r0, #7
    25ea:	4798      	blx	r3
		if (usb_handle_std_interface_req(setup, len, data_buf) == false) {
    25ec:	f1bb 0f00 	cmp.w	fp, #0
    25f0:	f47f af22 	bne.w	2438 <usb_handle_standard_request+0x34>
    25f4:	e71a      	b.n	242c <usb_handle_standard_request+0x28>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    25f6:	f895 a002 	ldrb.w	sl, [r5, #2]
			if (cur_iface == setup->wIndex &&
    25fa:	88a2      	ldrh	r2, [r4, #4]
			cur_alt_setting = p[INTF_DESC_bAlternateSetting];
    25fc:	f895 8003 	ldrb.w	r8, [r5, #3]
			if (cur_iface == setup->wIndex &&
    2600:	4592      	cmp	sl, r2
    2602:	4653      	mov	r3, sl
    2604:	d1e8      	bne.n	25d8 <usb_handle_standard_request+0x1d4>
			    cur_alt_setting == setup->wValue) {
    2606:	8861      	ldrh	r1, [r4, #2]
			if (cur_iface == setup->wIndex &&
    2608:	4588      	cmp	r8, r1
    260a:	fa1f f288 	uxth.w	r2, r8
    260e:	d1e3      	bne.n	25d8 <usb_handle_standard_request+0x1d4>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    2610:	2b07      	cmp	r3, #7
    2612:	d833      	bhi.n	267c <usb_handle_standard_request+0x278>
		usb_dev.alt_setting[iface] = alt_setting;
    2614:	4433      	add	r3, r6
		return true;
    2616:	46a9      	mov	r9, r5
				ret = usb_set_alt_setting(setup->wIndex,
    2618:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
	return true;
    261c:	f04f 0b01 	mov.w	fp, #1
    2620:	e7da      	b.n	25d8 <usb_handle_standard_request+0x1d4>
			if (cur_iface == setup->wIndex) {
    2622:	88a3      	ldrh	r3, [r4, #4]
    2624:	4553      	cmp	r3, sl
    2626:	d1d7      	bne.n	25d8 <usb_handle_standard_request+0x1d4>
	if (cur_alt_setting != alt_setting) {
    2628:	78a3      	ldrb	r3, [r4, #2]
    262a:	4543      	cmp	r3, r8
    262c:	d021      	beq.n	2672 <usb_handle_standard_request+0x26e>
		ret = reset_endpoint(ep_desc);
    262e:	78ab      	ldrb	r3, [r5, #2]
	usb_cancel_transfer(ep_cfg.ep_addr);
    2630:	607b      	str	r3, [r7, #4]
    2632:	4618      	mov	r0, r3
    2634:	f000 fc28 	bl	2e88 <usb_cancel_transfer>
	ret = usb_dc_ep_disable(ep_cfg.ep_addr);
    2638:	687b      	ldr	r3, [r7, #4]
    263a:	4618      	mov	r0, r3
    263c:	f002 fb2a 	bl	4c94 <usb_dc_ep_disable>
	if (ret == -EALREADY) {
    2640:	f110 0f78 	cmn.w	r0, #120	; 0x78
    2644:	d0ea      	beq.n	261c <usb_handle_standard_request+0x218>
	} else if (ret) {
    2646:	687b      	ldr	r3, [r7, #4]
    2648:	2800      	cmp	r0, #0
    264a:	d0e7      	beq.n	261c <usb_handle_standard_request+0x218>
		LOG_ERR("Failed to disable endpoint 0x%02x", ep_cfg.ep_addr);
    264c:	491e      	ldr	r1, [pc, #120]	; (26c8 <usb_handle_standard_request+0x2c4>)
    264e:	46eb      	mov	fp, sp
    2650:	b088      	sub	sp, #32
    2652:	466a      	mov	r2, sp
    2654:	e9c2 1305 	strd	r1, r3, [r2, #20]
    2658:	2303      	movs	r3, #3
    265a:	f842 3f10 	str.w	r3, [r2, #16]!
    265e:	481b      	ldr	r0, [pc, #108]	; (26cc <usb_handle_standard_request+0x2c8>)
    2660:	2300      	movs	r3, #0
    2662:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    2666:	f008 fe6d 	bl	b344 <z_impl_z_log_msg2_static_create>
    266a:	46dd      	mov	sp, fp
	return false;
    266c:	f04f 0b00 	mov.w	fp, #0
    2670:	e7b2      	b.n	25d8 <usb_handle_standard_request+0x1d4>
		ret = set_endpoint(ep_desc);
    2672:	4628      	mov	r0, r5
    2674:	f7ff fe80 	bl	2378 <set_endpoint>
    2678:	4683      	mov	fp, r0
    267a:	e7ad      	b.n	25d8 <usb_handle_standard_request+0x1d4>
    267c:	46a9      	mov	r9, r5
    267e:	e7f5      	b.n	266c <usb_handle_standard_request+0x268>
	if (usb_reqtype_is_to_host(setup)) {
    2680:	f994 2000 	ldrsb.w	r2, [r4]
		switch (setup->bRequest) {
    2684:	7863      	ldrb	r3, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    2686:	2a00      	cmp	r2, #0
    2688:	da22      	bge.n	26d0 <usb_handle_standard_request+0x2cc>
		if (setup->bRequest == USB_SREQ_GET_STATUS) {
    268a:	2b00      	cmp	r3, #0
    268c:	f47f aece 	bne.w	242c <usb_handle_standard_request+0x28>
	uint8_t ep = setup->wIndex;
    2690:	7924      	ldrb	r4, [r4, #4]
	if (USB_EP_GET_IDX(ep) == 0) {
    2692:	0663      	lsls	r3, r4, #25
    2694:	d00a      	beq.n	26ac <usb_handle_standard_request+0x2a8>
    2696:	4620      	mov	r0, r4
    2698:	f7ff fdac 	bl	21f4 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
    269c:	2800      	cmp	r0, #0
    269e:	f43f aec5 	beq.w	242c <usb_handle_standard_request+0x28>
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
    26a2:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
    26a6:	2b00      	cmp	r3, #0
    26a8:	f43f aec0 	beq.w	242c <usb_handle_standard_request+0x28>
    26ac:	f8d9 5000 	ldr.w	r5, [r9]
		usb_dc_ep_is_stalled(ep, &data[0]);
    26b0:	4620      	mov	r0, r4
    26b2:	4629      	mov	r1, r5
    26b4:	f002 faa8 	bl	4c08 <usb_dc_ep_is_stalled>
		data[1] = 0U;
    26b8:	2000      	movs	r0, #0
    26ba:	7068      	strb	r0, [r5, #1]
    26bc:	e6d6      	b.n	246c <usb_handle_standard_request+0x68>
    26be:	bf00      	nop
    26c0:	20000c1c 	.word	0x20000c1c
    26c4:	20000cd6 	.word	0x20000cd6
    26c8:	0000cd52 	.word	0x0000cd52
    26cc:	0000c7b4 	.word	0x0000c7b4
		switch (setup->bRequest) {
    26d0:	2b01      	cmp	r3, #1
    26d2:	d008      	beq.n	26e6 <usb_handle_standard_request+0x2e2>
    26d4:	2b03      	cmp	r3, #3
    26d6:	f47f aea9 	bne.w	242c <usb_handle_standard_request+0x28>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    26da:	8863      	ldrh	r3, [r4, #2]
    26dc:	2b00      	cmp	r3, #0
    26de:	f47f aea5 	bne.w	242c <usb_handle_standard_request+0x28>
				return usb_halt_endpoint_req(setup, true);
    26e2:	2101      	movs	r1, #1
    26e4:	e003      	b.n	26ee <usb_handle_standard_request+0x2ea>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
    26e6:	8861      	ldrh	r1, [r4, #2]
    26e8:	2900      	cmp	r1, #0
    26ea:	f47f ae9f 	bne.w	242c <usb_handle_standard_request+0x28>
				return usb_halt_endpoint_req(setup, true);
    26ee:	88a0      	ldrh	r0, [r4, #4]
    26f0:	f7ff fe16 	bl	2320 <usb_halt_endpoint_req.isra.0>
		if (usb_handle_std_endpoint_req(setup, len, data_buf) == false) {
    26f4:	2800      	cmp	r0, #0
    26f6:	f47f ae9f 	bne.w	2438 <usb_handle_standard_request+0x34>
    26fa:	e697      	b.n	242c <usb_handle_standard_request+0x28>
		if (type == USB_DESC_CONFIGURATION) {
    26fc:	2a02      	cmp	r2, #2
		*data = p;
    26fe:	f8c9 3000 	str.w	r3, [r9]
		if (type == USB_DESC_CONFIGURATION) {
    2702:	f47f aeca 	bne.w	249a <usb_handle_standard_request+0x96>
			*len = (p[CONF_DESC_wTotalLength]) |
    2706:	885b      	ldrh	r3, [r3, #2]
				*len = 1;
    2708:	f8c8 3000 	str.w	r3, [r8]
    270c:	e694      	b.n	2438 <usb_handle_standard_request+0x34>
	if (usb_reqtype_is_to_host(setup)) {
    270e:	f994 3000 	ldrsb.w	r3, [r4]
		switch (setup->bRequest) {
    2712:	7860      	ldrb	r0, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    2714:	2b00      	cmp	r3, #0
    2716:	f6bf af50 	bge.w	25ba <usb_handle_standard_request+0x1b6>
    271a:	f8d9 2000 	ldr.w	r2, [r9]
		switch (setup->bRequest) {
    271e:	2800      	cmp	r0, #0
    2720:	f43f af44 	beq.w	25ac <usb_handle_standard_request+0x1a8>
    2724:	280a      	cmp	r0, #10
    2726:	f47f ae81 	bne.w	242c <usb_handle_standard_request+0x28>
	while (p[DESC_bLength] != 0U) {
    272a:	7829      	ldrb	r1, [r5, #0]
    272c:	2900      	cmp	r1, #0
    272e:	f43f ae7d 	beq.w	242c <usb_handle_standard_request+0x28>
		if (p[DESC_bDescriptorType] == USB_DESC_INTERFACE) {
    2732:	786b      	ldrb	r3, [r5, #1]
    2734:	2b04      	cmp	r3, #4
    2736:	f47f af3e 	bne.w	25b6 <usb_handle_standard_request+0x1b2>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
    273a:	78ab      	ldrb	r3, [r5, #2]
			if (cur_iface == setup->wIndex) {
    273c:	459c      	cmp	ip, r3
    273e:	f47f af3a 	bne.w	25b6 <usb_handle_standard_request+0x1b2>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
    2742:	2b07      	cmp	r3, #7
		return usb_dev.alt_setting[iface];
    2744:	bf96      	itet	ls
    2746:	199b      	addls	r3, r3, r6
	return 0;
    2748:	2300      	movhi	r3, #0
		return usb_dev.alt_setting[iface];
    274a:	f893 30bb 	ldrbls.w	r3, [r3, #187]	; 0xbb
				data[0] = usb_get_alt_setting(cur_iface);
    274e:	7013      	strb	r3, [r2, #0]
				*len = 1;
    2750:	2301      	movs	r3, #1
    2752:	e7d9      	b.n	2708 <usb_handle_standard_request+0x304>

00002754 <usb_data_to_host>:
{
    2754:	b513      	push	{r0, r1, r4, lr}
	if (usb_dev.zlp_flag == false) {
    2756:	4c13      	ldr	r4, [pc, #76]	; (27a4 <usb_data_to_host+0x50>)
    2758:	7d23      	ldrb	r3, [r4, #20]
    275a:	b9cb      	cbnz	r3, 2790 <usb_data_to_host+0x3c>
		uint32_t chunk = usb_dev.data_buf_residue;
    275c:	68e2      	ldr	r2, [r4, #12]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    275e:	68a1      	ldr	r1, [r4, #8]
		uint32_t chunk = usb_dev.data_buf_residue;
    2760:	9201      	str	r2, [sp, #4]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
    2762:	ab01      	add	r3, sp, #4
    2764:	2080      	movs	r0, #128	; 0x80
    2766:	f008 fe32 	bl	b3ce <usb_write>
		usb_dev.data_buf += chunk;
    276a:	9a01      	ldr	r2, [sp, #4]
    276c:	68a3      	ldr	r3, [r4, #8]
    276e:	4413      	add	r3, r2
    2770:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    2772:	68e3      	ldr	r3, [r4, #12]
    2774:	1a9b      	subs	r3, r3, r2
    2776:	60e3      	str	r3, [r4, #12]
		if (!usb_dev.data_buf_residue && chunk &&
    2778:	b943      	cbnz	r3, 278c <usb_data_to_host+0x38>
    277a:	b13a      	cbz	r2, 278c <usb_data_to_host+0x38>
		    usb_dev.setup.wLength > usb_dev.data_buf_len) {
    277c:	6923      	ldr	r3, [r4, #16]
    277e:	88e2      	ldrh	r2, [r4, #6]
		if (!usb_dev.data_buf_residue && chunk &&
    2780:	429a      	cmp	r2, r3
    2782:	dd03      	ble.n	278c <usb_data_to_host+0x38>
			if (!(usb_dev.data_buf_len % USB_MAX_CTRL_MPS)) {
    2784:	069b      	lsls	r3, r3, #26
    2786:	d101      	bne.n	278c <usb_data_to_host+0x38>
				usb_dev.zlp_flag = true;
    2788:	2301      	movs	r3, #1
    278a:	7523      	strb	r3, [r4, #20]
}
    278c:	b002      	add	sp, #8
    278e:	bd10      	pop	{r4, pc}
		usb_dev.zlp_flag = false;
    2790:	2300      	movs	r3, #0
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    2792:	461a      	mov	r2, r3
    2794:	4619      	mov	r1, r3
    2796:	2080      	movs	r0, #128	; 0x80
		usb_dev.zlp_flag = false;
    2798:	7523      	strb	r3, [r4, #20]
}
    279a:	b002      	add	sp, #8
    279c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
    27a0:	f002 ba9e 	b.w	4ce0 <usb_dc_ep_write>
    27a4:	20000c1c 	.word	0x20000c1c

000027a8 <usb_handle_control_transfer>:
{
    27a8:	b570      	push	{r4, r5, r6, lr}
    27aa:	b08a      	sub	sp, #40	; 0x28
	uint32_t chunk = 0U;
    27ac:	2300      	movs	r3, #0
{
    27ae:	460d      	mov	r5, r1
	uint32_t chunk = 0U;
    27b0:	9301      	str	r3, [sp, #4]
	if (ep == USB_CONTROL_EP_OUT && ep_status == USB_DC_EP_SETUP) {
    27b2:	4606      	mov	r6, r0
    27b4:	2800      	cmp	r0, #0
    27b6:	d16f      	bne.n	2898 <usb_handle_control_transfer+0xf0>
    27b8:	2900      	cmp	r1, #0
    27ba:	d147      	bne.n	284c <usb_handle_control_transfer+0xa4>
		if (usb_dc_ep_read(ep, (uint8_t *)&setup_raw,
    27bc:	2208      	movs	r2, #8
    27be:	460b      	mov	r3, r1
    27c0:	eb0d 0102 	add.w	r1, sp, r2
    27c4:	f008 fee5 	bl	b592 <usb_dc_ep_read>
    27c8:	2800      	cmp	r0, #0
    27ca:	da04      	bge.n	27d6 <usb_handle_control_transfer+0x2e>
			usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    27cc:	2080      	movs	r0, #128	; 0x80
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    27ce:	f002 f9c3 	bl	4b58 <usb_dc_ep_set_stall>
}
    27d2:	b00a      	add	sp, #40	; 0x28
    27d4:	bd70      	pop	{r4, r5, r6, pc}
		setup->bmRequestType = setup_raw.bmRequestType;
    27d6:	4c35      	ldr	r4, [pc, #212]	; (28ac <usb_handle_control_transfer+0x104>)
		setup->bRequest = setup_raw.bRequest;
    27d8:	f89d 3009 	ldrb.w	r3, [sp, #9]
		setup->bmRequestType = setup_raw.bmRequestType;
    27dc:	f89d 2008 	ldrb.w	r2, [sp, #8]
		setup->bRequest = setup_raw.bRequest;
    27e0:	7063      	strb	r3, [r4, #1]
		setup->wValue = sys_le16_to_cpu(setup_raw.wValue);
    27e2:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    27e6:	8063      	strh	r3, [r4, #2]
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
    27e8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
		setup->bmRequestType = setup_raw.bmRequestType;
    27ec:	7022      	strb	r2, [r4, #0]
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
    27ee:	80a3      	strh	r3, [r4, #4]
		usb_dev.data_buf = usb_dev.req_data;
    27f0:	f104 0138 	add.w	r1, r4, #56	; 0x38
		setup->wLength = sys_le16_to_cpu(setup_raw.wLength);
    27f4:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    27f8:	80e3      	strh	r3, [r4, #6]
		if (usb_reqtype_is_to_device(setup)) {
    27fa:	0612      	lsls	r2, r2, #24
		usb_dev.data_buf_residue = 0;
    27fc:	e9c4 5503 	strd	r5, r5, [r4, #12]
		usb_dev.data_buf = usb_dev.req_data;
    2800:	60a1      	str	r1, [r4, #8]
		usb_dev.zlp_flag = false;
    2802:	7525      	strb	r5, [r4, #20]
		if (usb_reqtype_is_to_device(setup)) {
    2804:	d415      	bmi.n	2832 <usb_handle_control_transfer+0x8a>
			if (setup->wLength > CONFIG_USB_REQUEST_BUFFER_SIZE) {
    2806:	2b80      	cmp	r3, #128	; 0x80
    2808:	d90f      	bls.n	282a <usb_handle_control_transfer+0x82>
				LOG_ERR("Request buffer too small");
    280a:	4b29      	ldr	r3, [pc, #164]	; (28b0 <usb_handle_control_transfer+0x108>)
    280c:	9309      	str	r3, [sp, #36]	; 0x24
    280e:	2302      	movs	r3, #2
    2810:	9308      	str	r3, [sp, #32]
    2812:	4828      	ldr	r0, [pc, #160]	; (28b4 <usb_handle_control_transfer+0x10c>)
    2814:	462b      	mov	r3, r5
    2816:	aa08      	add	r2, sp, #32
    2818:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    281c:	f008 fd92 	bl	b344 <z_impl_z_log_msg2_static_create>
				usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    2820:	2080      	movs	r0, #128	; 0x80
    2822:	f002 f999 	bl	4b58 <usb_dc_ep_set_stall>
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    2826:	4628      	mov	r0, r5
    2828:	e7d1      	b.n	27ce <usb_handle_control_transfer+0x26>
			if (setup->wLength) {
    282a:	b113      	cbz	r3, 2832 <usb_handle_control_transfer+0x8a>
				usb_dev.data_buf_residue = setup->wLength;
    282c:	e9c4 3303 	strd	r3, r3, [r4, #12]
				return;
    2830:	e7cf      	b.n	27d2 <usb_handle_control_transfer+0x2a>
		if (!usb_handle_request(setup,
    2832:	f7ff fcfb 	bl	222c <usb_handle_request.constprop.0>
    2836:	2800      	cmp	r0, #0
    2838:	d0c8      	beq.n	27cc <usb_handle_control_transfer+0x24>
		usb_dev.data_buf_residue = MIN(usb_dev.data_buf_len,
    283a:	88e2      	ldrh	r2, [r4, #6]
    283c:	6923      	ldr	r3, [r4, #16]
    283e:	429a      	cmp	r2, r3
    2840:	bfd4      	ite	le
    2842:	60e2      	strle	r2, [r4, #12]
    2844:	60e3      	strgt	r3, [r4, #12]
			usb_data_to_host();
    2846:	f7ff ff85 	bl	2754 <usb_data_to_host>
    284a:	e7c2      	b.n	27d2 <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue <= 0) {
    284c:	4c17      	ldr	r4, [pc, #92]	; (28ac <usb_handle_control_transfer+0x104>)
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    284e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
		if (usb_dev.data_buf_residue <= 0) {
    2852:	2a00      	cmp	r2, #0
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    2854:	ab01      	add	r3, sp, #4
		if (usb_dev.data_buf_residue <= 0) {
    2856:	dc05      	bgt.n	2864 <usb_handle_control_transfer+0xbc>
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    2858:	4602      	mov	r2, r0
    285a:	f008 fe9a 	bl	b592 <usb_dc_ep_read>
    285e:	2800      	cmp	r0, #0
    2860:	dab7      	bge.n	27d2 <usb_handle_control_transfer+0x2a>
    2862:	e7b3      	b.n	27cc <usb_handle_control_transfer+0x24>
		if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
    2864:	f008 fe95 	bl	b592 <usb_dc_ep_read>
    2868:	2800      	cmp	r0, #0
    286a:	da04      	bge.n	2876 <usb_handle_control_transfer+0xce>
			usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
    286c:	2080      	movs	r0, #128	; 0x80
    286e:	f002 f973 	bl	4b58 <usb_dc_ep_set_stall>
			usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
    2872:	4630      	mov	r0, r6
    2874:	e7ab      	b.n	27ce <usb_handle_control_transfer+0x26>
		usb_dev.data_buf += chunk;
    2876:	9901      	ldr	r1, [sp, #4]
    2878:	68a2      	ldr	r2, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    287a:	68e3      	ldr	r3, [r4, #12]
		usb_dev.data_buf += chunk;
    287c:	440a      	add	r2, r1
		usb_dev.data_buf_residue -= chunk;
    287e:	1a5b      	subs	r3, r3, r1
		usb_dev.data_buf += chunk;
    2880:	60a2      	str	r2, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
    2882:	60e3      	str	r3, [r4, #12]
		if (usb_dev.data_buf_residue == 0) {
    2884:	2b00      	cmp	r3, #0
    2886:	d1a4      	bne.n	27d2 <usb_handle_control_transfer+0x2a>
			usb_dev.data_buf = usb_dev.req_data;
    2888:	f104 0338 	add.w	r3, r4, #56	; 0x38
    288c:	60a3      	str	r3, [r4, #8]
			if (!usb_handle_request(setup,
    288e:	f7ff fccd 	bl	222c <usb_handle_request.constprop.0>
    2892:	2800      	cmp	r0, #0
    2894:	d1d7      	bne.n	2846 <usb_handle_control_transfer+0x9e>
    2896:	e799      	b.n	27cc <usb_handle_control_transfer+0x24>
	} else if (ep == USB_CONTROL_EP_IN) {
    2898:	2880      	cmp	r0, #128	; 0x80
    289a:	d19a      	bne.n	27d2 <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue != 0 || usb_dev.zlp_flag == true) {
    289c:	4b03      	ldr	r3, [pc, #12]	; (28ac <usb_handle_control_transfer+0x104>)
    289e:	68da      	ldr	r2, [r3, #12]
    28a0:	2a00      	cmp	r2, #0
    28a2:	d1d0      	bne.n	2846 <usb_handle_control_transfer+0x9e>
    28a4:	7d1b      	ldrb	r3, [r3, #20]
    28a6:	2b00      	cmp	r3, #0
    28a8:	d1cd      	bne.n	2846 <usb_handle_control_transfer+0x9e>
    28aa:	e792      	b.n	27d2 <usb_handle_control_transfer+0x2a>
    28ac:	20000c1c 	.word	0x20000c1c
    28b0:	0000cd74 	.word	0x0000cd74
    28b4:	0000c7b4 	.word	0x0000c7b4

000028b8 <usb_set_config>:
	usb_dev.descriptors = usb_descriptors;
    28b8:	4b05      	ldr	r3, [pc, #20]	; (28d0 <usb_set_config+0x18>)
	usb_dev.req_handlers[type] = handler;
    28ba:	4a06      	ldr	r2, [pc, #24]	; (28d4 <usb_set_config+0x1c>)
    28bc:	629a      	str	r2, [r3, #40]	; 0x28
    28be:	4a06      	ldr	r2, [pc, #24]	; (28d8 <usb_set_config+0x20>)
    28c0:	62da      	str	r2, [r3, #44]	; 0x2c
    28c2:	4a06      	ldr	r2, [pc, #24]	; (28dc <usb_set_config+0x24>)
    28c4:	631a      	str	r2, [r3, #48]	; 0x30
	usb_dev.custom_req_handler = handler;
    28c6:	4a06      	ldr	r2, [pc, #24]	; (28e0 <usb_set_config+0x28>)
	usb_dev.descriptors = usb_descriptors;
    28c8:	6258      	str	r0, [r3, #36]	; 0x24
	usb_dev.custom_req_handler = handler;
    28ca:	619a      	str	r2, [r3, #24]
}
    28cc:	2000      	movs	r0, #0
    28ce:	4770      	bx	lr
    28d0:	20000c1c 	.word	0x20000c1c
    28d4:	00002405 	.word	0x00002405
    28d8:	00002109 	.word	0x00002109
    28dc:	000021a9 	.word	0x000021a9
    28e0:	00002149 	.word	0x00002149

000028e4 <usb_device_init>:
	if (usb_dev.enabled == true) {
    28e4:	4b09      	ldr	r3, [pc, #36]	; (290c <usb_device_init+0x28>)
{
    28e6:	b510      	push	{r4, lr}
	if (usb_dev.enabled == true) {
    28e8:	f893 40b8 	ldrb.w	r4, [r3, #184]	; 0xb8
    28ec:	b954      	cbnz	r4, 2904 <usb_device_init+0x20>
	device_descriptor = usb_get_device_descriptor();
    28ee:	f000 f9e7 	bl	2cc0 <usb_get_device_descriptor>
	if (!device_descriptor) {
    28f2:	b918      	cbnz	r0, 28fc <usb_device_init+0x18>
}
    28f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    28f8:	f7ff bcae 	b.w	2258 <usb_device_init.part.0>
	usb_set_config(device_descriptor);
    28fc:	f7ff ffdc 	bl	28b8 <usb_set_config>
	return 0;
    2900:	4620      	mov	r0, r4
}
    2902:	bd10      	pop	{r4, pc}
		return -EALREADY;
    2904:	f06f 0077 	mvn.w	r0, #119	; 0x77
    2908:	e7fb      	b.n	2902 <usb_device_init+0x1e>
    290a:	bf00      	nop
    290c:	20000c1c 	.word	0x20000c1c

00002910 <usb_enable>:
{
    2910:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    2914:	4604      	mov	r4, r0
	if (usb_dev.enabled == true) {
    2916:	4d35      	ldr	r5, [pc, #212]	; (29ec <usb_enable+0xdc>)
	return z_impl_k_mutex_lock(mutex, timeout);
    2918:	4835      	ldr	r0, [pc, #212]	; (29f0 <usb_enable+0xe0>)
    291a:	f04f 32ff 	mov.w	r2, #4294967295
    291e:	f04f 33ff 	mov.w	r3, #4294967295
    2922:	f006 fe4b 	bl	95bc <z_impl_k_mutex_lock>
    2926:	f895 60b8 	ldrb.w	r6, [r5, #184]	; 0xb8
    292a:	2e00      	cmp	r6, #0
    292c:	d15b      	bne.n	29e6 <usb_enable+0xd6>
	usb_dev.status_callback = cb;
    292e:	4831      	ldr	r0, [pc, #196]	; (29f4 <usb_enable+0xe4>)
	usb_dev.user_status_callback = status_cb;
    2930:	622c      	str	r4, [r5, #32]
	usb_dev.status_callback = cb;
    2932:	61e8      	str	r0, [r5, #28]
	usb_dc_set_status_callback(forward_status_cb);
    2934:	f002 fb44 	bl	4fc0 <usb_dc_set_status_callback>
	ret = usb_dc_attach();
    2938:	f002 f862 	bl	4a00 <usb_dc_attach>
	if (ret < 0) {
    293c:	1e04      	subs	r4, r0, #0
    293e:	db36      	blt.n	29ae <usb_enable+0x9e>
	ret = usb_transfer_init();
    2940:	f000 fae8 	bl	2f14 <usb_transfer_init>
	if (ret < 0) {
    2944:	1e04      	subs	r4, r0, #0
    2946:	db32      	blt.n	29ae <usb_enable+0x9e>
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
    2948:	2340      	movs	r3, #64	; 0x40
	ret = usb_dc_ep_configure(&ep0_cfg);
    294a:	4668      	mov	r0, sp
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
    294c:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep0_cfg.ep_type = USB_DC_EP_CONTROL;
    2950:	f88d 6004 	strb.w	r6, [sp, #4]
	ep0_cfg.ep_addr = USB_CONTROL_EP_OUT;
    2954:	f88d 6000 	strb.w	r6, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    2958:	f002 f8cc 	bl	4af4 <usb_dc_ep_configure>
	if (ret < 0) {
    295c:	1e04      	subs	r4, r0, #0
    295e:	db26      	blt.n	29ae <usb_enable+0x9e>
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    2960:	2780      	movs	r7, #128	; 0x80
	ret = usb_dc_ep_configure(&ep0_cfg);
    2962:	4668      	mov	r0, sp
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
    2964:	f88d 7000 	strb.w	r7, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
    2968:	f002 f8c4 	bl	4af4 <usb_dc_ep_configure>
	if (ret < 0) {
    296c:	1e04      	subs	r4, r0, #0
    296e:	db1e      	blt.n	29ae <usb_enable+0x9e>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_OUT,
    2970:	4921      	ldr	r1, [pc, #132]	; (29f8 <usb_enable+0xe8>)
    2972:	4630      	mov	r0, r6
    2974:	f002 fb10 	bl	4f98 <usb_dc_ep_set_callback>
	if (ret < 0) {
    2978:	1e04      	subs	r4, r0, #0
    297a:	db18      	blt.n	29ae <usb_enable+0x9e>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_IN,
    297c:	491e      	ldr	r1, [pc, #120]	; (29f8 <usb_enable+0xe8>)
    297e:	4638      	mov	r0, r7
    2980:	f002 fb0a 	bl	4f98 <usb_dc_ep_set_callback>
	if (ret < 0) {
    2984:	1e04      	subs	r4, r0, #0
    2986:	db12      	blt.n	29ae <usb_enable+0x9e>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2988:	4c1c      	ldr	r4, [pc, #112]	; (29fc <usb_enable+0xec>)
    298a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 2a00 <usb_enable+0xf0>
    298e:	4544      	cmp	r4, r8
    2990:	d314      	bcc.n	29bc <usb_enable+0xac>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_OUT);
    2992:	2000      	movs	r0, #0
    2994:	f002 f954 	bl	4c40 <usb_dc_ep_enable>
	if (ret < 0) {
    2998:	1e04      	subs	r4, r0, #0
    299a:	db08      	blt.n	29ae <usb_enable+0x9e>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
    299c:	2080      	movs	r0, #128	; 0x80
    299e:	f002 f94f 	bl	4c40 <usb_dc_ep_enable>
	if (ret < 0) {
    29a2:	1e04      	subs	r4, r0, #0
    29a4:	db03      	blt.n	29ae <usb_enable+0x9e>
	usb_dev.enabled = true;
    29a6:	2301      	movs	r3, #1
    29a8:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
	ret = 0;
    29ac:	2400      	movs	r4, #0
	return z_impl_k_mutex_unlock(mutex);
    29ae:	4810      	ldr	r0, [pc, #64]	; (29f0 <usb_enable+0xe0>)
    29b0:	f006 fe7c 	bl	96ac <z_impl_k_mutex_unlock>
}
    29b4:	4620      	mov	r0, r4
    29b6:	b002      	add	sp, #8
    29b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ep_data = cfg_data->endpoint;
    29bc:	6a27      	ldr	r7, [r4, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
    29be:	2600      	movs	r6, #0
    29c0:	7f22      	ldrb	r2, [r4, #28]
    29c2:	b2f3      	uxtb	r3, r6
    29c4:	429a      	cmp	r2, r3
    29c6:	d801      	bhi.n	29cc <usb_enable+0xbc>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    29c8:	3424      	adds	r4, #36	; 0x24
    29ca:	e7e0      	b.n	298e <usb_enable+0x7e>
			if (usb_dc_ep_set_callback(ep_data[n].ep_addr,
    29cc:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
    29d0:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
    29d4:	7910      	ldrb	r0, [r2, #4]
    29d6:	f002 fadf 	bl	4f98 <usb_dc_ep_set_callback>
    29da:	3601      	adds	r6, #1
    29dc:	2800      	cmp	r0, #0
    29de:	d0ef      	beq.n	29c0 <usb_enable+0xb0>
    29e0:	f04f 34ff 	mov.w	r4, #4294967295
    29e4:	e7e3      	b.n	29ae <usb_enable+0x9e>
		ret = -EALREADY;
    29e6:	f06f 0477 	mvn.w	r4, #119	; 0x77
    29ea:	e7e0      	b.n	29ae <usb_enable+0x9e>
    29ec:	20000c1c 	.word	0x20000c1c
    29f0:	20000180 	.word	0x20000180
    29f4:	00002285 	.word	0x00002285
    29f8:	000027a9 	.word	0x000027a9
    29fc:	20000238 	.word	0x20000238
    2a00:	2000025c 	.word	0x2000025c

00002a04 <usb_update_sn_string_descriptor>:
 * case the device ID returned by the HWINFO driver is bigger, the lower
 * part is used for the USB Serial Number, as that part is usually having
 * more entropy.
 */
__weak uint8_t *usb_update_sn_string_descriptor(void)
{
    2a04:	b530      	push	{r4, r5, lr}
	 * unless the user requested a longer serial number.
	 */
	const int usblen = sizeof(CONFIG_USB_DEVICE_SN) / 2;
	uint8_t hwid[MAX(16, sizeof(CONFIG_USB_DEVICE_SN) / 2)];
	static uint8_t sn[sizeof(CONFIG_USB_DEVICE_SN) + 1];
	const char hex[] = "0123456789ABCDEF";
    2a06:	4b1f      	ldr	r3, [pc, #124]	; (2a84 <usb_update_sn_string_descriptor+0x80>)
{
    2a08:	b08b      	sub	sp, #44	; 0x2c
	const char hex[] = "0123456789ABCDEF";
    2a0a:	aa05      	add	r2, sp, #20
    2a0c:	f103 0510 	add.w	r5, r3, #16
    2a10:	6818      	ldr	r0, [r3, #0]
    2a12:	6859      	ldr	r1, [r3, #4]
    2a14:	4614      	mov	r4, r2
    2a16:	c403      	stmia	r4!, {r0, r1}
    2a18:	3308      	adds	r3, #8
    2a1a:	42ab      	cmp	r3, r5
    2a1c:	4622      	mov	r2, r4
    2a1e:	d1f7      	bne.n	2a10 <usb_update_sn_string_descriptor+0xc>
    2a20:	781b      	ldrb	r3, [r3, #0]
    2a22:	7023      	strb	r3, [r4, #0]
	int hwlen, skip;

	memset(hwid, 0, sizeof(hwid));
    2a24:	2210      	movs	r2, #16
    2a26:	2100      	movs	r1, #0
    2a28:	a801      	add	r0, sp, #4
    2a2a:	f008 fd5b 	bl	b4e4 <memset>
	memset(sn, 0, sizeof(sn));
    2a2e:	2212      	movs	r2, #18
    2a30:	2100      	movs	r1, #0
    2a32:	4815      	ldr	r0, [pc, #84]	; (2a88 <usb_update_sn_string_descriptor+0x84>)
    2a34:	f008 fd56 	bl	b4e4 <memset>
		union { uintptr_t x; size_t val; } parm1 = { .val = length };
		return (ssize_t) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_HWINFO_GET_DEVICE_ID);
	}
#endif
	compiler_barrier();
	return z_impl_hwinfo_get_device_id(buffer, length);
    2a38:	2110      	movs	r1, #16
    2a3a:	a801      	add	r0, sp, #4
    2a3c:	f008 ff23 	bl	b886 <z_impl_hwinfo_get_device_id>

	hwlen = hwinfo_get_device_id(hwid, sizeof(hwid));
	if (hwlen > 0) {
    2a40:	2800      	cmp	r0, #0
    2a42:	dd1b      	ble.n	2a7c <usb_update_sn_string_descriptor+0x78>
		skip = MAX(0, hwlen - usblen);
    2a44:	2808      	cmp	r0, #8
    2a46:	bfb8      	it	lt
    2a48:	2008      	movlt	r0, #8
    2a4a:	3808      	subs	r0, #8
    2a4c:	ab01      	add	r3, sp, #4
    2a4e:	4a0e      	ldr	r2, [pc, #56]	; (2a88 <usb_update_sn_string_descriptor+0x84>)
    2a50:	4418      	add	r0, r3
		LOG_HEXDUMP_DBG(&hwid[skip], usblen, "Serial Number");
		for (int i = 0; i < usblen; i++) {
    2a52:	2100      	movs	r1, #0
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    2a54:	f810 3b01 	ldrb.w	r3, [r0], #1
    2a58:	ac0a      	add	r4, sp, #40	; 0x28
    2a5a:	eb04 1413 	add.w	r4, r4, r3, lsr #4
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2a5e:	f003 030f 	and.w	r3, r3, #15
			sn[i * 2] = hex[hwid[i + skip] >> 4];
    2a62:	f814 4c14 	ldrb.w	r4, [r4, #-20]
    2a66:	7014      	strb	r4, [r2, #0]
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2a68:	ac0a      	add	r4, sp, #40	; 0x28
    2a6a:	4423      	add	r3, r4
		for (int i = 0; i < usblen; i++) {
    2a6c:	3101      	adds	r1, #1
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
    2a6e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    2a72:	7053      	strb	r3, [r2, #1]
		for (int i = 0; i < usblen; i++) {
    2a74:	2908      	cmp	r1, #8
    2a76:	f102 0202 	add.w	r2, r2, #2
    2a7a:	d1eb      	bne.n	2a54 <usb_update_sn_string_descriptor+0x50>
		}
	}

	return sn;
}
    2a7c:	4802      	ldr	r0, [pc, #8]	; (2a88 <usb_update_sn_string_descriptor+0x84>)
    2a7e:	b00b      	add	sp, #44	; 0x2c
    2a80:	bd30      	pop	{r4, r5, pc}
    2a82:	bf00      	nop
    2a84:	0000cd98 	.word	0x0000cd98
    2a88:	20001b36 	.word	0x20001b36

00002a8c <usb_fix_descriptor>:
 * Restrictions:
 * - just one device configuration (there is only one)
 * - string descriptor must be present
 */
static int usb_fix_descriptor(struct usb_desc_header *head)
{
    2a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2a90:	b08b      	sub	sp, #44	; 0x2c
    2a92:	4604      	mov	r4, r0
    2a94:	af00      	add	r7, sp, #0
	struct usb_cfg_descriptor *cfg_descr = NULL;
	struct usb_if_descriptor *if_descr = NULL;
	struct usb_cfg_data *cfg_data = NULL;
	struct usb_ep_descriptor *ep_descr = NULL;
	uint8_t numof_ifaces = 0U;
	uint8_t str_descr_idx = 0U;
    2a96:	2600      	movs	r6, #0
	uint32_t requested_ep = BIT(16) | BIT(0);
    2a98:	f04f 1b01 	mov.w	fp, #65537	; 0x10001
	uint8_t numof_ifaces = 0U;
    2a9c:	46b2      	mov	sl, r6
	struct usb_cfg_data *cfg_data = NULL;
    2a9e:	4635      	mov	r5, r6
	struct usb_cfg_descriptor *cfg_descr = NULL;
    2aa0:	46b0      	mov	r8, r6

	while (head->bLength != 0U) {
    2aa2:	7820      	ldrb	r0, [r4, #0]
    2aa4:	b938      	cbnz	r0, 2ab6 <usb_fix_descriptor+0x2a>

		/* Move to next descriptor */
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
	}

	if ((head + 1) != __usb_descriptor_end) {
    2aa6:	4b7c      	ldr	r3, [pc, #496]	; (2c98 <usb_fix_descriptor+0x20c>)
    2aa8:	3402      	adds	r4, #2
    2aaa:	429c      	cmp	r4, r3
    2aac:	d1f3      	bne.n	2a96 <usb_fix_descriptor+0xa>
		LOG_DBG("try to fix next descriptor at %p", head + 1);
		return usb_fix_descriptor(head + 1);
	}

	return 0;
}
    2aae:	372c      	adds	r7, #44	; 0x2c
    2ab0:	46bd      	mov	sp, r7
    2ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		switch (head->bDescriptorType) {
    2ab6:	7863      	ldrb	r3, [r4, #1]
    2ab8:	2b05      	cmp	r3, #5
    2aba:	d805      	bhi.n	2ac8 <usb_fix_descriptor+0x3c>
    2abc:	e8df f003 	tbb	[pc, r3]
    2ac0:	97030497 	.word	0x97030497
    2ac4:	2c07      	.short	0x2c07
    2ac6:	46a0      	mov	r8, r4
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
    2ac8:	7823      	ldrb	r3, [r4, #0]
    2aca:	441c      	add	r4, r3
    2acc:	e7e9      	b.n	2aa2 <usb_fix_descriptor+0x16>
			if (if_descr->bAlternateSetting) {
    2ace:	78e3      	ldrb	r3, [r4, #3]
    2ad0:	2b00      	cmp	r3, #0
    2ad2:	d1f9      	bne.n	2ac8 <usb_fix_descriptor+0x3c>
			if (if_descr->bInterfaceNumber == 0U) {
    2ad4:	78a3      	ldrb	r3, [r4, #2]
    2ad6:	b1e3      	cbz	r3, 2b12 <usb_fix_descriptor+0x86>
			numof_ifaces++;
    2ad8:	f10a 0a01 	add.w	sl, sl, #1
    2adc:	fa5f fa8a 	uxtb.w	sl, sl
			break;
    2ae0:	e7f2      	b.n	2ac8 <usb_fix_descriptor+0x3c>
		if (cfg_data->interface_descriptor == iface) {
    2ae2:	686a      	ldr	r2, [r5, #4]
    2ae4:	4294      	cmp	r4, r2
    2ae6:	f000 80ce 	beq.w	2c86 <usb_fix_descriptor+0x1fa>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2aea:	3524      	adds	r5, #36	; 0x24
    2aec:	429d      	cmp	r5, r3
    2aee:	d3f8      	bcc.n	2ae2 <usb_fix_descriptor+0x56>
					LOG_ERR("There is no usb_cfg_data "
    2af0:	4b6a      	ldr	r3, [pc, #424]	; (2c9c <usb_fix_descriptor+0x210>)
    2af2:	466d      	mov	r5, sp
    2af4:	b088      	sub	sp, #32
    2af6:	466a      	mov	r2, sp
    2af8:	e9c2 3405 	strd	r3, r4, [r2, #20]
    2afc:	2303      	movs	r3, #3
    2afe:	f842 3f10 	str.w	r3, [r2, #16]!
    2b02:	4867      	ldr	r0, [pc, #412]	; (2ca0 <usb_fix_descriptor+0x214>)
    2b04:	2300      	movs	r3, #0
    2b06:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    2b0a:	f008 fc1b 	bl	b344 <z_impl_z_log_msg2_static_create>
    2b0e:	46ad      	mov	sp, r5
    2b10:	e010      	b.n	2b34 <usb_fix_descriptor+0xa8>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
    2b12:	4d64      	ldr	r5, [pc, #400]	; (2ca4 <usb_fix_descriptor+0x218>)
    2b14:	4b64      	ldr	r3, [pc, #400]	; (2ca8 <usb_fix_descriptor+0x21c>)
    2b16:	e7e9      	b.n	2aec <usb_fix_descriptor+0x60>
			if (!cfg_data) {
    2b18:	2d00      	cmp	r5, #0
    2b1a:	d166      	bne.n	2bea <usb_fix_descriptor+0x15e>
				LOG_ERR("Uninitialized usb_cfg_data pointer, "
    2b1c:	4b63      	ldr	r3, [pc, #396]	; (2cac <usb_fix_descriptor+0x220>)
				LOG_ERR("Failed to validate endpoints");
    2b1e:	627b      	str	r3, [r7, #36]	; 0x24
    2b20:	2302      	movs	r3, #2
    2b22:	623b      	str	r3, [r7, #32]
    2b24:	2300      	movs	r3, #0
    2b26:	485e      	ldr	r0, [pc, #376]	; (2ca0 <usb_fix_descriptor+0x214>)
    2b28:	f107 0220 	add.w	r2, r7, #32
    2b2c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2b30:	f008 fc08 	bl	b344 <z_impl_z_log_msg2_static_create>
					return -1;
    2b34:	f04f 30ff 	mov.w	r0, #4294967295
    2b38:	e7b9      	b.n	2aae <usb_fix_descriptor+0x22>
		if (ep_descr->bEndpointAddress != ep_data[i].ep_addr) {
    2b3a:	6a29      	ldr	r1, [r5, #32]
    2b3c:	78a0      	ldrb	r0, [r4, #2]
    2b3e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    2b42:	790b      	ldrb	r3, [r1, #4]
    2b44:	4298      	cmp	r0, r3
    2b46:	d005      	beq.n	2b54 <usb_fix_descriptor+0xc8>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    2b48:	3201      	adds	r2, #1
    2b4a:	7f2b      	ldrb	r3, [r5, #28]
    2b4c:	429a      	cmp	r2, r3
    2b4e:	d3f4      	bcc.n	2b3a <usb_fix_descriptor+0xae>
				LOG_ERR("Failed to validate endpoints");
    2b50:	4b57      	ldr	r3, [pc, #348]	; (2cb0 <usb_fix_descriptor+0x224>)
    2b52:	e7e4      	b.n	2b1e <usb_fix_descriptor+0x92>
    2b54:	f04f 0901 	mov.w	r9, #1
			ep_cfg.ep_type = (ep_descr->bmAttributes &
    2b58:	78e0      	ldrb	r0, [r4, #3]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
    2b5a:	f894 c005 	ldrb.w	ip, [r4, #5]
			ep_cfg.ep_type = (ep_descr->bmAttributes &
    2b5e:	f000 0003 	and.w	r0, r0, #3
    2b62:	7538      	strb	r0, [r7, #20]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
    2b64:	7920      	ldrb	r0, [r4, #4]
    2b66:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    2b6a:	8278      	strh	r0, [r7, #18]
			if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    2b6c:	f994 0002 	ldrsb.w	r0, [r4, #2]
    2b70:	2800      	cmp	r0, #0
    2b72:	fa5f f389 	uxtb.w	r3, r9
    2b76:	da2a      	bge.n	2bce <usb_fix_descriptor+0x142>
				if ((*requested_ep & (1U << (idx + 16U)))) {
    2b78:	f109 0010 	add.w	r0, r9, #16
    2b7c:	f04f 0c01 	mov.w	ip, #1
    2b80:	fa0c f000 	lsl.w	r0, ip, r0
    2b84:	ea10 0f0b 	tst.w	r0, fp
    2b88:	d129      	bne.n	2bde <usb_fix_descriptor+0x152>
				ep_cfg.ep_addr = (USB_EP_DIR_IN | idx);
    2b8a:	f063 007f 	orn	r0, r3, #127	; 0x7f
    2b8e:	7438      	strb	r0, [r7, #16]
			if (!usb_dc_ep_check_cap(&ep_cfg)) {
    2b90:	f107 0010 	add.w	r0, r7, #16
    2b94:	e9c7 3101 	strd	r3, r1, [r7, #4]
    2b98:	60fa      	str	r2, [r7, #12]
    2b9a:	f001 ff81 	bl	4aa0 <usb_dc_ep_check_cap>
    2b9e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
    2ba2:	687b      	ldr	r3, [r7, #4]
    2ba4:	b9d8      	cbnz	r0, 2bde <usb_fix_descriptor+0x152>
				ep_descr->bEndpointAddress = ep_cfg.ep_addr;
    2ba6:	7c3a      	ldrb	r2, [r7, #16]
    2ba8:	70a2      	strb	r2, [r4, #2]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    2baa:	f012 0f80 	tst.w	r2, #128	; 0x80
					*requested_ep |= (1U << (idx + 16U));
    2bae:	bf1c      	itt	ne
    2bb0:	3310      	addne	r3, #16
    2bb2:	b2db      	uxtbne	r3, r3
				ep_data[i].ep_addr = ep_cfg.ep_addr;
    2bb4:	710a      	strb	r2, [r1, #4]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
    2bb6:	f04f 0201 	mov.w	r2, #1
					*requested_ep |= (1U << (idx + 16U));
    2bba:	bf15      	itete	ne
    2bbc:	fa02 f303 	lslne.w	r3, r2, r3
					*requested_ep |= (1U << idx);
    2bc0:	fa02 f209 	lsleq.w	r2, r2, r9
					*requested_ep |= (1U << (idx + 16U));
    2bc4:	ea4b 0b03 	orrne.w	fp, fp, r3
					*requested_ep |= (1U << idx);
    2bc8:	ea4b 0b02 	orreq.w	fp, fp, r2
				return 0;
    2bcc:	e77c      	b.n	2ac8 <usb_fix_descriptor+0x3c>
				if ((*requested_ep & (1U << (idx)))) {
    2bce:	2001      	movs	r0, #1
    2bd0:	fa00 f009 	lsl.w	r0, r0, r9
    2bd4:	ea10 0f0b 	tst.w	r0, fp
    2bd8:	d101      	bne.n	2bde <usb_fix_descriptor+0x152>
				ep_cfg.ep_addr = idx;
    2bda:	743b      	strb	r3, [r7, #16]
    2bdc:	e7d8      	b.n	2b90 <usb_fix_descriptor+0x104>
		for (uint8_t idx = 1; idx < 16U; idx++) {
    2bde:	f109 0901 	add.w	r9, r9, #1
    2be2:	f1b9 0f10 	cmp.w	r9, #16
    2be6:	d1b7      	bne.n	2b58 <usb_fix_descriptor+0xcc>
    2be8:	e7ae      	b.n	2b48 <usb_fix_descriptor+0xbc>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
    2bea:	2200      	movs	r2, #0
    2bec:	e7ad      	b.n	2b4a <usb_fix_descriptor+0xbe>
			if (str_descr_idx == USB_DESC_SERIAL_NUMBER_IDX) {
    2bee:	2e03      	cmp	r6, #3
    2bf0:	d12a      	bne.n	2c48 <usb_fix_descriptor+0x1bc>
	uint8_t *runtime_sn =  usb_update_sn_string_descriptor();
    2bf2:	f7ff ff07 	bl	2a04 <usb_update_sn_string_descriptor>
	if (!runtime_sn) {
    2bf6:	4681      	mov	r9, r0
    2bf8:	b1a8      	cbz	r0, 2c26 <usb_fix_descriptor+0x19a>
	runtime_sn_len = strlen(runtime_sn);
    2bfa:	f008 fc4c 	bl	b496 <strlen>
	if (!runtime_sn_len) {
    2bfe:	60f8      	str	r0, [r7, #12]
    2c00:	b188      	cbz	r0, 2c26 <usb_fix_descriptor+0x19a>
	default_sn_len = strlen(CONFIG_USB_DEVICE_SN);
    2c02:	482c      	ldr	r0, [pc, #176]	; (2cb4 <usb_fix_descriptor+0x228>)
    2c04:	f008 fc47 	bl	b496 <strlen>
	if (runtime_sn_len != default_sn_len) {
    2c08:	68fa      	ldr	r2, [r7, #12]
    2c0a:	4282      	cmp	r2, r0
    2c0c:	d017      	beq.n	2c3e <usb_fix_descriptor+0x1b2>
		LOG_ERR("the new SN descriptor doesn't have the same "
    2c0e:	4b2a      	ldr	r3, [pc, #168]	; (2cb8 <usb_fix_descriptor+0x22c>)
    2c10:	627b      	str	r3, [r7, #36]	; 0x24
    2c12:	2302      	movs	r3, #2
    2c14:	623b      	str	r3, [r7, #32]
    2c16:	4822      	ldr	r0, [pc, #136]	; (2ca0 <usb_fix_descriptor+0x214>)
    2c18:	2300      	movs	r3, #0
    2c1a:	f107 0220 	add.w	r2, r7, #32
    2c1e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2c22:	f008 fb8f 	bl	b344 <z_impl_z_log_msg2_static_create>
	int idx_max = USB_BSTRING_UTF16LE_IDX_MAX(str_descr->bLength);
    2c26:	7823      	ldrb	r3, [r4, #0]
	for (int i = idx_max; i >= 0; i -= 2) {
    2c28:	f06f 0102 	mvn.w	r1, #2
    2c2c:	18e2      	adds	r2, r4, r3
    2c2e:	1b09      	subs	r1, r1, r4
    2c30:	eb04 0353 	add.w	r3, r4, r3, lsr #1
    2c34:	42d1      	cmn	r1, r2
    2c36:	d512      	bpl.n	2c5e <usb_fix_descriptor+0x1d2>
			str_descr_idx += 1U;
    2c38:	3601      	adds	r6, #1
    2c3a:	b2f6      	uxtb	r6, r6
			break;
    2c3c:	e744      	b.n	2ac8 <usb_fix_descriptor+0x3c>
	memcpy(sn->bString, runtime_sn, runtime_sn_len);
    2c3e:	4649      	mov	r1, r9
    2c40:	1ca0      	adds	r0, r4, #2
    2c42:	f008 fc44 	bl	b4ce <memcpy>
    2c46:	e7ee      	b.n	2c26 <usb_fix_descriptor+0x19a>
			if (str_descr_idx) {
    2c48:	2e00      	cmp	r6, #0
    2c4a:	d1ec      	bne.n	2c26 <usb_fix_descriptor+0x19a>
				if (!cfg_descr) {
    2c4c:	f1b8 0f00 	cmp.w	r8, #0
    2c50:	d10e      	bne.n	2c70 <usb_fix_descriptor+0x1e4>
					LOG_ERR("Incomplete device descriptor");
    2c52:	4b1a      	ldr	r3, [pc, #104]	; (2cbc <usb_fix_descriptor+0x230>)
    2c54:	627b      	str	r3, [r7, #36]	; 0x24
    2c56:	2302      	movs	r3, #2
    2c58:	623b      	str	r3, [r7, #32]
    2c5a:	4643      	mov	r3, r8
    2c5c:	e763      	b.n	2b26 <usb_fix_descriptor+0x9a>
		buf[i] = 0U;
    2c5e:	f04f 0000 	mov.w	r0, #0
    2c62:	f802 0c01 	strb.w	r0, [r2, #-1]
		buf[i - 1] = buf[ascii_idx_max--];
    2c66:	f813 0901 	ldrb.w	r0, [r3], #-1
    2c6a:	f802 0d02 	strb.w	r0, [r2, #-2]!
	for (int i = idx_max; i >= 0; i -= 2) {
    2c6e:	e7e1      	b.n	2c34 <usb_fix_descriptor+0x1a8>
				sys_put_le16((uint8_t *)head - (uint8_t *)cfg_descr,
    2c70:	eba4 0308 	sub.w	r3, r4, r8
    2c74:	f888 3002 	strb.w	r3, [r8, #2]
	dst[1] = val >> 8;
    2c78:	f3c3 2307 	ubfx	r3, r3, #8, #8
    2c7c:	f888 3003 	strb.w	r3, [r8, #3]
				cfg_descr->bNumInterfaces = numof_ifaces;
    2c80:	f888 a004 	strb.w	sl, [r8, #4]
    2c84:	e7d8      	b.n	2c38 <usb_fix_descriptor+0x1ac>
				if (cfg_data->interface_config) {
    2c86:	68ab      	ldr	r3, [r5, #8]
    2c88:	2b00      	cmp	r3, #0
    2c8a:	f43f af25 	beq.w	2ad8 <usb_fix_descriptor+0x4c>
					cfg_data->interface_config(head,
    2c8e:	4651      	mov	r1, sl
    2c90:	4620      	mov	r0, r4
    2c92:	4798      	blx	r3
    2c94:	e720      	b.n	2ad8 <usb_fix_descriptor+0x4c>
    2c96:	bf00      	nop
    2c98:	20000236 	.word	0x20000236
    2c9c:	0000ce6f 	.word	0x0000ce6f
    2ca0:	0000c7ac 	.word	0x0000c7ac
    2ca4:	20000238 	.word	0x20000238
    2ca8:	2000025c 	.word	0x2000025c
    2cac:	0000cda9 	.word	0x0000cda9
    2cb0:	0000cdea 	.word	0x0000cdea
    2cb4:	0000cd98 	.word	0x0000cd98
    2cb8:	0000ce07 	.word	0x0000ce07
    2cbc:	0000ce52 	.word	0x0000ce52

00002cc0 <usb_get_device_descriptor>:


uint8_t *usb_get_device_descriptor(void)
{
    2cc0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	LOG_DBG("__usb_descriptor_start %p", __usb_descriptor_start);
	LOG_DBG("__usb_descriptor_end %p", __usb_descriptor_end);

	if (usb_fix_descriptor(__usb_descriptor_start)) {
    2cc2:	480a      	ldr	r0, [pc, #40]	; (2cec <usb_get_device_descriptor+0x2c>)
    2cc4:	f7ff fee2 	bl	2a8c <usb_fix_descriptor>
    2cc8:	b170      	cbz	r0, 2ce8 <usb_get_device_descriptor+0x28>
		LOG_ERR("Failed to fixup USB descriptor");
    2cca:	4b09      	ldr	r3, [pc, #36]	; (2cf0 <usb_get_device_descriptor+0x30>)
    2ccc:	9305      	str	r3, [sp, #20]
    2cce:	2302      	movs	r3, #2
    2cd0:	9304      	str	r3, [sp, #16]
    2cd2:	4808      	ldr	r0, [pc, #32]	; (2cf4 <usb_get_device_descriptor+0x34>)
    2cd4:	2300      	movs	r3, #0
    2cd6:	aa04      	add	r2, sp, #16
    2cd8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    2cdc:	f008 fb32 	bl	b344 <z_impl_z_log_msg2_static_create>
		return NULL;
    2ce0:	2000      	movs	r0, #0
	}

	return (uint8_t *) __usb_descriptor_start;
}
    2ce2:	b007      	add	sp, #28
    2ce4:	f85d fb04 	ldr.w	pc, [sp], #4
	return (uint8_t *) __usb_descriptor_start;
    2ce8:	4800      	ldr	r0, [pc, #0]	; (2cec <usb_get_device_descriptor+0x2c>)
    2cea:	e7fa      	b.n	2ce2 <usb_get_device_descriptor+0x22>
    2cec:	200001b4 	.word	0x200001b4
    2cf0:	0000ce8f 	.word	0x0000ce8f
    2cf4:	0000c7ac 	.word	0x0000c7ac

00002cf8 <usb_ep_get_transfer>:
/** Max number of parallel transfers */
static struct usb_transfer_data ut_data[CONFIG_USB_MAX_NUM_TRANSFERS];

/* Transfer management */
static struct usb_transfer_data *usb_ep_get_transfer(uint8_t ep)
{
    2cf8:	b510      	push	{r4, lr}
    2cfa:	4b09      	ldr	r3, [pc, #36]	; (2d20 <usb_ep_get_transfer+0x28>)
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2cfc:	2100      	movs	r1, #0
    2cfe:	461a      	mov	r2, r3
		if (ut_data[i].ep == ep && ut_data[i].status != 0) {
    2d00:	781c      	ldrb	r4, [r3, #0]
    2d02:	4284      	cmp	r4, r0
    2d04:	d104      	bne.n	2d10 <usb_ep_get_transfer+0x18>
    2d06:	685c      	ldr	r4, [r3, #4]
    2d08:	b114      	cbz	r4, 2d10 <usb_ep_get_transfer+0x18>
			return &ut_data[i];
    2d0a:	eb02 1081 	add.w	r0, r2, r1, lsl #6
		}
	}

	return NULL;
}
    2d0e:	bd10      	pop	{r4, pc}
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2d10:	3101      	adds	r1, #1
    2d12:	2904      	cmp	r1, #4
    2d14:	f103 0340 	add.w	r3, r3, #64	; 0x40
    2d18:	d1f2      	bne.n	2d00 <usb_ep_get_transfer+0x8>
	return NULL;
    2d1a:	2000      	movs	r0, #0
    2d1c:	e7f7      	b.n	2d0e <usb_ep_get_transfer+0x16>
    2d1e:	bf00      	nop
    2d20:	20000ce0 	.word	0x20000ce0

00002d24 <usb_transfer_work>:

	return false;
}

static void usb_transfer_work(struct k_work *item)
{
    2d24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2d28:	b083      	sub	sp, #12
	uint8_t ep;

	trans = CONTAINER_OF(item, struct usb_transfer_data, work);
	ep = trans->ep;

	if (trans->status != -EBUSY) {
    2d2a:	f850 3c28 	ldr.w	r3, [r0, #-40]
	ep = trans->ep;
    2d2e:	f810 5c2c 	ldrb.w	r5, [r0, #-44]
	if (trans->status != -EBUSY) {
    2d32:	3310      	adds	r3, #16
{
    2d34:	af00      	add	r7, sp, #0
    2d36:	4604      	mov	r4, r0
	if (trans->status != -EBUSY) {
    2d38:	d111      	bne.n	2d5e <usb_transfer_work+0x3a>
		/* transfer cancelled or already completed */
		LOG_DBG("Transfer cancelled or completed, ep 0x%02x", ep);
		goto done;
	}

	if (trans->flags & USB_TRANS_WRITE) {
    2d3a:	6903      	ldr	r3, [r0, #16]
		if (!trans->bsize) {
    2d3c:	f850 2c20 	ldr.w	r2, [r0, #-32]
	if (trans->flags & USB_TRANS_WRITE) {
    2d40:	f013 0602 	ands.w	r6, r3, #2
    2d44:	d04e      	beq.n	2de4 <usb_transfer_work+0xc0>
		if (!trans->bsize) {
    2d46:	bb0a      	cbnz	r2, 2d8c <usb_transfer_work+0x68>
			if (!(trans->flags & USB_TRANS_NO_ZLP)) {
    2d48:	f013 0304 	ands.w	r3, r3, #4
    2d4c:	d104      	bne.n	2d58 <usb_transfer_work+0x34>
				LOG_DBG("Transfer ZLP");
				usb_write(ep, NULL, 0, NULL);
    2d4e:	461a      	mov	r2, r3
    2d50:	4619      	mov	r1, r3
    2d52:	4628      	mov	r0, r5
    2d54:	f008 fb3b 	bl	b3ce <usb_write>
			}
			trans->status = 0;
    2d58:	2300      	movs	r3, #0

		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
		if (ret) {
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
			/* transfer error */
			trans->status = -EINVAL;
    2d5a:	f844 3c28 	str.w	r3, [r4, #-40]
		/* we expect mote data, clear NAK */
		usb_dc_ep_read_continue(ep);
	}

done:
	if (trans->status != -EBUSY && trans->cb) { /* Transfer complete */
    2d5e:	f854 3c28 	ldr.w	r3, [r4, #-40]
    2d62:	3310      	adds	r3, #16
    2d64:	d00e      	beq.n	2d84 <usb_transfer_work+0x60>
    2d66:	f854 6c18 	ldr.w	r6, [r4, #-24]
    2d6a:	b15e      	cbz	r6, 2d84 <usb_transfer_work+0x60>
		usb_transfer_callback cb = trans->cb;
		int tsize = trans->tsize;
    2d6c:	f854 8c1c 	ldr.w	r8, [r4, #-28]
		void *priv = trans->priv;
    2d70:	f854 9c14 	ldr.w	r9, [r4, #-20]

		if (k_is_in_isr()) {
    2d74:	f009 f86c 	bl	be50 <k_is_in_isr>
    2d78:	2800      	cmp	r0, #0
    2d7a:	d06f      	beq.n	2e5c <usb_transfer_work+0x138>
			/* reschedule completion in thread context */
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2d7c:	483f      	ldr	r0, [pc, #252]	; (2e7c <usb_transfer_work+0x158>)
    2d7e:	4621      	mov	r1, r4
    2d80:	f009 f946 	bl	c010 <k_work_submit_to_queue>
		/* Transfer completion callback */
		if (trans->status != -ECANCELED) {
			cb(ep, tsize, priv);
		}
	}
}
    2d84:	370c      	adds	r7, #12
    2d86:	46bd      	mov	sp, r7
    2d88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
    2d8c:	f850 1c24 	ldr.w	r1, [r0, #-36]
    2d90:	1d3b      	adds	r3, r7, #4
    2d92:	4628      	mov	r0, r5
    2d94:	f008 fb1b 	bl	b3ce <usb_write>
		if (ret) {
    2d98:	b198      	cbz	r0, 2dc2 <usb_transfer_work+0x9e>
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
    2d9a:	4b39      	ldr	r3, [pc, #228]	; (2e80 <usb_transfer_work+0x15c>)
    2d9c:	466e      	mov	r6, sp
    2d9e:	b088      	sub	sp, #32
    2da0:	466a      	mov	r2, sp
    2da2:	e9c2 3005 	strd	r3, r0, [r2, #20]
    2da6:	2304      	movs	r3, #4
    2da8:	61d5      	str	r5, [r2, #28]
    2daa:	f842 3f10 	str.w	r3, [r2, #16]!
    2dae:	4835      	ldr	r0, [pc, #212]	; (2e84 <usb_transfer_work+0x160>)
    2db0:	2300      	movs	r3, #0
    2db2:	f44f 5101 	mov.w	r1, #8256	; 0x2040
    2db6:	f008 fac5 	bl	b344 <z_impl_z_log_msg2_static_create>
    2dba:	46b5      	mov	sp, r6
			trans->status = -EINVAL;
    2dbc:	f06f 0315 	mvn.w	r3, #21
    2dc0:	e7cb      	b.n	2d5a <usb_transfer_work+0x36>
		trans->buffer += bytes;
    2dc2:	687a      	ldr	r2, [r7, #4]
    2dc4:	f854 3c24 	ldr.w	r3, [r4, #-36]
    2dc8:	4413      	add	r3, r2
    2dca:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    2dce:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2dd2:	1a9b      	subs	r3, r3, r2
    2dd4:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    2dd8:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2ddc:	4413      	add	r3, r2
    2dde:	f844 3c1c 	str.w	r3, [r4, #-28]
    2de2:	e7bc      	b.n	2d5e <usb_transfer_work+0x3a>
		ret = usb_dc_ep_read_wait(ep, trans->buffer, trans->bsize,
    2de4:	f850 1c24 	ldr.w	r1, [r0, #-36]
    2de8:	1d3b      	adds	r3, r7, #4
    2dea:	4628      	mov	r0, r5
    2dec:	f002 f816 	bl	4e1c <usb_dc_ep_read_wait>
		if (ret) {
    2df0:	b188      	cbz	r0, 2e16 <usb_transfer_work+0xf2>
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
    2df2:	4b23      	ldr	r3, [pc, #140]	; (2e80 <usb_transfer_work+0x15c>)
    2df4:	46e8      	mov	r8, sp
    2df6:	b088      	sub	sp, #32
    2df8:	466a      	mov	r2, sp
    2dfa:	e9c2 3005 	strd	r3, r0, [r2, #20]
    2dfe:	2304      	movs	r3, #4
    2e00:	61d5      	str	r5, [r2, #28]
    2e02:	f842 3f10 	str.w	r3, [r2, #16]!
    2e06:	481f      	ldr	r0, [pc, #124]	; (2e84 <usb_transfer_work+0x160>)
    2e08:	4633      	mov	r3, r6
    2e0a:	f44f 5101 	mov.w	r1, #8256	; 0x2040
    2e0e:	f008 fa99 	bl	b344 <z_impl_z_log_msg2_static_create>
    2e12:	46c5      	mov	sp, r8
			trans->status = -EINVAL;
    2e14:	e7d2      	b.n	2dbc <usb_transfer_work+0x98>
		trans->buffer += bytes;
    2e16:	687e      	ldr	r6, [r7, #4]
    2e18:	f854 3c24 	ldr.w	r3, [r4, #-36]
    2e1c:	4433      	add	r3, r6
    2e1e:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
    2e22:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2e26:	1b9b      	subs	r3, r3, r6
    2e28:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
    2e2c:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2e30:	4433      	add	r3, r6
    2e32:	f844 3c1c 	str.w	r3, [r4, #-28]
		if (!bytes || (bytes % usb_dc_ep_mps(ep)) || !trans->bsize) {
    2e36:	2e00      	cmp	r6, #0
    2e38:	d08e      	beq.n	2d58 <usb_transfer_work+0x34>
    2e3a:	4628      	mov	r0, r5
    2e3c:	f002 f8c6 	bl	4fcc <usb_dc_ep_mps>
    2e40:	fbb6 f3f0 	udiv	r3, r6, r0
    2e44:	fb03 6610 	mls	r6, r3, r0, r6
    2e48:	2e00      	cmp	r6, #0
    2e4a:	d185      	bne.n	2d58 <usb_transfer_work+0x34>
    2e4c:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2e50:	2b00      	cmp	r3, #0
    2e52:	d081      	beq.n	2d58 <usb_transfer_work+0x34>
		usb_dc_ep_read_continue(ep);
    2e54:	4628      	mov	r0, r5
    2e56:	f002 f847 	bl	4ee8 <usb_dc_ep_read_continue>
    2e5a:	e780      	b.n	2d5e <usb_transfer_work+0x3a>
		trans->cb = NULL;
    2e5c:	f844 0c18 	str.w	r0, [r4, #-24]
	z_impl_k_sem_give(sem);
    2e60:	f1a4 0010 	sub.w	r0, r4, #16
    2e64:	f006 fc98 	bl	9798 <z_impl_k_sem_give>
		if (trans->status != -ECANCELED) {
    2e68:	f854 3c28 	ldr.w	r3, [r4, #-40]
    2e6c:	338c      	adds	r3, #140	; 0x8c
    2e6e:	d089      	beq.n	2d84 <usb_transfer_work+0x60>
			cb(ep, tsize, priv);
    2e70:	464a      	mov	r2, r9
    2e72:	4641      	mov	r1, r8
    2e74:	4628      	mov	r0, r5
    2e76:	47b0      	blx	r6
    2e78:	e784      	b.n	2d84 <usb_transfer_work+0x60>
    2e7a:	bf00      	nop
    2e7c:	20000a68 	.word	0x20000a68
    2e80:	0000cebd 	.word	0x0000cebd
    2e84:	0000c7cc 	.word	0x0000c7cc

00002e88 <usb_cancel_transfer>:
	irq_unlock(key);
	return ret;
}

void usb_cancel_transfer(uint8_t ep)
{
    2e88:	b510      	push	{r4, lr}
	__asm__ volatile(
    2e8a:	f04f 0320 	mov.w	r3, #32
    2e8e:	f3ef 8411 	mrs	r4, BASEPRI
    2e92:	f383 8812 	msr	BASEPRI_MAX, r3
    2e96:	f3bf 8f6f 	isb	sy
	struct usb_transfer_data *trans;
	unsigned int key;

	key = irq_lock();

	trans = usb_ep_get_transfer(ep);
    2e9a:	f7ff ff2d 	bl	2cf8 <usb_ep_get_transfer>
	if (!trans) {
    2e9e:	b150      	cbz	r0, 2eb6 <usb_cancel_transfer+0x2e>
		goto done;
	}

	if (trans->status != -EBUSY) {
    2ea0:	6843      	ldr	r3, [r0, #4]
    2ea2:	3310      	adds	r3, #16
    2ea4:	d107      	bne.n	2eb6 <usb_cancel_transfer+0x2e>
		goto done;
	}

	trans->status = -ECANCELED;
    2ea6:	f06f 038b 	mvn.w	r3, #139	; 0x8b
    2eaa:	6043      	str	r3, [r0, #4]
	k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2eac:	f100 012c 	add.w	r1, r0, #44	; 0x2c
    2eb0:	4803      	ldr	r0, [pc, #12]	; (2ec0 <usb_cancel_transfer+0x38>)
    2eb2:	f009 f8ad 	bl	c010 <k_work_submit_to_queue>
	__asm__ volatile(
    2eb6:	f384 8811 	msr	BASEPRI, r4
    2eba:	f3bf 8f6f 	isb	sy

done:
	irq_unlock(key);
}
    2ebe:	bd10      	pop	{r4, pc}
    2ec0:	20000a68 	.word	0x20000a68

00002ec4 <usb_cancel_transfers>:

void usb_cancel_transfers(void)
{
    2ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2ec8:	4c10      	ldr	r4, [pc, #64]	; (2f0c <usb_cancel_transfers+0x48>)

		key = irq_lock();

		if (trans->status == -EBUSY) {
			trans->status = -ECANCELED;
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2eca:	f8df 8044 	ldr.w	r8, [pc, #68]	; 2f10 <usb_cancel_transfers+0x4c>
{
    2ece:	2504      	movs	r5, #4
			trans->status = -ECANCELED;
    2ed0:	f06f 078b 	mvn.w	r7, #139	; 0x8b
	__asm__ volatile(
    2ed4:	f04f 0320 	mov.w	r3, #32
    2ed8:	f3ef 8611 	mrs	r6, BASEPRI
    2edc:	f383 8812 	msr	BASEPRI_MAX, r3
    2ee0:	f3bf 8f6f 	isb	sy
		if (trans->status == -EBUSY) {
    2ee4:	6863      	ldr	r3, [r4, #4]
    2ee6:	3310      	adds	r3, #16
    2ee8:	d105      	bne.n	2ef6 <usb_cancel_transfers+0x32>
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2eea:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    2eee:	4640      	mov	r0, r8
			trans->status = -ECANCELED;
    2ef0:	6067      	str	r7, [r4, #4]
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
    2ef2:	f009 f88d 	bl	c010 <k_work_submit_to_queue>
	__asm__ volatile(
    2ef6:	f386 8811 	msr	BASEPRI, r6
    2efa:	f3bf 8f6f 	isb	sy
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2efe:	3d01      	subs	r5, #1
    2f00:	f104 0440 	add.w	r4, r4, #64	; 0x40
    2f04:	d1e6      	bne.n	2ed4 <usb_cancel_transfers+0x10>
			LOG_DBG("Cancel transfer for ep: 0x%02x", trans->ep);
		}

		irq_unlock(key);
	}
}
    2f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2f0a:	bf00      	nop
    2f0c:	20000ce0 	.word	0x20000ce0
    2f10:	20000a68 	.word	0x20000a68

00002f14 <usb_transfer_init>:
	return pdata.tsize;
}

/* Init transfer slots */
int usb_transfer_init(void)
{
    2f14:	b570      	push	{r4, r5, r6, lr}
    2f16:	4c0a      	ldr	r4, [pc, #40]	; (2f40 <usb_transfer_init+0x2c>)
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
		k_work_init(&ut_data[i].work, usb_transfer_work);
    2f18:	4e0a      	ldr	r6, [pc, #40]	; (2f44 <usb_transfer_init+0x30>)
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2f1a:	2500      	movs	r5, #0
		k_work_init(&ut_data[i].work, usb_transfer_work);
    2f1c:	4631      	mov	r1, r6
    2f1e:	4620      	mov	r0, r4
    2f20:	f009 f86d 	bl	bffe <k_work_init>
	return z_impl_k_sem_init(sem, initial_count, limit);
    2f24:	2201      	movs	r2, #1
    2f26:	f1a4 0010 	sub.w	r0, r4, #16
    2f2a:	4611      	mov	r1, r2
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
    2f2c:	3501      	adds	r5, #1
    2f2e:	f009 f829 	bl	bf84 <z_impl_k_sem_init>
    2f32:	2d04      	cmp	r5, #4
    2f34:	f104 0440 	add.w	r4, r4, #64	; 0x40
    2f38:	d1f0      	bne.n	2f1c <usb_transfer_init+0x8>
		k_sem_init(&ut_data[i].sem, 1, 1);
	}

	return 0;
}
    2f3a:	2000      	movs	r0, #0
    2f3c:	bd70      	pop	{r4, r5, r6, pc}
    2f3e:	bf00      	nop
    2f40:	20000d0c 	.word	0x20000d0c
    2f44:	00002d25 	.word	0x00002d25

00002f48 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    2f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2f4c:	4605      	mov	r5, r0
	__asm__ volatile(
    2f4e:	f04f 0320 	mov.w	r3, #32
    2f52:	f3ef 8611 	mrs	r6, BASEPRI
    2f56:	f383 8812 	msr	BASEPRI_MAX, r3
    2f5a:	f3bf 8f6f 	isb	sy
	return list->head;
    2f5e:	4b0e      	ldr	r3, [pc, #56]	; (2f98 <pm_state_notify+0x50>)
    2f60:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2f62:	b19c      	cbz	r4, 2f8c <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    2f64:	4f0d      	ldr	r7, [pc, #52]	; (2f9c <pm_state_notify+0x54>)
    2f66:	f8df 8038 	ldr.w	r8, [pc, #56]	; 2fa0 <pm_state_notify+0x58>
    2f6a:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    2f6e:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    2f72:	2d00      	cmp	r5, #0
    2f74:	bf08      	it	eq
    2f76:	4613      	moveq	r3, r2
		if (callback) {
    2f78:	b12b      	cbz	r3, 2f86 <pm_state_notify+0x3e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    2f7a:	f898 2014 	ldrb.w	r2, [r8, #20]
    2f7e:	fb09 f202 	mul.w	r2, r9, r2
    2f82:	5cb8      	ldrb	r0, [r7, r2]
    2f84:	4798      	blx	r3
	return node->next;
    2f86:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2f88:	2c00      	cmp	r4, #0
    2f8a:	d1f0      	bne.n	2f6e <pm_state_notify+0x26>
	__asm__ volatile(
    2f8c:	f386 8811 	msr	BASEPRI, r6
    2f90:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    2f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2f98:	20000de0 	.word	0x20000de0
    2f9c:	20000de8 	.word	0x20000de8
    2fa0:	20001ae0 	.word	0x20001ae0

00002fa4 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2fa4:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
    2fa6:	2301      	movs	r3, #1
    2fa8:	f000 001f 	and.w	r0, r0, #31
    2fac:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2fb0:	4b07      	ldr	r3, [pc, #28]	; (2fd0 <atomic_clear_bit.constprop.0+0x2c>)
    2fb2:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2fb6:	43c0      	mvns	r0, r0
    2fb8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    2fbc:	e853 2f00 	ldrex	r2, [r3]
    2fc0:	4002      	ands	r2, r0
    2fc2:	e843 2100 	strex	r1, r2, [r3]
    2fc6:	2900      	cmp	r1, #0
    2fc8:	d1f8      	bne.n	2fbc <atomic_clear_bit.constprop.0+0x18>
    2fca:	f3bf 8f5b 	dmb	ish
}
    2fce:	4770      	bx	lr
    2fd0:	20000df4 	.word	0x20000df4

00002fd4 <pm_system_resume>:

void pm_system_resume(void)
{
    2fd4:	b538      	push	{r3, r4, r5, lr}
	uint8_t id = _current_cpu->id;
    2fd6:	4b1a      	ldr	r3, [pc, #104]	; (3040 <pm_system_resume+0x6c>)
    2fd8:	7d1c      	ldrb	r4, [r3, #20]
    2fda:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    2fde:	f004 031f 	and.w	r3, r4, #31
    2fe2:	2201      	movs	r2, #1
    2fe4:	409a      	lsls	r2, r3
    2fe6:	4b17      	ldr	r3, [pc, #92]	; (3044 <pm_system_resume+0x70>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2fe8:	0961      	lsrs	r1, r4, #5
    2fea:	43d0      	mvns	r0, r2
    2fec:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    2ff0:	e853 1f00 	ldrex	r1, [r3]
    2ff4:	ea01 0500 	and.w	r5, r1, r0
    2ff8:	e843 5c00 	strex	ip, r5, [r3]
    2ffc:	f1bc 0f00 	cmp.w	ip, #0
    3000:	d1f6      	bne.n	2ff0 <pm_system_resume+0x1c>
    3002:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    3006:	4211      	tst	r1, r2
    3008:	d013      	beq.n	3032 <pm_system_resume+0x5e>
	if (pm_state_exit_post_ops != NULL) {
    300a:	4b0f      	ldr	r3, [pc, #60]	; (3048 <pm_system_resume+0x74>)
    300c:	4d0f      	ldr	r5, [pc, #60]	; (304c <pm_system_resume+0x78>)
    300e:	b18b      	cbz	r3, 3034 <pm_system_resume+0x60>
		pm_state_exit_post_ops(info->state, info->substate_id);
    3010:	230c      	movs	r3, #12
    3012:	4363      	muls	r3, r4
    3014:	18ea      	adds	r2, r5, r3
    3016:	5ce8      	ldrb	r0, [r5, r3]
    3018:	7851      	ldrb	r1, [r2, #1]
    301a:	f008 fa89 	bl	b530 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    301e:	2000      	movs	r0, #0
    3020:	f7ff ff92 	bl	2f48 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    3024:	230c      	movs	r3, #12
    3026:	435c      	muls	r4, r3
    3028:	192a      	adds	r2, r5, r4
    302a:	2300      	movs	r3, #0
    302c:	512b      	str	r3, [r5, r4]
    302e:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    3032:	bd38      	pop	{r3, r4, r5, pc}
    3034:	f383 8811 	msr	BASEPRI, r3
    3038:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    303c:	e7ef      	b.n	301e <pm_system_resume+0x4a>
    303e:	bf00      	nop
    3040:	20001ae0 	.word	0x20001ae0
    3044:	20000df8 	.word	0x20000df8
    3048:	0000b531 	.word	0x0000b531
    304c:	20000de8 	.word	0x20000de8

00003050 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    3050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    3054:	4b32      	ldr	r3, [pc, #200]	; (3120 <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    3056:	4a33      	ldr	r2, [pc, #204]	; (3124 <pm_system_suspend+0xd4>)
    3058:	7d1c      	ldrb	r4, [r3, #20]
    305a:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    305e:	0963      	lsrs	r3, r4, #5
    3060:	ea4f 0983 	mov.w	r9, r3, lsl #2
    3064:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3068:	4e2f      	ldr	r6, [pc, #188]	; (3128 <pm_system_suspend+0xd8>)
    306a:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    306e:	f004 081f 	and.w	r8, r4, #31
    3072:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    3076:	f013 0f01 	tst.w	r3, #1
{
    307a:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    307c:	d10a      	bne.n	3094 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    307e:	4601      	mov	r1, r0
    3080:	4620      	mov	r0, r4
    3082:	f000 f869 	bl	3158 <pm_policy_next_state>
		if (info != NULL) {
    3086:	b128      	cbz	r0, 3094 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
    3088:	c807      	ldmia	r0, {r0, r1, r2}
    308a:	230c      	movs	r3, #12
    308c:	fb03 6304 	mla	r3, r3, r4, r6
    3090:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    3094:	230c      	movs	r3, #12
    3096:	4363      	muls	r3, r4
    3098:	18f2      	adds	r2, r6, r3
    309a:	5cf5      	ldrb	r5, [r6, r3]
    309c:	b92d      	cbnz	r5, 30aa <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
    309e:	4620      	mov	r0, r4
    30a0:	f7ff ff80 	bl	2fa4 <atomic_clear_bit.constprop.0>
		ret = false;
    30a4:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    30a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
    30aa:	1c7b      	adds	r3, r7, #1
    30ac:	d00f      	beq.n	30ce <pm_system_suspend+0x7e>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    30ae:	f8d2 c008 	ldr.w	ip, [r2, #8]
    30b2:	481e      	ldr	r0, [pc, #120]	; (312c <pm_system_suspend+0xdc>)
    30b4:	4a1e      	ldr	r2, [pc, #120]	; (3130 <pm_system_suspend+0xe0>)
    30b6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    30ba:	2100      	movs	r1, #0
    30bc:	2300      	movs	r3, #0
    30be:	fbec 0105 	umlal	r0, r1, ip, r5
    30c2:	f7fd f80d 	bl	e0 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    30c6:	2101      	movs	r1, #1
    30c8:	1a38      	subs	r0, r7, r0
    30ca:	f009 f8fd 	bl	c2c8 <z_set_timeout_expiry>
	k_sched_lock();
    30ce:	f006 fd71 	bl	9bb4 <k_sched_lock>
	pm_state_notify(true);
    30d2:	2001      	movs	r0, #1
    30d4:	f7ff ff38 	bl	2f48 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    30d8:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    30dc:	2301      	movs	r3, #1
    30de:	fa03 f808 	lsl.w	r8, r3, r8
    30e2:	4b14      	ldr	r3, [pc, #80]	; (3134 <pm_system_suspend+0xe4>)
    30e4:	4499      	add	r9, r3
    30e6:	e859 3f00 	ldrex	r3, [r9]
    30ea:	ea43 0308 	orr.w	r3, r3, r8
    30ee:	e849 3200 	strex	r2, r3, [r9]
    30f2:	2a00      	cmp	r2, #0
    30f4:	d1f7      	bne.n	30e6 <pm_system_suspend+0x96>
    30f6:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    30fa:	4b0f      	ldr	r3, [pc, #60]	; (3138 <pm_system_suspend+0xe8>)
    30fc:	b133      	cbz	r3, 310c <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
    30fe:	230c      	movs	r3, #12
    3100:	4363      	muls	r3, r4
    3102:	18f2      	adds	r2, r6, r3
    3104:	5cf0      	ldrb	r0, [r6, r3]
    3106:	7851      	ldrb	r1, [r2, #1]
    3108:	f008 fa06 	bl	b518 <pm_state_set>
	pm_system_resume();
    310c:	f7ff ff62 	bl	2fd4 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
    3110:	4620      	mov	r0, r4
    3112:	f7ff ff47 	bl	2fa4 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
    3116:	f006 ff1d 	bl	9f54 <k_sched_unlock>
	bool ret = true;
    311a:	2001      	movs	r0, #1
    311c:	e7c3      	b.n	30a6 <pm_system_suspend+0x56>
    311e:	bf00      	nop
    3120:	20001ae0 	.word	0x20001ae0
    3124:	20000df4 	.word	0x20000df4
    3128:	20000de8 	.word	0x20000de8
    312c:	000f423f 	.word	0x000f423f
    3130:	000f4240 	.word	0x000f4240
    3134:	20000df8 	.word	0x20000df8
    3138:	0000b519 	.word	0x0000b519

0000313c <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    313c:	4b05      	ldr	r3, [pc, #20]	; (3154 <pm_policy_state_lock_is_active+0x18>)
    313e:	f3bf 8f5b 	dmb	ish
    3142:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    3146:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    314a:	3800      	subs	r0, #0
    314c:	bf18      	it	ne
    314e:	2001      	movne	r0, #1
    3150:	4770      	bx	lr
    3152:	bf00      	nop
    3154:	20000dfc 	.word	0x20000dfc

00003158 <pm_policy_next_state>:
{
    3158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    315c:	b085      	sub	sp, #20
    315e:	460f      	mov	r7, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    3160:	a903      	add	r1, sp, #12
    3162:	f000 f847 	bl	31f4 <pm_state_cpu_get_all>
    3166:	f8df 8080 	ldr.w	r8, [pc, #128]	; 31e8 <pm_policy_next_state+0x90>
    316a:	f8df a080 	ldr.w	sl, [pc, #128]	; 31ec <pm_policy_next_state+0x94>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    316e:	1e44      	subs	r4, r0, #1
    3170:	b224      	sxth	r4, r4
    3172:	f04f 0b00 	mov.w	fp, #0
    3176:	1c63      	adds	r3, r4, #1
    3178:	d104      	bne.n	3184 <pm_policy_next_state+0x2c>
	return NULL;
    317a:	2600      	movs	r6, #0
}
    317c:	4630      	mov	r0, r6
    317e:	b005      	add	sp, #20
    3180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    3184:	9a03      	ldr	r2, [sp, #12]
    3186:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    318a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    318e:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    3192:	f7ff ffd3 	bl	313c <pm_policy_state_lock_is_active>
    3196:	4605      	mov	r5, r0
    3198:	bb10      	cbnz	r0, 31e0 <pm_policy_next_state+0x88>
    319a:	6870      	ldr	r0, [r6, #4]
    319c:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    31a0:	46c4      	mov	ip, r8
    31a2:	4629      	mov	r1, r5
    31a4:	fbe0 c109 	umlal	ip, r1, r0, r9
    31a8:	4652      	mov	r2, sl
    31aa:	465b      	mov	r3, fp
    31ac:	4660      	mov	r0, ip
    31ae:	f7fc ff97 	bl	e0 <__aeabi_uldivmod>
    31b2:	9001      	str	r0, [sp, #4]
    31b4:	68b0      	ldr	r0, [r6, #8]
    31b6:	46c4      	mov	ip, r8
    31b8:	4629      	mov	r1, r5
    31ba:	fbe0 c109 	umlal	ip, r1, r0, r9
    31be:	465b      	mov	r3, fp
    31c0:	4652      	mov	r2, sl
    31c2:	4660      	mov	r0, ip
    31c4:	f7fc ff8c 	bl	e0 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    31c8:	4b09      	ldr	r3, [pc, #36]	; (31f0 <pm_policy_next_state+0x98>)
    31ca:	681b      	ldr	r3, [r3, #0]
    31cc:	1c59      	adds	r1, r3, #1
    31ce:	d001      	beq.n	31d4 <pm_policy_next_state+0x7c>
    31d0:	4283      	cmp	r3, r0
    31d2:	d905      	bls.n	31e0 <pm_policy_next_state+0x88>
		if ((ticks == K_TICKS_FOREVER) ||
    31d4:	1c7a      	adds	r2, r7, #1
    31d6:	d0d1      	beq.n	317c <pm_policy_next_state+0x24>
		    (ticks >= (min_residency + exit_latency))) {
    31d8:	9b01      	ldr	r3, [sp, #4]
    31da:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    31dc:	42b8      	cmp	r0, r7
    31de:	d9cd      	bls.n	317c <pm_policy_next_state+0x24>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    31e0:	3c01      	subs	r4, #1
    31e2:	b224      	sxth	r4, r4
    31e4:	e7c7      	b.n	3176 <pm_policy_next_state+0x1e>
    31e6:	bf00      	nop
    31e8:	000f423f 	.word	0x000f423f
    31ec:	000f4240 	.word	0x000f4240
    31f0:	20000008 	.word	0x20000008

000031f4 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    31f4:	b908      	cbnz	r0, 31fa <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    31f6:	4b02      	ldr	r3, [pc, #8]	; (3200 <pm_state_cpu_get_all+0xc>)
    31f8:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    31fa:	2000      	movs	r0, #0
    31fc:	4770      	bx	lr
    31fe:	bf00      	nop
    3200:	0000c8a0 	.word	0x0000c8a0

00003204 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    3204:	4901      	ldr	r1, [pc, #4]	; (320c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    3206:	2210      	movs	r2, #16
	str	r2, [r1]
    3208:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    320a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    320c:	e000ed10 	.word	0xe000ed10

00003210 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    3210:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    3212:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3214:	f380 8811 	msr	BASEPRI, r0
	isb
    3218:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    321c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    3220:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    3222:	b662      	cpsie	i
	isb
    3224:	f3bf 8f6f 	isb	sy

	bx	lr
    3228:	4770      	bx	lr
    322a:	bf00      	nop

0000322c <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    322c:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    322e:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    3230:	f381 8811 	msr	BASEPRI, r1

	wfe
    3234:	bf20      	wfe

	msr	BASEPRI, r0
    3236:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    323a:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    323c:	4770      	bx	lr
    323e:	bf00      	nop

00003240 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    3240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3244:	4681      	mov	r9, r0
    3246:	af00      	add	r7, sp, #0

	if (esf != NULL) {
    3248:	460c      	mov	r4, r1
    324a:	2900      	cmp	r1, #0
    324c:	d04c      	beq.n	32e8 <z_arm_fatal_error+0xa8>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    324e:	466e      	mov	r6, sp
    3250:	b08a      	sub	sp, #40	; 0x28
    3252:	466d      	mov	r5, sp
    3254:	e9d1 1200 	ldrd	r1, r2, [r1]
    3258:	68a3      	ldr	r3, [r4, #8]
    325a:	4827      	ldr	r0, [pc, #156]	; (32f8 <z_arm_fatal_error+0xb8>)
    325c:	46a8      	mov	r8, r5
    325e:	f04f 0a05 	mov.w	sl, #5
    3262:	e9c5 0105 	strd	r0, r1, [r5, #20]
    3266:	e9c5 2307 	strd	r2, r3, [r5, #28]
    326a:	f848 af10 	str.w	sl, [r8, #16]!
    326e:	4823      	ldr	r0, [pc, #140]	; (32fc <z_arm_fatal_error+0xbc>)
    3270:	4642      	mov	r2, r8
    3272:	2300      	movs	r3, #0
    3274:	f44f 5121 	mov.w	r1, #10304	; 0x2840
    3278:	f008 f864 	bl	b344 <z_impl_z_log_msg2_static_create>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    327c:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
    3280:	6963      	ldr	r3, [r4, #20]
    3282:	481f      	ldr	r0, [pc, #124]	; (3300 <z_arm_fatal_error+0xc0>)
    3284:	f8c5 a010 	str.w	sl, [r5, #16]
    3288:	46b5      	mov	sp, r6
    328a:	e9c5 0105 	strd	r0, r1, [r5, #20]
    328e:	46ad      	mov	sp, r5
    3290:	e9c5 2307 	strd	r2, r3, [r5, #28]
    3294:	4819      	ldr	r0, [pc, #100]	; (32fc <z_arm_fatal_error+0xbc>)
    3296:	4642      	mov	r2, r8
    3298:	2300      	movs	r3, #0
    329a:	f44f 5121 	mov.w	r1, #10304	; 0x2840
    329e:	f008 f851 	bl	b344 <z_impl_z_log_msg2_static_create>
    32a2:	46b5      	mov	sp, r6
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    32a4:	b088      	sub	sp, #32
    32a6:	466d      	mov	r5, sp
    32a8:	69e3      	ldr	r3, [r4, #28]
    32aa:	4a16      	ldr	r2, [pc, #88]	; (3304 <z_arm_fatal_error+0xc4>)
    32ac:	46a8      	mov	r8, r5
    32ae:	f04f 0a03 	mov.w	sl, #3
    32b2:	e9c5 2305 	strd	r2, r3, [r5, #20]
    32b6:	f848 af10 	str.w	sl, [r8, #16]!
    32ba:	4810      	ldr	r0, [pc, #64]	; (32fc <z_arm_fatal_error+0xbc>)
    32bc:	4642      	mov	r2, r8
    32be:	2300      	movs	r3, #0
    32c0:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    32c4:	f008 f83e 	bl	b344 <z_impl_z_log_msg2_static_create>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    32c8:	4a0f      	ldr	r2, [pc, #60]	; (3308 <z_arm_fatal_error+0xc8>)
    32ca:	69a3      	ldr	r3, [r4, #24]
    32cc:	f8c5 a010 	str.w	sl, [r5, #16]
    32d0:	46b5      	mov	sp, r6
    32d2:	e9c5 2305 	strd	r2, r3, [r5, #20]
    32d6:	46ad      	mov	sp, r5
    32d8:	4808      	ldr	r0, [pc, #32]	; (32fc <z_arm_fatal_error+0xbc>)
    32da:	2300      	movs	r3, #0
    32dc:	4642      	mov	r2, r8
    32de:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    32e2:	f008 f82f 	bl	b344 <z_impl_z_log_msg2_static_create>
    32e6:	46b5      	mov	sp, r6
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    32e8:	4621      	mov	r1, r4
    32ea:	4648      	mov	r0, r9
    32ec:	f005 fefa 	bl	90e4 <z_fatal_error>
}
    32f0:	46bd      	mov	sp, r7
    32f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    32f6:	bf00      	nop
    32f8:	0000ceea 	.word	0x0000ceea
    32fc:	0000c764 	.word	0x0000c764
    3300:	0000cf19 	.word	0x0000cf19
    3304:	0000cf48 	.word	0x0000cf48
    3308:	0000cf57 	.word	0x0000cf57

0000330c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    330c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    330e:	2b00      	cmp	r3, #0
    3310:	db08      	blt.n	3324 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3312:	2201      	movs	r2, #1
    3314:	f000 001f 	and.w	r0, r0, #31
    3318:	fa02 f000 	lsl.w	r0, r2, r0
    331c:	095b      	lsrs	r3, r3, #5
    331e:	4a02      	ldr	r2, [pc, #8]	; (3328 <arch_irq_enable+0x1c>)
    3320:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    3324:	4770      	bx	lr
    3326:	bf00      	nop
    3328:	e000e100 	.word	0xe000e100

0000332c <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    332c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    332e:	2b00      	cmp	r3, #0
    3330:	db0d      	blt.n	334e <arch_irq_disable+0x22>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3332:	2201      	movs	r2, #1
    3334:	095b      	lsrs	r3, r3, #5
    3336:	f000 001f 	and.w	r0, r0, #31
    333a:	fa02 f000 	lsl.w	r0, r2, r0
    333e:	3320      	adds	r3, #32
    3340:	4a03      	ldr	r2, [pc, #12]	; (3350 <arch_irq_disable+0x24>)
    3342:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    3346:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    334a:	f3bf 8f6f 	isb	sy
}
    334e:	4770      	bx	lr
    3350:	e000e100 	.word	0xe000e100

00003354 <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    3354:	4b05      	ldr	r3, [pc, #20]	; (336c <arch_irq_is_enabled+0x18>)
    3356:	0942      	lsrs	r2, r0, #5
    3358:	f000 001f 	and.w	r0, r0, #31
    335c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3360:	2301      	movs	r3, #1
    3362:	fa03 f000 	lsl.w	r0, r3, r0
}
    3366:	4010      	ands	r0, r2
    3368:	4770      	bx	lr
    336a:	bf00      	nop
    336c:	e000e100 	.word	0xe000e100

00003370 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    3370:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    3372:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3374:	bfa8      	it	ge
    3376:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    337a:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    337e:	bfb8      	it	lt
    3380:	4b06      	ldrlt	r3, [pc, #24]	; (339c <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3382:	ea4f 1141 	mov.w	r1, r1, lsl #5
    3386:	bfac      	ite	ge
    3388:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    338c:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3390:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3392:	bfb4      	ite	lt
    3394:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3396:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    339a:	4770      	bx	lr
    339c:	e000ed14 	.word	0xe000ed14

000033a0 <_arch_isr_direct_pm>:
	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
}

#ifdef CONFIG_PM
void _arch_isr_direct_pm(void)
{
    33a0:	b508      	push	{r3, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Lock all interrupts. irq_lock() will on this CPU only disable those
	 * lower than BASEPRI, which is not what we want. See comments in
	 * arch/arm/core/aarch32/isr_wrapper.S
	 */
	__asm__ volatile("cpsid i" : : : "memory");
    33a2:	b672      	cpsid	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	if (_kernel.idle) {
    33a4:	4b04      	ldr	r3, [pc, #16]	; (33b8 <_arch_isr_direct_pm+0x18>)
    33a6:	699a      	ldr	r2, [r3, #24]
    33a8:	b11a      	cbz	r2, 33b2 <_arch_isr_direct_pm+0x12>
		_kernel.idle = 0;
    33aa:	2200      	movs	r2, #0
    33ac:	619a      	str	r2, [r3, #24]
		z_pm_save_idle_exit();
    33ae:	f008 fd5c 	bl	be6a <z_pm_save_idle_exit>
	|| defined(CONFIG_ARMV7_R) \
	|| defined(CONFIG_AARCH32_ARMV8_R) \
	|| defined(CONFIG_ARMV7_A)
	irq_unlock(key);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile("cpsie i" : : : "memory");
    33b2:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

}
    33b4:	bd08      	pop	{r3, pc}
    33b6:	bf00      	nop
    33b8:	20001ae0 	.word	0x20001ae0

000033bc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    33bc:	bf30      	wfi
    b z_SysNmiOnReset
    33be:	f7ff bffd 	b.w	33bc <z_SysNmiOnReset>
    33c2:	bf00      	nop

000033c4 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    33c4:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    33c6:	4b08      	ldr	r3, [pc, #32]	; (33e8 <z_arm_prep_c+0x24>)
    33c8:	4a08      	ldr	r2, [pc, #32]	; (33ec <z_arm_prep_c+0x28>)
    33ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    33ce:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    33d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    33d4:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    33d8:	f005 ff1c 	bl	9214 <z_bss_zero>
	z_data_copy();
    33dc:	f006 feee 	bl	a1bc <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    33e0:	f000 fb94 	bl	3b0c <z_arm_interrupt_init>
	z_cstart();
    33e4:	f005 ff5a 	bl	929c <z_cstart>
    33e8:	00000000 	.word	0x00000000
    33ec:	e000ed00 	.word	0xe000ed00

000033f0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    33f0:	4a09      	ldr	r2, [pc, #36]	; (3418 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    33f2:	490a      	ldr	r1, [pc, #40]	; (341c <arch_swap+0x2c>)
	_current->arch.basepri = key;
    33f4:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    33f6:	6809      	ldr	r1, [r1, #0]
    33f8:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    33fa:	4909      	ldr	r1, [pc, #36]	; (3420 <arch_swap+0x30>)
	_current->arch.basepri = key;
    33fc:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    33fe:	684b      	ldr	r3, [r1, #4]
    3400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3404:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    3406:	2300      	movs	r3, #0
    3408:	f383 8811 	msr	BASEPRI, r3
    340c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    3410:	6893      	ldr	r3, [r2, #8]
}
    3412:	6f98      	ldr	r0, [r3, #120]	; 0x78
    3414:	4770      	bx	lr
    3416:	bf00      	nop
    3418:	20001ae0 	.word	0x20001ae0
    341c:	0000cac0 	.word	0x0000cac0
    3420:	e000ed00 	.word	0xe000ed00

00003424 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    3424:	4912      	ldr	r1, [pc, #72]	; (3470 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    3426:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    3428:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    342c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    342e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    3432:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3436:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    3438:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    343c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    3440:	4f0c      	ldr	r7, [pc, #48]	; (3474 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    3442:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    3446:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    3448:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    344a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    344c:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    344e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    3450:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    3452:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    3456:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    3458:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    345a:	f000 fbf3 	bl	3c44 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    345e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    3462:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    3466:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    346a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    346e:	4770      	bx	lr
    ldr r1, =_kernel
    3470:	20001ae0 	.word	0x20001ae0
    ldr v4, =_SCS_ICSR
    3474:	e000ed04 	.word	0xe000ed04

00003478 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    3478:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    347c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    347e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    3482:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    3486:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    3488:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    348c:	2902      	cmp	r1, #2
    beq _oops
    348e:	d0ff      	beq.n	3490 <_oops>

00003490 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    3490:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    3492:	f007 ffe4 	bl	b45e <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    3496:	bd01      	pop	{r0, pc}

00003498 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    3498:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    349c:	9b00      	ldr	r3, [sp, #0]
    349e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    34a2:	490a      	ldr	r1, [pc, #40]	; (34cc <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    34a4:	9b01      	ldr	r3, [sp, #4]
    34a6:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    34aa:	9b02      	ldr	r3, [sp, #8]
    34ac:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    34b0:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    34b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    34b8:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    34bc:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    34c0:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    34c2:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    34c4:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    34c6:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    34c8:	4770      	bx	lr
    34ca:	bf00      	nop
    34cc:	0000a9eb 	.word	0x0000a9eb

000034d0 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    34d0:	4a09      	ldr	r2, [pc, #36]	; (34f8 <z_check_thread_stack_fail+0x28>)
{
    34d2:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    34d4:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    34d6:	b170      	cbz	r0, 34f6 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    34d8:	f113 0f16 	cmn.w	r3, #22
    34dc:	6e40      	ldr	r0, [r0, #100]	; 0x64
    34de:	d005      	beq.n	34ec <z_check_thread_stack_fail+0x1c>
    34e0:	f1a0 0220 	sub.w	r2, r0, #32
    34e4:	429a      	cmp	r2, r3
    34e6:	d805      	bhi.n	34f4 <z_check_thread_stack_fail+0x24>
    34e8:	4283      	cmp	r3, r0
    34ea:	d203      	bcs.n	34f4 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    34ec:	4281      	cmp	r1, r0
    34ee:	bf28      	it	cs
    34f0:	2000      	movcs	r0, #0
    34f2:	4770      	bx	lr
    34f4:	2000      	movs	r0, #0
}
    34f6:	4770      	bx	lr
    34f8:	20001ae0 	.word	0x20001ae0

000034fc <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    34fc:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    34fe:	4b09      	ldr	r3, [pc, #36]	; (3524 <arch_switch_to_main_thread+0x28>)
    3500:	6098      	str	r0, [r3, #8]
{
    3502:	460d      	mov	r5, r1
    3504:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    3506:	f000 fb9d 	bl	3c44 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    350a:	4620      	mov	r0, r4
    350c:	f385 8809 	msr	PSP, r5
    3510:	2100      	movs	r1, #0
    3512:	b663      	cpsie	if
    3514:	f381 8811 	msr	BASEPRI, r1
    3518:	f3bf 8f6f 	isb	sy
    351c:	2200      	movs	r2, #0
    351e:	2300      	movs	r3, #0
    3520:	f007 fa63 	bl	a9ea <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    3524:	20001ae0 	.word	0x20001ae0

00003528 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    3528:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    352a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    352c:	4a0b      	ldr	r2, [pc, #44]	; (355c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    352e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    3530:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    3532:	bf1e      	ittt	ne
	movne	r1, #0
    3534:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    3536:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    3538:	f008 fc97 	blne	be6a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    353c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    353e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    3542:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    3546:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    354a:	4905      	ldr	r1, [pc, #20]	; (3560 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    354c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    354e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    3550:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    3552:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    3556:	4903      	ldr	r1, [pc, #12]	; (3564 <_isr_wrapper+0x3c>)
	bx r1
    3558:	4708      	bx	r1
    355a:	0000      	.short	0x0000
	ldr r2, =_kernel
    355c:	20001ae0 	.word	0x20001ae0
	ldr r1, =_sw_isr_table
    3560:	0000c5d4 	.word	0x0000c5d4
	ldr r1, =z_arm_int_exit
    3564:	00003569 	.word	0x00003569

00003568 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    3568:	4b04      	ldr	r3, [pc, #16]	; (357c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    356a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    356c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    356e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    3570:	d003      	beq.n	357a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    3572:	4903      	ldr	r1, [pc, #12]	; (3580 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    3574:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    3578:	600a      	str	r2, [r1, #0]

0000357a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    357a:	4770      	bx	lr
	ldr r3, =_kernel
    357c:	20001ae0 	.word	0x20001ae0
	ldr r1, =_SCS_ICSR
    3580:	e000ed04 	.word	0xe000ed04

00003584 <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    3584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3588:	b086      	sub	sp, #24
    358a:	af00      	add	r7, sp, #0
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
    358c:	4b3c      	ldr	r3, [pc, #240]	; (3680 <bus_fault.constprop.0+0xfc>)
    358e:	617b      	str	r3, [r7, #20]
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    3590:	4606      	mov	r6, r0
    3592:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    3594:	483b      	ldr	r0, [pc, #236]	; (3684 <bus_fault.constprop.0+0x100>)
    3596:	2402      	movs	r4, #2
    3598:	f107 0210 	add.w	r2, r7, #16
    359c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    35a0:	613c      	str	r4, [r7, #16]
    35a2:	f007 ff6b 	bl	b47c <z_log_msg2_static_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    35a6:	4b38      	ldr	r3, [pc, #224]	; (3688 <bus_fault.constprop.0+0x104>)
    35a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    35aa:	04db      	lsls	r3, r3, #19
    35ac:	d509      	bpl.n	35c2 <bus_fault.constprop.0+0x3e>
		PR_FAULT_INFO("  Stacking error");
    35ae:	4b37      	ldr	r3, [pc, #220]	; (368c <bus_fault.constprop.0+0x108>)
    35b0:	4834      	ldr	r0, [pc, #208]	; (3684 <bus_fault.constprop.0+0x100>)
    35b2:	f107 0210 	add.w	r2, r7, #16
    35b6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    35ba:	e9c7 4304 	strd	r4, r3, [r7, #16]
    35be:	f007 ff5d 	bl	b47c <z_log_msg2_static_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    35c2:	4b31      	ldr	r3, [pc, #196]	; (3688 <bus_fault.constprop.0+0x104>)
    35c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    35c6:	051c      	lsls	r4, r3, #20
    35c8:	d50a      	bpl.n	35e0 <bus_fault.constprop.0+0x5c>
		PR_FAULT_INFO("  Unstacking error");
    35ca:	4b31      	ldr	r3, [pc, #196]	; (3690 <bus_fault.constprop.0+0x10c>)
    35cc:	617b      	str	r3, [r7, #20]
    35ce:	482d      	ldr	r0, [pc, #180]	; (3684 <bus_fault.constprop.0+0x100>)
    35d0:	2302      	movs	r3, #2
    35d2:	f107 0210 	add.w	r2, r7, #16
    35d6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    35da:	613b      	str	r3, [r7, #16]
    35dc:	f007 ff4e 	bl	b47c <z_log_msg2_static_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    35e0:	4c29      	ldr	r4, [pc, #164]	; (3688 <bus_fault.constprop.0+0x104>)
    35e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    35e4:	0598      	lsls	r0, r3, #22
    35e6:	d522      	bpl.n	362e <bus_fault.constprop.0+0xaa>
		PR_FAULT_INFO("  Precise data bus error");
    35e8:	4b2a      	ldr	r3, [pc, #168]	; (3694 <bus_fault.constprop.0+0x110>)
    35ea:	617b      	str	r3, [r7, #20]
    35ec:	f107 0210 	add.w	r2, r7, #16
    35f0:	2302      	movs	r3, #2
    35f2:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    35f6:	4823      	ldr	r0, [pc, #140]	; (3684 <bus_fault.constprop.0+0x100>)
    35f8:	613b      	str	r3, [r7, #16]
    35fa:	f007 ff3f 	bl	b47c <z_log_msg2_static_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    35fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3600:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    3602:	0411      	lsls	r1, r2, #16
		PR_FAULT_INFO("  Precise data bus error");
    3604:	46e8      	mov	r8, sp
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3606:	d512      	bpl.n	362e <bus_fault.constprop.0+0xaa>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    3608:	b088      	sub	sp, #32
    360a:	4923      	ldr	r1, [pc, #140]	; (3698 <bus_fault.constprop.0+0x114>)
    360c:	481d      	ldr	r0, [pc, #116]	; (3684 <bus_fault.constprop.0+0x100>)
    360e:	466a      	mov	r2, sp
    3610:	e9c2 1305 	strd	r1, r3, [r2, #20]
    3614:	2303      	movs	r3, #3
    3616:	f842 3f10 	str.w	r3, [r2, #16]!
    361a:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    361e:	f007 ff2d 	bl	b47c <z_log_msg2_static_create.constprop.0>
    3622:	46c5      	mov	sp, r8
			if (from_hard_fault != 0) {
    3624:	b11e      	cbz	r6, 362e <bus_fault.constprop.0+0xaa>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    3626:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3628:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    362c:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    362e:	4b16      	ldr	r3, [pc, #88]	; (3688 <bus_fault.constprop.0+0x104>)
    3630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3632:	055a      	lsls	r2, r3, #21
    3634:	d50a      	bpl.n	364c <bus_fault.constprop.0+0xc8>
		PR_FAULT_INFO("  Imprecise data bus error");
    3636:	4b19      	ldr	r3, [pc, #100]	; (369c <bus_fault.constprop.0+0x118>)
    3638:	617b      	str	r3, [r7, #20]
    363a:	4812      	ldr	r0, [pc, #72]	; (3684 <bus_fault.constprop.0+0x100>)
    363c:	2302      	movs	r3, #2
    363e:	f107 0210 	add.w	r2, r7, #16
    3642:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3646:	613b      	str	r3, [r7, #16]
    3648:	f007 ff18 	bl	b47c <z_log_msg2_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    364c:	4b0e      	ldr	r3, [pc, #56]	; (3688 <bus_fault.constprop.0+0x104>)
    364e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3650:	05db      	lsls	r3, r3, #23
    3652:	d50a      	bpl.n	366a <bus_fault.constprop.0+0xe6>
		PR_FAULT_INFO("  Instruction bus error");
    3654:	4b12      	ldr	r3, [pc, #72]	; (36a0 <bus_fault.constprop.0+0x11c>)
    3656:	617b      	str	r3, [r7, #20]
    3658:	480a      	ldr	r0, [pc, #40]	; (3684 <bus_fault.constprop.0+0x100>)
    365a:	2302      	movs	r3, #2
    365c:	f107 0210 	add.w	r2, r7, #16
    3660:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3664:	613b      	str	r3, [r7, #16]
    3666:	f007 ff09 	bl	b47c <z_log_msg2_static_create.constprop.0>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    366a:	4a07      	ldr	r2, [pc, #28]	; (3688 <bus_fault.constprop.0+0x104>)
    366c:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    366e:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3670:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00

	return reason;
}
    3674:	3718      	adds	r7, #24
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3676:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    3678:	7028      	strb	r0, [r5, #0]
}
    367a:	46bd      	mov	sp, r7
    367c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3680:	0000cf85 	.word	0x0000cf85
    3684:	0000c764 	.word	0x0000c764
    3688:	e000ed00 	.word	0xe000ed00
    368c:	0000cf9b 	.word	0x0000cf9b
    3690:	0000cfac 	.word	0x0000cfac
    3694:	0000cfbf 	.word	0x0000cfbf
    3698:	0000cfd8 	.word	0x0000cfd8
    369c:	0000cfed 	.word	0x0000cfed
    36a0:	0000d008 	.word	0x0000d008

000036a4 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    36a4:	b510      	push	{r4, lr}
    36a6:	b086      	sub	sp, #24
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    36a8:	4b33      	ldr	r3, [pc, #204]	; (3778 <usage_fault.constprop.0+0xd4>)
    36aa:	4834      	ldr	r0, [pc, #208]	; (377c <usage_fault.constprop.0+0xd8>)
    36ac:	9305      	str	r3, [sp, #20]
    36ae:	2402      	movs	r4, #2
    36b0:	aa04      	add	r2, sp, #16
    36b2:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    36b6:	9404      	str	r4, [sp, #16]
    36b8:	f007 fee0 	bl	b47c <z_log_msg2_static_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    36bc:	4b30      	ldr	r3, [pc, #192]	; (3780 <usage_fault.constprop.0+0xdc>)
    36be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    36c0:	019b      	lsls	r3, r3, #6
    36c2:	d508      	bpl.n	36d6 <usage_fault.constprop.0+0x32>
		PR_FAULT_INFO("  Division by zero");
    36c4:	4b2f      	ldr	r3, [pc, #188]	; (3784 <usage_fault.constprop.0+0xe0>)
    36c6:	482d      	ldr	r0, [pc, #180]	; (377c <usage_fault.constprop.0+0xd8>)
    36c8:	aa04      	add	r2, sp, #16
    36ca:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    36ce:	e9cd 4304 	strd	r4, r3, [sp, #16]
    36d2:	f007 fed3 	bl	b47c <z_log_msg2_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    36d6:	4b2a      	ldr	r3, [pc, #168]	; (3780 <usage_fault.constprop.0+0xdc>)
    36d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    36da:	01dc      	lsls	r4, r3, #7
    36dc:	d509      	bpl.n	36f2 <usage_fault.constprop.0+0x4e>
		PR_FAULT_INFO("  Unaligned memory access");
    36de:	4b2a      	ldr	r3, [pc, #168]	; (3788 <usage_fault.constprop.0+0xe4>)
    36e0:	9305      	str	r3, [sp, #20]
    36e2:	4826      	ldr	r0, [pc, #152]	; (377c <usage_fault.constprop.0+0xd8>)
    36e4:	2302      	movs	r3, #2
    36e6:	aa04      	add	r2, sp, #16
    36e8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    36ec:	9304      	str	r3, [sp, #16]
    36ee:	f007 fec5 	bl	b47c <z_log_msg2_static_create.constprop.0>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    36f2:	4b23      	ldr	r3, [pc, #140]	; (3780 <usage_fault.constprop.0+0xdc>)
    36f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    36f6:	0318      	lsls	r0, r3, #12
    36f8:	d509      	bpl.n	370e <usage_fault.constprop.0+0x6a>
		PR_FAULT_INFO("  No coprocessor instructions");
    36fa:	4b24      	ldr	r3, [pc, #144]	; (378c <usage_fault.constprop.0+0xe8>)
    36fc:	9305      	str	r3, [sp, #20]
    36fe:	481f      	ldr	r0, [pc, #124]	; (377c <usage_fault.constprop.0+0xd8>)
    3700:	2302      	movs	r3, #2
    3702:	aa04      	add	r2, sp, #16
    3704:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3708:	9304      	str	r3, [sp, #16]
    370a:	f007 feb7 	bl	b47c <z_log_msg2_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    370e:	4b1c      	ldr	r3, [pc, #112]	; (3780 <usage_fault.constprop.0+0xdc>)
    3710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3712:	0359      	lsls	r1, r3, #13
    3714:	d509      	bpl.n	372a <usage_fault.constprop.0+0x86>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    3716:	4b1e      	ldr	r3, [pc, #120]	; (3790 <usage_fault.constprop.0+0xec>)
    3718:	9305      	str	r3, [sp, #20]
    371a:	4818      	ldr	r0, [pc, #96]	; (377c <usage_fault.constprop.0+0xd8>)
    371c:	2302      	movs	r3, #2
    371e:	aa04      	add	r2, sp, #16
    3720:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3724:	9304      	str	r3, [sp, #16]
    3726:	f007 fea9 	bl	b47c <z_log_msg2_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    372a:	4b15      	ldr	r3, [pc, #84]	; (3780 <usage_fault.constprop.0+0xdc>)
    372c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    372e:	039a      	lsls	r2, r3, #14
    3730:	d509      	bpl.n	3746 <usage_fault.constprop.0+0xa2>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    3732:	4b18      	ldr	r3, [pc, #96]	; (3794 <usage_fault.constprop.0+0xf0>)
    3734:	9305      	str	r3, [sp, #20]
    3736:	4811      	ldr	r0, [pc, #68]	; (377c <usage_fault.constprop.0+0xd8>)
    3738:	2302      	movs	r3, #2
    373a:	aa04      	add	r2, sp, #16
    373c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3740:	9304      	str	r3, [sp, #16]
    3742:	f007 fe9b 	bl	b47c <z_log_msg2_static_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    3746:	4b0e      	ldr	r3, [pc, #56]	; (3780 <usage_fault.constprop.0+0xdc>)
    3748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    374a:	03db      	lsls	r3, r3, #15
    374c:	d509      	bpl.n	3762 <usage_fault.constprop.0+0xbe>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    374e:	4b12      	ldr	r3, [pc, #72]	; (3798 <usage_fault.constprop.0+0xf4>)
    3750:	9305      	str	r3, [sp, #20]
    3752:	480a      	ldr	r0, [pc, #40]	; (377c <usage_fault.constprop.0+0xd8>)
    3754:	2302      	movs	r3, #2
    3756:	aa04      	add	r2, sp, #16
    3758:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    375c:	9304      	str	r3, [sp, #16]
    375e:	f007 fe8d 	bl	b47c <z_log_msg2_static_create.constprop.0>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3762:	4a07      	ldr	r2, [pc, #28]	; (3780 <usage_fault.constprop.0+0xdc>)
    3764:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3766:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    376a:	ea6f 4313 	mvn.w	r3, r3, lsr #16

	return reason;
}
    376e:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3770:	6293      	str	r3, [r2, #40]	; 0x28
}
    3772:	b006      	add	sp, #24
    3774:	bd10      	pop	{r4, pc}
    3776:	bf00      	nop
    3778:	0000d020 	.word	0x0000d020
    377c:	0000c764 	.word	0x0000c764
    3780:	e000ed00 	.word	0xe000ed00
    3784:	0000d038 	.word	0x0000d038
    3788:	0000d04b 	.word	0x0000d04b
    378c:	0000d065 	.word	0x0000d065
    3790:	0000d083 	.word	0x0000d083
    3794:	0000d0a8 	.word	0x0000d0a8
    3798:	0000d0c2 	.word	0x0000d0c2

0000379c <mem_manage_fault>:
{
    379c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    37a0:	b086      	sub	sp, #24
    37a2:	af00      	add	r7, sp, #0
	PR_FAULT_INFO("***** MPU FAULT *****");
    37a4:	4b43      	ldr	r3, [pc, #268]	; (38b4 <mem_manage_fault+0x118>)
    37a6:	617b      	str	r3, [r7, #20]
{
    37a8:	4606      	mov	r6, r0
    37aa:	4688      	mov	r8, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
    37ac:	4842      	ldr	r0, [pc, #264]	; (38b8 <mem_manage_fault+0x11c>)
{
    37ae:	4615      	mov	r5, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    37b0:	2402      	movs	r4, #2
    37b2:	f107 0210 	add.w	r2, r7, #16
    37b6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    37ba:	613c      	str	r4, [r7, #16]
    37bc:	f007 fe5e 	bl	b47c <z_log_msg2_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    37c0:	4b3e      	ldr	r3, [pc, #248]	; (38bc <mem_manage_fault+0x120>)
    37c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    37c4:	06d8      	lsls	r0, r3, #27
    37c6:	d509      	bpl.n	37dc <mem_manage_fault+0x40>
		PR_FAULT_INFO("  Stacking error (context area might be"
    37c8:	4b3d      	ldr	r3, [pc, #244]	; (38c0 <mem_manage_fault+0x124>)
    37ca:	483b      	ldr	r0, [pc, #236]	; (38b8 <mem_manage_fault+0x11c>)
    37cc:	f107 0210 	add.w	r2, r7, #16
    37d0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    37d4:	e9c7 4304 	strd	r4, r3, [r7, #16]
    37d8:	f007 fe50 	bl	b47c <z_log_msg2_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    37dc:	4b37      	ldr	r3, [pc, #220]	; (38bc <mem_manage_fault+0x120>)
    37de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    37e0:	0719      	lsls	r1, r3, #28
    37e2:	d50a      	bpl.n	37fa <mem_manage_fault+0x5e>
		PR_FAULT_INFO("  Unstacking error");
    37e4:	4b37      	ldr	r3, [pc, #220]	; (38c4 <mem_manage_fault+0x128>)
    37e6:	617b      	str	r3, [r7, #20]
    37e8:	4833      	ldr	r0, [pc, #204]	; (38b8 <mem_manage_fault+0x11c>)
    37ea:	2302      	movs	r3, #2
    37ec:	f107 0210 	add.w	r2, r7, #16
    37f0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    37f4:	613b      	str	r3, [r7, #16]
    37f6:	f007 fe41 	bl	b47c <z_log_msg2_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    37fa:	4c30      	ldr	r4, [pc, #192]	; (38bc <mem_manage_fault+0x120>)
    37fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    37fe:	079a      	lsls	r2, r3, #30
    3800:	d423      	bmi.n	384a <mem_manage_fault+0xae>
	uint32_t mmfar = -EINVAL;
    3802:	f06f 0a15 	mvn.w	sl, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    3806:	4b2d      	ldr	r3, [pc, #180]	; (38bc <mem_manage_fault+0x120>)
    3808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    380a:	07d8      	lsls	r0, r3, #31
    380c:	d50a      	bpl.n	3824 <mem_manage_fault+0x88>
		PR_FAULT_INFO("  Instruction Access Violation");
    380e:	4b2e      	ldr	r3, [pc, #184]	; (38c8 <mem_manage_fault+0x12c>)
    3810:	617b      	str	r3, [r7, #20]
    3812:	4829      	ldr	r0, [pc, #164]	; (38b8 <mem_manage_fault+0x11c>)
    3814:	2302      	movs	r3, #2
    3816:	f107 0210 	add.w	r2, r7, #16
    381a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    381e:	613b      	str	r3, [r7, #16]
    3820:	f007 fe2c 	bl	b47c <z_log_msg2_static_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3824:	4b25      	ldr	r3, [pc, #148]	; (38bc <mem_manage_fault+0x120>)
    3826:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3828:	06d1      	lsls	r1, r2, #27
    382a:	d435      	bmi.n	3898 <mem_manage_fault+0xfc>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    382c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    382e:	0792      	lsls	r2, r2, #30
    3830:	d432      	bmi.n	3898 <mem_manage_fault+0xfc>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    3832:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    3834:	4a21      	ldr	r2, [pc, #132]	; (38bc <mem_manage_fault+0x120>)
    3836:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3838:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    383c:	6293      	str	r3, [r2, #40]	; 0x28
}
    383e:	3718      	adds	r7, #24
	*recoverable = memory_fault_recoverable(esf, true);
    3840:	2300      	movs	r3, #0
    3842:	702b      	strb	r3, [r5, #0]
}
    3844:	46bd      	mov	sp, r7
    3846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		PR_FAULT_INFO("  Data Access Violation");
    384a:	4b20      	ldr	r3, [pc, #128]	; (38cc <mem_manage_fault+0x130>)
    384c:	617b      	str	r3, [r7, #20]
    384e:	481a      	ldr	r0, [pc, #104]	; (38b8 <mem_manage_fault+0x11c>)
    3850:	2302      	movs	r3, #2
    3852:	f107 0210 	add.w	r2, r7, #16
    3856:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    385a:	613b      	str	r3, [r7, #16]
    385c:	f007 fe0e 	bl	b47c <z_log_msg2_static_create.constprop.0>
		uint32_t temp = SCB->MMFAR;
    3860:	f8d4 a034 	ldr.w	sl, [r4, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    3864:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3866:	061b      	lsls	r3, r3, #24
		PR_FAULT_INFO("  Data Access Violation");
    3868:	46e9      	mov	r9, sp
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    386a:	d5ca      	bpl.n	3802 <mem_manage_fault+0x66>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    386c:	b088      	sub	sp, #32
    386e:	4b18      	ldr	r3, [pc, #96]	; (38d0 <mem_manage_fault+0x134>)
    3870:	4811      	ldr	r0, [pc, #68]	; (38b8 <mem_manage_fault+0x11c>)
    3872:	466a      	mov	r2, sp
    3874:	e9c2 3a05 	strd	r3, sl, [r2, #20]
    3878:	2303      	movs	r3, #3
    387a:	f842 3f10 	str.w	r3, [r2, #16]!
    387e:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    3882:	f007 fdfb 	bl	b47c <z_log_msg2_static_create.constprop.0>
    3886:	46cd      	mov	sp, r9
			if (from_hard_fault != 0) {
    3888:	f1b8 0f00 	cmp.w	r8, #0
    388c:	d0bb      	beq.n	3806 <mem_manage_fault+0x6a>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    388e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3890:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    3894:	62a3      	str	r3, [r4, #40]	; 0x28
    3896:	e7b6      	b.n	3806 <mem_manage_fault+0x6a>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    3898:	685b      	ldr	r3, [r3, #4]
    389a:	051b      	lsls	r3, r3, #20
    389c:	d5c9      	bpl.n	3832 <mem_manage_fault+0x96>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    389e:	4631      	mov	r1, r6
    38a0:	4650      	mov	r0, sl
    38a2:	f7ff fe15 	bl	34d0 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    38a6:	2800      	cmp	r0, #0
    38a8:	d0c3      	beq.n	3832 <mem_manage_fault+0x96>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    38aa:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    38ae:	2002      	movs	r0, #2
    38b0:	e7c0      	b.n	3834 <mem_manage_fault+0x98>
    38b2:	bf00      	nop
    38b4:	0000d0ed 	.word	0x0000d0ed
    38b8:	0000c764 	.word	0x0000c764
    38bc:	e000ed00 	.word	0xe000ed00
    38c0:	0000d103 	.word	0x0000d103
    38c4:	0000cfac 	.word	0x0000cfac
    38c8:	0000d164 	.word	0x0000d164
    38cc:	0000d136 	.word	0x0000d136
    38d0:	0000d14e 	.word	0x0000d14e

000038d4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    38d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    38d8:	4b76      	ldr	r3, [pc, #472]	; (3ab4 <z_arm_fault+0x1e0>)
{
    38da:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    38dc:	f8d3 8004 	ldr.w	r8, [r3, #4]
{
    38e0:	af00      	add	r7, sp, #0
    38e2:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    38e4:	f3c8 0408 	ubfx	r4, r8, #0, #9
    38e8:	2600      	movs	r6, #0
    38ea:	f386 8811 	msr	BASEPRI, r6
    38ee:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    38f2:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    38f6:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    38fa:	d10e      	bne.n	391a <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    38fc:	f002 030c 	and.w	r3, r2, #12
    3900:	2b08      	cmp	r3, #8
    3902:	d10c      	bne.n	391e <z_arm_fault+0x4a>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    3904:	4b6c      	ldr	r3, [pc, #432]	; (3ab8 <z_arm_fault+0x1e4>)
    3906:	61fb      	str	r3, [r7, #28]
    3908:	486c      	ldr	r0, [pc, #432]	; (3abc <z_arm_fault+0x1e8>)
    390a:	2302      	movs	r3, #2
    390c:	f107 0218 	add.w	r2, r7, #24
    3910:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3914:	61bb      	str	r3, [r7, #24]
    3916:	f007 fdb1 	bl	b47c <z_log_msg2_static_create.constprop.0>
		return NULL;
    391a:	4635      	mov	r5, r6
    391c:	e003      	b.n	3926 <z_arm_fault+0x52>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    391e:	0712      	lsls	r2, r2, #28
    3920:	d401      	bmi.n	3926 <z_arm_fault+0x52>
			ptr_esf = (z_arch_esf_t *)msp;
    3922:	4605      	mov	r5, r0
			*nested_exc = true;
    3924:	2601      	movs	r6, #1
	*recoverable = false;
    3926:	2300      	movs	r3, #0
    3928:	71fb      	strb	r3, [r7, #7]
	switch (fault) {
    392a:	1ee3      	subs	r3, r4, #3
    392c:	2b09      	cmp	r3, #9
    392e:	f200 80a1 	bhi.w	3a74 <z_arm_fault+0x1a0>
    3932:	e8df f003 	tbb	[pc, r3]
    3936:	9405      	.short	0x9405
    3938:	9f9f9197 	.word	0x9f9f9197
    393c:	9a9f9f9f 	.word	0x9a9f9f9f
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3940:	f8df 8170 	ldr.w	r8, [pc, #368]	; 3ab4 <z_arm_fault+0x1e0>
	PR_FAULT_INFO("***** HARD FAULT *****");
    3944:	4b5e      	ldr	r3, [pc, #376]	; (3ac0 <z_arm_fault+0x1ec>)
    3946:	485d      	ldr	r0, [pc, #372]	; (3abc <z_arm_fault+0x1e8>)
    3948:	61fb      	str	r3, [r7, #28]
    394a:	f04f 0a02 	mov.w	sl, #2
    394e:	f107 0218 	add.w	r2, r7, #24
    3952:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3956:	f8c7 a018 	str.w	sl, [r7, #24]
    395a:	f007 fd8f 	bl	b47c <z_log_msg2_static_create.constprop.0>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    395e:	f8d8 402c 	ldr.w	r4, [r8, #44]	; 0x2c
	*recoverable = false;
    3962:	f04f 0b00 	mov.w	fp, #0
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3966:	ea14 040a 	ands.w	r4, r4, sl
	PR_FAULT_INFO("***** HARD FAULT *****");
    396a:	46e9      	mov	r9, sp
	*recoverable = false;
    396c:	f887 b007 	strb.w	fp, [r7, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    3970:	d00b      	beq.n	398a <z_arm_fault+0xb6>
		PR_EXC("  Bus fault on vector table read");
    3972:	4b54      	ldr	r3, [pc, #336]	; (3ac4 <z_arm_fault+0x1f0>)
    3974:	e9c7 a306 	strd	sl, r3, [r7, #24]
	PR_FAULT_INFO(
    3978:	4850      	ldr	r0, [pc, #320]	; (3abc <z_arm_fault+0x1e8>)
    397a:	f107 0218 	add.w	r2, r7, #24
    397e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    3982:	f007 fd7b 	bl	b47c <z_log_msg2_static_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    3986:	2400      	movs	r4, #0
}
    3988:	e00d      	b.n	39a6 <z_arm_fault+0xd2>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    398a:	f8d8 302c 	ldr.w	r3, [r8, #44]	; 0x2c
    398e:	2b00      	cmp	r3, #0
    3990:	da25      	bge.n	39de <z_arm_fault+0x10a>
		PR_EXC("  Debug event");
    3992:	4b4d      	ldr	r3, [pc, #308]	; (3ac8 <z_arm_fault+0x1f4>)
    3994:	4849      	ldr	r0, [pc, #292]	; (3abc <z_arm_fault+0x1e8>)
    3996:	f107 0218 	add.w	r2, r7, #24
    399a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    399e:	e9c7 a306 	strd	sl, r3, [r7, #24]
    39a2:	f007 fd6b 	bl	b47c <z_log_msg2_static_create.constprop.0>
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    39a6:	79fb      	ldrb	r3, [r7, #7]
    39a8:	b9ab      	cbnz	r3, 39d6 <z_arm_fault+0x102>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    39aa:	2220      	movs	r2, #32
    39ac:	4629      	mov	r1, r5
    39ae:	f107 0008 	add.w	r0, r7, #8
    39b2:	f007 fd8c 	bl	b4ce <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    39b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    39b8:	2e00      	cmp	r6, #0
    39ba:	d076      	beq.n	3aaa <z_arm_fault+0x1d6>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    39bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
    39c0:	b922      	cbnz	r2, 39cc <z_arm_fault+0xf8>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    39c2:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    39c6:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    39ca:	627b      	str	r3, [r7, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    39cc:	f107 0108 	add.w	r1, r7, #8
    39d0:	4620      	mov	r0, r4
    39d2:	f7ff fc35 	bl	3240 <z_arm_fatal_error>
}
    39d6:	372c      	adds	r7, #44	; 0x2c
    39d8:	46bd      	mov	sp, r7
    39da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    39de:	f8d8 302c 	ldr.w	r3, [r8, #44]	; 0x2c
    39e2:	005b      	lsls	r3, r3, #1
    39e4:	d5df      	bpl.n	39a6 <z_arm_fault+0xd2>
		PR_EXC("  Fault escalation (see below)");
    39e6:	4b39      	ldr	r3, [pc, #228]	; (3acc <z_arm_fault+0x1f8>)
    39e8:	4834      	ldr	r0, [pc, #208]	; (3abc <z_arm_fault+0x1e8>)
    39ea:	f107 0218 	add.w	r2, r7, #24
    39ee:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    39f2:	e9c7 a306 	strd	sl, r3, [r7, #24]
    39f6:	f007 fd41 	bl	b47c <z_log_msg2_static_create.constprop.0>
	uint16_t fault_insn = *(ret_addr - 1);
    39fa:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    39fc:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    3a00:	f64d 7302 	movw	r3, #57090	; 0xdf02
    3a04:	429a      	cmp	r2, r3
    3a06:	d009      	beq.n	3a1c <z_arm_fault+0x148>
		} else if (SCB_MMFSR != 0) {
    3a08:	f898 3028 	ldrb.w	r3, [r8, #40]	; 0x28
    3a0c:	b1bb      	cbz	r3, 3a3e <z_arm_fault+0x16a>
			reason = mem_manage_fault(esf, 1, recoverable);
    3a0e:	1dfa      	adds	r2, r7, #7
    3a10:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    3a12:	4628      	mov	r0, r5
    3a14:	f7ff fec2 	bl	379c <mem_manage_fault>
    3a18:	4604      	mov	r4, r0
		break;
    3a1a:	e7c4      	b.n	39a6 <z_arm_fault+0xd2>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    3a1c:	b088      	sub	sp, #32
    3a1e:	682b      	ldr	r3, [r5, #0]
    3a20:	492b      	ldr	r1, [pc, #172]	; (3ad0 <z_arm_fault+0x1fc>)
    3a22:	4826      	ldr	r0, [pc, #152]	; (3abc <z_arm_fault+0x1e8>)
    3a24:	466a      	mov	r2, sp
    3a26:	e9c2 1305 	strd	r1, r3, [r2, #20]
    3a2a:	2303      	movs	r3, #3
    3a2c:	f842 3f10 	str.w	r3, [r2, #16]!
    3a30:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    3a34:	f007 fd22 	bl	b47c <z_log_msg2_static_create.constprop.0>
    3a38:	46cd      	mov	sp, r9
			reason = esf->basic.r0;
    3a3a:	682c      	ldr	r4, [r5, #0]
    3a3c:	e7b3      	b.n	39a6 <z_arm_fault+0xd2>
		} else if (SCB_BFSR != 0) {
    3a3e:	f898 3029 	ldrb.w	r3, [r8, #41]	; 0x29
    3a42:	b123      	cbz	r3, 3a4e <z_arm_fault+0x17a>
			reason = bus_fault(esf, 1, recoverable);
    3a44:	1df9      	adds	r1, r7, #7
    3a46:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    3a48:	f7ff fd9c 	bl	3584 <bus_fault.constprop.0>
    3a4c:	e7e4      	b.n	3a18 <z_arm_fault+0x144>
		} else if (SCB_UFSR != 0) {
    3a4e:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
    3a52:	b29b      	uxth	r3, r3
    3a54:	2b00      	cmp	r3, #0
    3a56:	d0a6      	beq.n	39a6 <z_arm_fault+0xd2>
		reason = usage_fault(esf);
    3a58:	f7ff fe24 	bl	36a4 <usage_fault.constprop.0>
    3a5c:	e7dc      	b.n	3a18 <z_arm_fault+0x144>
		reason = mem_manage_fault(esf, 0, recoverable);
    3a5e:	1dfa      	adds	r2, r7, #7
    3a60:	2100      	movs	r1, #0
    3a62:	e7d6      	b.n	3a12 <z_arm_fault+0x13e>
		reason = bus_fault(esf, 0, recoverable);
    3a64:	1df9      	adds	r1, r7, #7
    3a66:	2000      	movs	r0, #0
    3a68:	e7ee      	b.n	3a48 <z_arm_fault+0x174>
	PR_FAULT_INFO(
    3a6a:	4b1a      	ldr	r3, [pc, #104]	; (3ad4 <z_arm_fault+0x200>)
    3a6c:	61fb      	str	r3, [r7, #28]
    3a6e:	2302      	movs	r3, #2
    3a70:	61bb      	str	r3, [r7, #24]
    3a72:	e781      	b.n	3978 <z_arm_fault+0xa4>
	PR_FAULT_INFO("***** %s %d) *****",
    3a74:	4a18      	ldr	r2, [pc, #96]	; (3ad8 <z_arm_fault+0x204>)
    3a76:	4b19      	ldr	r3, [pc, #100]	; (3adc <z_arm_fault+0x208>)
    3a78:	4919      	ldr	r1, [pc, #100]	; (3ae0 <z_arm_fault+0x20c>)
    3a7a:	4810      	ldr	r0, [pc, #64]	; (3abc <z_arm_fault+0x1e8>)
    3a7c:	f418 7ff8 	tst.w	r8, #496	; 0x1f0
    3a80:	46e8      	mov	r8, sp
    3a82:	b08a      	sub	sp, #40	; 0x28
    3a84:	bf18      	it	ne
    3a86:	4613      	movne	r3, r2
    3a88:	466a      	mov	r2, sp
    3a8a:	e9c2 1305 	strd	r1, r3, [r2, #20]
    3a8e:	2302      	movs	r3, #2
    3a90:	f882 3020 	strb.w	r3, [r2, #32]
    3a94:	3c10      	subs	r4, #16
    3a96:	4b13      	ldr	r3, [pc, #76]	; (3ae4 <z_arm_fault+0x210>)
    3a98:	61d4      	str	r4, [r2, #28]
    3a9a:	f44f 5109 	mov.w	r1, #8768	; 0x2240
    3a9e:	f842 3f10 	str.w	r3, [r2, #16]!
    3aa2:	f007 fceb 	bl	b47c <z_log_msg2_static_create.constprop.0>
    3aa6:	46c5      	mov	sp, r8
    3aa8:	e76d      	b.n	3986 <z_arm_fault+0xb2>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    3aaa:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    3aae:	f023 0301 	bic.w	r3, r3, #1
    3ab2:	e78a      	b.n	39ca <z_arm_fault+0xf6>
    3ab4:	e000ed00 	.word	0xe000ed00
    3ab8:	0000d1b1 	.word	0x0000d1b1
    3abc:	0000c764 	.word	0x0000c764
    3ac0:	0000d1dc 	.word	0x0000d1dc
    3ac4:	0000d1f3 	.word	0x0000d1f3
    3ac8:	0000d214 	.word	0x0000d214
    3acc:	0000d222 	.word	0x0000d222
    3ad0:	0000d241 	.word	0x0000d241
    3ad4:	0000d25d 	.word	0x0000d25d
    3ad8:	0000d198 	.word	0x0000d198
    3adc:	0000d183 	.word	0x0000d183
    3ae0:	0000d281 	.word	0x0000d281
    3ae4:	01000004 	.word	0x01000004

00003ae8 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    3ae8:	4a02      	ldr	r2, [pc, #8]	; (3af4 <z_arm_fault_init+0xc>)
    3aea:	6953      	ldr	r3, [r2, #20]
    3aec:	f043 0310 	orr.w	r3, r3, #16
    3af0:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    3af2:	4770      	bx	lr
    3af4:	e000ed00 	.word	0xe000ed00

00003af8 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    3af8:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    3afc:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    3b00:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    3b02:	4672      	mov	r2, lr
	bl z_arm_fault
    3b04:	f7ff fee6 	bl	38d4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    3b08:	bd01      	pop	{r0, pc}
    3b0a:	bf00      	nop

00003b0c <z_arm_interrupt_init>:
    3b0c:	4804      	ldr	r0, [pc, #16]	; (3b20 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    3b0e:	2300      	movs	r3, #0
    3b10:	2120      	movs	r1, #32
    3b12:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    3b14:	3301      	adds	r3, #1
    3b16:	2b28      	cmp	r3, #40	; 0x28
    3b18:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    3b1c:	d1f9      	bne.n	3b12 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    3b1e:	4770      	bx	lr
    3b20:	e000e100 	.word	0xe000e100

00003b24 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    3b24:	2000      	movs	r0, #0
    msr CONTROL, r0
    3b26:	f380 8814 	msr	CONTROL, r0
    isb
    3b2a:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    3b2e:	f008 fcaf 	bl	c490 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    3b32:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    3b34:	490d      	ldr	r1, [pc, #52]	; (3b6c <__start+0x48>)
    str r0, [r1]
    3b36:	6008      	str	r0, [r1, #0]
    dsb
    3b38:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    3b3c:	480c      	ldr	r0, [pc, #48]	; (3b70 <__start+0x4c>)
    msr msp, r0
    3b3e:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    3b42:	f000 f82b 	bl	3b9c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3b46:	2020      	movs	r0, #32
    msr BASEPRI, r0
    3b48:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    3b4c:	4809      	ldr	r0, [pc, #36]	; (3b74 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    3b4e:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    3b52:	1840      	adds	r0, r0, r1
    msr PSP, r0
    3b54:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    3b58:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    3b5c:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    3b5e:	4308      	orrs	r0, r1
    msr CONTROL, r0
    3b60:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    3b64:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    3b68:	f7ff fc2c 	bl	33c4 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    3b6c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    3b70:	20002ce0 	.word	0x20002ce0
    ldr r0, =z_interrupt_stacks
    3b74:	20002e20 	.word	0x20002e20

00003b78 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    3b78:	4907      	ldr	r1, [pc, #28]	; (3b98 <z_arm_clear_arm_mpu_config+0x20>)
    3b7a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    3b7e:	2300      	movs	r3, #0
	int num_regions =
    3b80:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    3b84:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    3b86:	4293      	cmp	r3, r2
    3b88:	d100      	bne.n	3b8c <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    3b8a:	4770      	bx	lr
  MPU->RNR = rnr;
    3b8c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    3b90:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    3b94:	3301      	adds	r3, #1
    3b96:	e7f6      	b.n	3b86 <z_arm_clear_arm_mpu_config+0xe>
    3b98:	e000ed00 	.word	0xe000ed00

00003b9c <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    3b9c:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    3b9e:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    3ba0:	2300      	movs	r3, #0
    3ba2:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    3ba6:	f7ff ffe7 	bl	3b78 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    3baa:	4b14      	ldr	r3, [pc, #80]	; (3bfc <z_arm_init_arch_hw_at_boot+0x60>)
    3bac:	f04f 32ff 	mov.w	r2, #4294967295
    3bb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    3bb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    3bb8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    3bbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    3bc0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    3bc4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    3bc8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    3bcc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    3bd0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3bd4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    3bd8:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    3bdc:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    3be0:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    3be4:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    3be8:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    3bec:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    3bf0:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    3bf2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3bf6:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    3bfa:	bd08      	pop	{r3, pc}
    3bfc:	e000e100 	.word	0xe000e100

00003c00 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    3c00:	4b08      	ldr	r3, [pc, #32]	; (3c24 <z_impl_k_thread_abort+0x24>)
    3c02:	689b      	ldr	r3, [r3, #8]
    3c04:	4283      	cmp	r3, r0
    3c06:	d10b      	bne.n	3c20 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3c08:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    3c0c:	b143      	cbz	r3, 3c20 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3c0e:	4b06      	ldr	r3, [pc, #24]	; (3c28 <z_impl_k_thread_abort+0x28>)
    3c10:	685a      	ldr	r2, [r3, #4]
    3c12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    3c16:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    3c18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    3c1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    3c1e:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    3c20:	f006 ba68 	b.w	a0f4 <z_thread_abort>
    3c24:	20001ae0 	.word	0x20001ae0
    3c28:	e000ed00 	.word	0xe000ed00

00003c2c <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    3c2c:	4b02      	ldr	r3, [pc, #8]	; (3c38 <z_arm_configure_static_mpu_regions+0xc>)
    3c2e:	4a03      	ldr	r2, [pc, #12]	; (3c3c <z_arm_configure_static_mpu_regions+0x10>)
    3c30:	4803      	ldr	r0, [pc, #12]	; (3c40 <z_arm_configure_static_mpu_regions+0x14>)
    3c32:	2101      	movs	r1, #1
    3c34:	f000 b890 	b.w	3d58 <arm_core_mpu_configure_static_mpu_regions>
    3c38:	20008000 	.word	0x20008000
    3c3c:	20000000 	.word	0x20000000
    3c40:	0000c8a0 	.word	0x0000c8a0

00003c44 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    3c44:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    3c46:	4b05      	ldr	r3, [pc, #20]	; (3c5c <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    3c48:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    3c4a:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    3c4c:	4a04      	ldr	r2, [pc, #16]	; (3c60 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    3c4e:	2120      	movs	r1, #32
    3c50:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    3c54:	4618      	mov	r0, r3
    3c56:	2101      	movs	r1, #1
    3c58:	f000 b888 	b.w	3d6c <arm_core_mpu_configure_dynamic_mpu_regions>
    3c5c:	20000e18 	.word	0x20000e18
    3c60:	150b0000 	.word	0x150b0000

00003c64 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    3c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    3c66:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 3d1c <mpu_configure_regions+0xb8>
    3c6a:	af00      	add	r7, sp, #0
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    3c6c:	2500      	movs	r5, #0
    3c6e:	428d      	cmp	r5, r1
    3c70:	da1a      	bge.n	3ca8 <mpu_configure_regions+0x44>
		if (regions[i].size == 0U) {
    3c72:	6844      	ldr	r4, [r0, #4]
    3c74:	2c00      	cmp	r4, #0
    3c76:	d04d      	beq.n	3d14 <mpu_configure_regions+0xb0>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    3c78:	b1fb      	cbz	r3, 3cba <mpu_configure_regions+0x56>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    3c7a:	f104 3eff 	add.w	lr, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    3c7e:	ea14 0f0e 	tst.w	r4, lr
    3c82:	d014      	beq.n	3cae <mpu_configure_regions+0x4a>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    3c84:	4b26      	ldr	r3, [pc, #152]	; (3d20 <mpu_configure_regions+0xbc>)
    3c86:	466c      	mov	r4, sp
    3c88:	b088      	sub	sp, #32
    3c8a:	466a      	mov	r2, sp
    3c8c:	e9c2 3505 	strd	r3, r5, [r2, #20]
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    3c90:	2303      	movs	r3, #3
    3c92:	f842 3f10 	str.w	r3, [r2, #16]!
    3c96:	4823      	ldr	r0, [pc, #140]	; (3d24 <mpu_configure_regions+0xc0>)
    3c98:	2300      	movs	r3, #0
    3c9a:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    3c9e:	f007 fb51 	bl	b344 <z_impl_z_log_msg2_static_create>
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    3ca2:	f06f 0215 	mvn.w	r2, #21
    3ca6:	46a5      	mov	sp, r4
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    3ca8:	4610      	mov	r0, r2
    3caa:	46bd      	mov	sp, r7
    3cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		&&
    3cae:	2c1f      	cmp	r4, #31
    3cb0:	d9e8      	bls.n	3c84 <mpu_configure_regions+0x20>
		((part->start & (part->size - 1U)) == 0U);
    3cb2:	6806      	ldr	r6, [r0, #0]
		&&
    3cb4:	ea1e 0f06 	tst.w	lr, r6
    3cb8:	d1e4      	bne.n	3c84 <mpu_configure_regions+0x20>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    3cba:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    3cbc:	6806      	ldr	r6, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    3cbe:	f8d0 e008 	ldr.w	lr, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    3cc2:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    3cc4:	d914      	bls.n	3cf0 <mpu_configure_regions+0x8c>
	if (size > (1UL << 31)) {
    3cc6:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    3cca:	d813      	bhi.n	3cf4 <mpu_configure_regions+0x90>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    3ccc:	3c01      	subs	r4, #1
    3cce:	fab4 f484 	clz	r4, r4
    3cd2:	f1c4 041f 	rsb	r4, r4, #31
    3cd6:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    3cd8:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    3cda:	ea4e 0404 	orr.w	r4, lr, r4
    3cde:	d90b      	bls.n	3cf8 <mpu_configure_regions+0x94>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    3ce0:	4911      	ldr	r1, [pc, #68]	; (3d28 <mpu_configure_regions+0xc4>)
    3ce2:	466c      	mov	r4, sp
    3ce4:	b088      	sub	sp, #32
    3ce6:	466b      	mov	r3, sp
    3ce8:	e9c3 1205 	strd	r1, r2, [r3, #20]
    3cec:	461a      	mov	r2, r3
    3cee:	e7cf      	b.n	3c90 <mpu_configure_regions+0x2c>
		return REGION_32B;
    3cf0:	2408      	movs	r4, #8
    3cf2:	e7f1      	b.n	3cd8 <mpu_configure_regions+0x74>
		return REGION_4G;
    3cf4:	243e      	movs	r4, #62	; 0x3e
    3cf6:	e7ef      	b.n	3cd8 <mpu_configure_regions+0x74>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3cf8:	f026 061f 	bic.w	r6, r6, #31
				| MPU_RBAR_VALID_Msk | index;
    3cfc:	4316      	orrs	r6, r2
    3cfe:	f046 0610 	orr.w	r6, r6, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3d02:	f044 0401 	orr.w	r4, r4, #1
    3d06:	f8cc 2098 	str.w	r2, [ip, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3d0a:	f8cc 609c 	str.w	r6, [ip, #156]	; 0x9c
		reg_index++;
    3d0e:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3d10:	f8cc 40a0 	str.w	r4, [ip, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    3d14:	3501      	adds	r5, #1
    3d16:	300c      	adds	r0, #12
    3d18:	e7a9      	b.n	3c6e <mpu_configure_regions+0xa>
    3d1a:	bf00      	nop
    3d1c:	e000ed00 	.word	0xe000ed00
    3d20:	0000d298 	.word	0x0000d298
    3d24:	0000c75c 	.word	0x0000c75c
    3d28:	0000d2bb 	.word	0x0000d2bb

00003d2c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    3d2c:	4b04      	ldr	r3, [pc, #16]	; (3d40 <arm_core_mpu_enable+0x14>)
    3d2e:	2205      	movs	r2, #5
    3d30:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    3d34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3d38:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    3d3c:	4770      	bx	lr
    3d3e:	bf00      	nop
    3d40:	e000ed00 	.word	0xe000ed00

00003d44 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    3d44:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    3d48:	4b02      	ldr	r3, [pc, #8]	; (3d54 <arm_core_mpu_disable+0x10>)
    3d4a:	2200      	movs	r2, #0
    3d4c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    3d50:	4770      	bx	lr
    3d52:	bf00      	nop
    3d54:	e000ed00 	.word	0xe000ed00

00003d58 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    3d58:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    3d5a:	4c03      	ldr	r4, [pc, #12]	; (3d68 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    3d5c:	2301      	movs	r3, #1
    3d5e:	7822      	ldrb	r2, [r4, #0]
    3d60:	f7ff ff80 	bl	3c64 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    3d64:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    3d66:	bd10      	pop	{r4, pc}
    3d68:	20001b48 	.word	0x20001b48

00003d6c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    3d6c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    3d6e:	4a09      	ldr	r2, [pc, #36]	; (3d94 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    3d70:	2300      	movs	r3, #0
    3d72:	7812      	ldrb	r2, [r2, #0]
    3d74:	f7ff ff76 	bl	3c64 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    3d78:	f110 0f16 	cmn.w	r0, #22
    3d7c:	d003      	beq.n	3d86 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
  MPU->RNR = rnr;
    3d7e:	4b06      	ldr	r3, [pc, #24]	; (3d98 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)
  MPU->RASR = 0U;
    3d80:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    3d82:	2807      	cmp	r0, #7
    3d84:	dd00      	ble.n	3d88 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    3d86:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
    3d88:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
  MPU->RASR = 0U;
    3d8c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    3d90:	3001      	adds	r0, #1
    3d92:	e7f6      	b.n	3d82 <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
    3d94:	20001b48 	.word	0x20001b48
    3d98:	e000ed00 	.word	0xe000ed00

00003d9c <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    3d9c:	4914      	ldr	r1, [pc, #80]	; (3df0 <z_arm_mpu_init+0x54>)
    3d9e:	6808      	ldr	r0, [r1, #0]
    3da0:	2808      	cmp	r0, #8
{
    3da2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    3da4:	d821      	bhi.n	3dea <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    3da6:	f7ff ffcd 	bl	3d44 <arm_core_mpu_disable>
    3daa:	4c12      	ldr	r4, [pc, #72]	; (3df4 <z_arm_mpu_init+0x58>)
    3dac:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    3dae:	2200      	movs	r2, #0
    3db0:	4290      	cmp	r0, r2
    3db2:	f101 010c 	add.w	r1, r1, #12
    3db6:	d105      	bne.n	3dc4 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    3db8:	4b0f      	ldr	r3, [pc, #60]	; (3df8 <z_arm_mpu_init+0x5c>)
    3dba:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    3dbc:	f7ff ffb6 	bl	3d2c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    3dc0:	2000      	movs	r0, #0
}
    3dc2:	bd10      	pop	{r4, pc}
    3dc4:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3dc8:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    3dcc:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    3dd0:	4313      	orrs	r3, r2
    3dd2:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    3dd6:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3dda:	f851 3c04 	ldr.w	r3, [r1, #-4]
    3dde:	f043 0301 	orr.w	r3, r3, #1
    3de2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    3de6:	3201      	adds	r2, #1
    3de8:	e7e2      	b.n	3db0 <z_arm_mpu_init+0x14>
		return -1;
    3dea:	f04f 30ff 	mov.w	r0, #4294967295
    3dee:	e7e8      	b.n	3dc2 <z_arm_mpu_init+0x26>
    3df0:	0000c8ac 	.word	0x0000c8ac
    3df4:	e000ed00 	.word	0xe000ed00
    3df8:	20001b48 	.word	0x20001b48

00003dfc <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    3dfc:	4b01      	ldr	r3, [pc, #4]	; (3e04 <__stdout_hook_install+0x8>)
    3dfe:	6018      	str	r0, [r3, #0]
}
    3e00:	4770      	bx	lr
    3e02:	bf00      	nop
    3e04:	2000000c 	.word	0x2000000c

00003e08 <sys_arch_reboot>:
    }
    else
    {
        p_gpregret = &((volatile uint32_t *)&p_reg->GPREGRET)[0];
    }
    *p_gpregret = val;
    3e08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3e0c:	b2c0      	uxtb	r0, r0
    3e0e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    3e12:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3e16:	4905      	ldr	r1, [pc, #20]	; (3e2c <sys_arch_reboot+0x24>)
    3e18:	4b05      	ldr	r3, [pc, #20]	; (3e30 <sys_arch_reboot+0x28>)
    3e1a:	68ca      	ldr	r2, [r1, #12]
    3e1c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    3e20:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3e22:	60cb      	str	r3, [r1, #12]
    3e24:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    3e28:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3e2a:	e7fd      	b.n	3e28 <sys_arch_reboot+0x20>
    3e2c:	e000ed00 	.word	0xe000ed00
    3e30:	05fa0004 	.word	0x05fa0004

00003e34 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3e34:	b120      	cbz	r0, 3e40 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    3e36:	4b03      	ldr	r3, [pc, #12]	; (3e44 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    3e38:	0180      	lsls	r0, r0, #6
    3e3a:	f043 0301 	orr.w	r3, r3, #1
    3e3e:	4718      	bx	r3
}

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    3e40:	4770      	bx	lr
    3e42:	bf00      	nop
    3e44:	0000c820 	.word	0x0000c820

00003e48 <hid_status_cb.part.0>:
		break;
	}

}

static void hid_status_cb(struct usb_cfg_data *cfg,
    3e48:	b580      	push	{r7, lr}

	LOG_DBG("cfg %p status %d", cfg, status);

	common = usb_get_dev_data_by_cfg(&usb_hid_devlist, cfg);
	if (common == NULL) {
		LOG_WRN("Device data not found for cfg %p", cfg);
    3e4a:	4b08      	ldr	r3, [pc, #32]	; (3e6c <hid_status_cb.part.0+0x24>)
static void hid_status_cb(struct usb_cfg_data *cfg,
    3e4c:	af00      	add	r7, sp, #0
		LOG_WRN("Device data not found for cfg %p", cfg);
    3e4e:	b088      	sub	sp, #32
    3e50:	466a      	mov	r2, sp
    3e52:	e9c2 3005 	strd	r3, r0, [r2, #20]
    3e56:	2303      	movs	r3, #3
    3e58:	f842 3f10 	str.w	r3, [r2, #16]!
    3e5c:	4804      	ldr	r0, [pc, #16]	; (3e70 <hid_status_cb.part.0+0x28>)
    3e5e:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    3e62:	f007 fb6f 	bl	b544 <z_log_msg2_static_create.constprop.0>
	}

	dev_data = CONTAINER_OF(common, struct hid_device_info, common);

	hid_do_status_cb(dev_data, status, param);
}
    3e66:	46bd      	mov	sp, r7
    3e68:	bd80      	pop	{r7, pc}
    3e6a:	bf00      	nop
    3e6c:	0000d2f4 	.word	0x0000d2f4
    3e70:	0000c7bc 	.word	0x0000c7bc

00003e74 <hid_status_cb>:
{
    3e74:	b570      	push	{r4, r5, r6, lr}
    3e76:	4606      	mov	r6, r0
    3e78:	b086      	sub	sp, #24
    3e7a:	460d      	mov	r5, r1
	common = usb_get_dev_data_by_cfg(&usb_hid_devlist, cfg);
    3e7c:	4601      	mov	r1, r0
    3e7e:	4835      	ldr	r0, [pc, #212]	; (3f54 <hid_status_cb+0xe0>)
    3e80:	f007 fabd 	bl	b3fe <usb_get_dev_data_by_cfg>
	if (common == NULL) {
    3e84:	4604      	mov	r4, r0
    3e86:	b928      	cbnz	r0, 3e94 <hid_status_cb+0x20>
    3e88:	4630      	mov	r0, r6
}
    3e8a:	b006      	add	sp, #24
    3e8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3e90:	f7ff bfda 	b.w	3e48 <hid_status_cb.part.0>
	switch (status) {
    3e94:	2d0a      	cmp	r5, #10
    3e96:	d85a      	bhi.n	3f4e <hid_status_cb+0xda>
    3e98:	e8df f005 	tbb	[pc, r5]
    3e9c:	23211106 	.word	0x23211106
    3ea0:	59403432 	.word	0x59403432
    3ea4:	5959      	.short	0x5959
    3ea6:	30          	.byte	0x30
    3ea7:	00          	.byte	0x00
		LOG_INF("Device error");
    3ea8:	4b2b      	ldr	r3, [pc, #172]	; (3f58 <hid_status_cb+0xe4>)
		LOG_INF("Unknown event");
    3eaa:	9305      	str	r3, [sp, #20]
    3eac:	482b      	ldr	r0, [pc, #172]	; (3f5c <hid_status_cb+0xe8>)
    3eae:	2302      	movs	r3, #2
    3eb0:	aa04      	add	r2, sp, #16
    3eb2:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3eb6:	9304      	str	r3, [sp, #16]
    3eb8:	f007 fb44 	bl	b544 <z_log_msg2_static_create.constprop.0>
    3ebc:	e01e      	b.n	3efc <hid_status_cb+0x88>
		LOG_INF("Device reset detected");
    3ebe:	4b28      	ldr	r3, [pc, #160]	; (3f60 <hid_status_cb+0xec>)
		LOG_INF("Device disconnected");
    3ec0:	9305      	str	r3, [sp, #20]
    3ec2:	4826      	ldr	r0, [pc, #152]	; (3f5c <hid_status_cb+0xe8>)
    3ec4:	2302      	movs	r3, #2
    3ec6:	aa04      	add	r2, sp, #16
    3ec8:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3ecc:	9304      	str	r3, [sp, #16]
    3ece:	f007 fb39 	bl	b544 <z_log_msg2_static_create.constprop.0>
		dev_data->configured = false;
    3ed2:	2300      	movs	r3, #0
    3ed4:	f804 3c04 	strb.w	r3, [r4, #-4]
			dev_data->suspended = false;
    3ed8:	f804 3c03 	strb.w	r3, [r4, #-3]
    3edc:	e00e      	b.n	3efc <hid_status_cb+0x88>
		LOG_INF("Device connected");
    3ede:	4b21      	ldr	r3, [pc, #132]	; (3f64 <hid_status_cb+0xf0>)
    3ee0:	e7e3      	b.n	3eaa <hid_status_cb+0x36>
		LOG_INF("Device configured");
    3ee2:	4b21      	ldr	r3, [pc, #132]	; (3f68 <hid_status_cb+0xf4>)
    3ee4:	9305      	str	r3, [sp, #20]
    3ee6:	481d      	ldr	r0, [pc, #116]	; (3f5c <hid_status_cb+0xe8>)
    3ee8:	2302      	movs	r3, #2
    3eea:	aa04      	add	r2, sp, #16
    3eec:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3ef0:	9304      	str	r3, [sp, #16]
    3ef2:	f007 fb27 	bl	b544 <z_log_msg2_static_create.constprop.0>
		dev_data->configured = true;
    3ef6:	2301      	movs	r3, #1
    3ef8:	f804 3c04 	strb.w	r3, [r4, #-4]
}
    3efc:	b006      	add	sp, #24
    3efe:	bd70      	pop	{r4, r5, r6, pc}
		LOG_INF("Device disconnected");
    3f00:	4b1a      	ldr	r3, [pc, #104]	; (3f6c <hid_status_cb+0xf8>)
    3f02:	e7dd      	b.n	3ec0 <hid_status_cb+0x4c>
		LOG_INF("Device suspended");
    3f04:	4b1a      	ldr	r3, [pc, #104]	; (3f70 <hid_status_cb+0xfc>)
    3f06:	9305      	str	r3, [sp, #20]
    3f08:	4814      	ldr	r0, [pc, #80]	; (3f5c <hid_status_cb+0xe8>)
    3f0a:	2302      	movs	r3, #2
    3f0c:	aa04      	add	r2, sp, #16
    3f0e:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3f12:	9304      	str	r3, [sp, #16]
    3f14:	f007 fb16 	bl	b544 <z_log_msg2_static_create.constprop.0>
		dev_data->suspended = true;
    3f18:	2301      	movs	r3, #1
    3f1a:	e7dd      	b.n	3ed8 <hid_status_cb+0x64>
		LOG_INF("Device resumed");
    3f1c:	4b15      	ldr	r3, [pc, #84]	; (3f74 <hid_status_cb+0x100>)
    3f1e:	480f      	ldr	r0, [pc, #60]	; (3f5c <hid_status_cb+0xe8>)
    3f20:	9305      	str	r3, [sp, #20]
    3f22:	2502      	movs	r5, #2
    3f24:	aa04      	add	r2, sp, #16
    3f26:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3f2a:	9504      	str	r5, [sp, #16]
    3f2c:	f007 fb0a 	bl	b544 <z_log_msg2_static_create.constprop.0>
		if (dev_data->suspended) {
    3f30:	f814 3c03 	ldrb.w	r3, [r4, #-3]
    3f34:	2b00      	cmp	r3, #0
    3f36:	d0e1      	beq.n	3efc <hid_status_cb+0x88>
			LOG_INF("from suspend");
    3f38:	4b0f      	ldr	r3, [pc, #60]	; (3f78 <hid_status_cb+0x104>)
    3f3a:	4808      	ldr	r0, [pc, #32]	; (3f5c <hid_status_cb+0xe8>)
    3f3c:	aa04      	add	r2, sp, #16
    3f3e:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    3f42:	e9cd 5304 	strd	r5, r3, [sp, #16]
    3f46:	f007 fafd 	bl	b544 <z_log_msg2_static_create.constprop.0>
			dev_data->suspended = false;
    3f4a:	2300      	movs	r3, #0
    3f4c:	e7c4      	b.n	3ed8 <hid_status_cb+0x64>
		LOG_INF("Unknown event");
    3f4e:	4b0b      	ldr	r3, [pc, #44]	; (3f7c <hid_status_cb+0x108>)
    3f50:	e7ab      	b.n	3eaa <hid_status_cb+0x36>
    3f52:	bf00      	nop
    3f54:	20000e3c 	.word	0x20000e3c
    3f58:	0000d315 	.word	0x0000d315
    3f5c:	0000c7bc 	.word	0x0000c7bc
    3f60:	0000d322 	.word	0x0000d322
    3f64:	0000d338 	.word	0x0000d338
    3f68:	0000d349 	.word	0x0000d349
    3f6c:	0000d35b 	.word	0x0000d35b
    3f70:	0000d36f 	.word	0x0000d36f
    3f74:	0000d380 	.word	0x0000d380
    3f78:	0000d38f 	.word	0x0000d38f
    3f7c:	0000d39c 	.word	0x0000d39c

00003f80 <hid_class_handle_req>:

static int hid_class_handle_req(struct usb_setup_packet *setup,
				int32_t *len, uint8_t **data)
{
    3f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3f84:	4604      	mov	r4, r0
    3f86:	af00      	add	r7, sp, #0
    3f88:	4688      	mov	r8, r1

	LOG_DBG("Class request:"
		"bRequest 0x%02x, bmRequestType 0x%02x len %d",
		setup->bRequest, setup->bmRequestType, *len);

	common = usb_get_dev_data_by_iface(&usb_hid_devlist,
    3f8a:	7901      	ldrb	r1, [r0, #4]
    3f8c:	4827      	ldr	r0, [pc, #156]	; (402c <hid_class_handle_req+0xac>)
{
    3f8e:	4691      	mov	r9, r2
	common = usb_get_dev_data_by_iface(&usb_hid_devlist,
    3f90:	f007 fa41 	bl	b416 <usb_get_dev_data_by_iface>
					   (uint8_t)setup->wIndex);
	if (common == NULL) {
    3f94:	4606      	mov	r6, r0
    3f96:	b9a0      	cbnz	r0, 3fc2 <hid_class_handle_req+0x42>
		LOG_WRN("Device data not found for interface %u",
    3f98:	88a3      	ldrh	r3, [r4, #4]
    3f9a:	4925      	ldr	r1, [pc, #148]	; (4030 <hid_class_handle_req+0xb0>)
    3f9c:	4825      	ldr	r0, [pc, #148]	; (4034 <hid_class_handle_req+0xb4>)
    3f9e:	466c      	mov	r4, sp
    3fa0:	b088      	sub	sp, #32
    3fa2:	466a      	mov	r2, sp
    3fa4:	e9c2 1305 	strd	r1, r3, [r2, #20]
    3fa8:	2303      	movs	r3, #3
    3faa:	f842 3f10 	str.w	r3, [r2, #16]!
    3fae:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    3fb2:	f007 fac7 	bl	b544 <z_log_msg2_static_create.constprop.0>
			setup->wIndex);
		return -ENODEV;
    3fb6:	f06f 0012 	mvn.w	r0, #18
    3fba:	46a5      	mov	sp, r4
			break;
		}
	}

	return -ENOTSUP;
}
    3fbc:	46bd      	mov	sp, r7
    3fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (usb_reqtype_is_to_host(setup)) {
    3fc2:	f994 3000 	ldrsb.w	r3, [r4]
	dev = common->dev;
    3fc6:	6800      	ldr	r0, [r0, #0]
		switch (setup->bRequest) {
    3fc8:	7865      	ldrb	r5, [r4, #1]
	if (usb_reqtype_is_to_host(setup)) {
    3fca:	2b00      	cmp	r3, #0
    3fcc:	da13      	bge.n	3ff6 <hid_class_handle_req+0x76>
		switch (setup->bRequest) {
    3fce:	2d01      	cmp	r5, #1
    3fd0:	d005      	beq.n	3fde <hid_class_handle_req+0x5e>
    3fd2:	1eab      	subs	r3, r5, #2
		switch (setup->bRequest) {
    3fd4:	2b01      	cmp	r3, #1
    3fd6:	d819      	bhi.n	400c <hid_class_handle_req+0x8c>
				return hid_on_get_report(dev_data, setup, len,
    3fd8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3fdc:	e7ee      	b.n	3fbc <hid_class_handle_req+0x3c>
			if (dev_data->ops && dev_data->ops->get_report) {
    3fde:	f856 3c08 	ldr.w	r3, [r6, #-8]
    3fe2:	2b00      	cmp	r3, #0
    3fe4:	d0f8      	beq.n	3fd8 <hid_class_handle_req+0x58>
    3fe6:	681d      	ldr	r5, [r3, #0]
			if (dev_data->ops && dev_data->ops->set_report) {
    3fe8:	2d00      	cmp	r5, #0
    3fea:	d0f5      	beq.n	3fd8 <hid_class_handle_req+0x58>
				return dev_data->ops->set_report(dev, setup,
    3fec:	464b      	mov	r3, r9
    3fee:	4642      	mov	r2, r8
    3ff0:	4621      	mov	r1, r4
    3ff2:	47a8      	blx	r5
    3ff4:	e7e2      	b.n	3fbc <hid_class_handle_req+0x3c>
		switch (setup->bRequest) {
    3ff6:	2d09      	cmp	r5, #9
    3ff8:	d002      	beq.n	4000 <hid_class_handle_req+0x80>
    3ffa:	f1a5 030a 	sub.w	r3, r5, #10
    3ffe:	e7e9      	b.n	3fd4 <hid_class_handle_req+0x54>
			if (dev_data->ops && dev_data->ops->set_report) {
    4000:	f856 3c08 	ldr.w	r3, [r6, #-8]
    4004:	2b00      	cmp	r3, #0
    4006:	d0e7      	beq.n	3fd8 <hid_class_handle_req+0x58>
    4008:	685d      	ldr	r5, [r3, #4]
    400a:	e7ed      	b.n	3fe8 <hid_class_handle_req+0x68>
			LOG_ERR("Unhandled request 0x%02x", setup->bRequest);
    400c:	4b0a      	ldr	r3, [pc, #40]	; (4038 <hid_class_handle_req+0xb8>)
    400e:	4809      	ldr	r0, [pc, #36]	; (4034 <hid_class_handle_req+0xb4>)
    4010:	466c      	mov	r4, sp
    4012:	b088      	sub	sp, #32
    4014:	466a      	mov	r2, sp
    4016:	e9c2 3505 	strd	r3, r5, [r2, #20]
    401a:	2303      	movs	r3, #3
    401c:	f842 3f10 	str.w	r3, [r2, #16]!
    4020:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4024:	f007 fa8e 	bl	b544 <z_log_msg2_static_create.constprop.0>
    4028:	46a5      	mov	sp, r4
    402a:	e7d5      	b.n	3fd8 <hid_class_handle_req+0x58>
    402c:	20000e3c 	.word	0x20000e3c
    4030:	0000d3aa 	.word	0x0000d3aa
    4034:	0000c7bc 	.word	0x0000c7bc
    4038:	0000d3d1 	.word	0x0000d3d1

0000403c <hid_custom_handle_req>:

static int hid_custom_handle_req(struct usb_setup_packet *setup,
				 int32_t *len, uint8_t **data)
{
    403c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	LOG_DBG("Standard request:"
		"bRequest 0x%02x, bmRequestType 0x%02x, len %d",
		setup->bRequest, setup->bmRequestType, setup->wLength);

	if (usb_reqtype_is_to_host(setup) &&
    4040:	f990 3000 	ldrsb.w	r3, [r0]
    4044:	2b00      	cmp	r3, #0
{
    4046:	af00      	add	r7, sp, #0
    4048:	4604      	mov	r4, r0
    404a:	460e      	mov	r6, r1
    404c:	4615      	mov	r5, r2
	if (usb_reqtype_is_to_host(setup) &&
    404e:	da20      	bge.n	4092 <hid_custom_handle_req+0x56>
	    setup->RequestType.recipient == USB_REQTYPE_RECIPIENT_INTERFACE &&
    4050:	8803      	ldrh	r3, [r0, #0]
    4052:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
    4056:	b29b      	uxth	r3, r3
    4058:	f240 6201 	movw	r2, #1537	; 0x601
    405c:	4293      	cmp	r3, r2
    405e:	d118      	bne.n	4092 <hid_custom_handle_req+0x56>
	    setup->bRequest == USB_SREQ_GET_DESCRIPTOR) {
		uint8_t value = (uint8_t)(setup->wValue >> 8);
		uint8_t iface_num = (uint8_t)setup->wIndex;
    4060:	f890 9004 	ldrb.w	r9, [r0, #4]
		uint8_t value = (uint8_t)(setup->wValue >> 8);
    4064:	8843      	ldrh	r3, [r0, #2]
		struct hid_device_info *dev_data;
		struct usb_dev_data *common;
		const struct usb_cfg_data *cfg;
		const struct usb_hid_config *hid_desc;

		common = usb_get_dev_data_by_iface(&usb_hid_devlist, iface_num);
    4066:	481d      	ldr	r0, [pc, #116]	; (40dc <hid_custom_handle_req+0xa0>)
    4068:	4649      	mov	r1, r9
		uint8_t value = (uint8_t)(setup->wValue >> 8);
    406a:	ea4f 2a13 	mov.w	sl, r3, lsr #8
		common = usb_get_dev_data_by_iface(&usb_hid_devlist, iface_num);
    406e:	f007 f9d2 	bl	b416 <usb_get_dev_data_by_iface>
		if (common == NULL) {
    4072:	b988      	cbnz	r0, 4098 <hid_custom_handle_req+0x5c>
			LOG_WRN("Device data not found for interface %u",
    4074:	4b1a      	ldr	r3, [pc, #104]	; (40e0 <hid_custom_handle_req+0xa4>)
    4076:	481b      	ldr	r0, [pc, #108]	; (40e4 <hid_custom_handle_req+0xa8>)
    4078:	466c      	mov	r4, sp
    407a:	b088      	sub	sp, #32
    407c:	466a      	mov	r2, sp
    407e:	e9c2 3905 	strd	r3, r9, [r2, #20]
    4082:	2303      	movs	r3, #3
    4084:	f842 3f10 	str.w	r3, [r2, #16]!
    4088:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    408c:	f007 fa5a 	bl	b544 <z_log_msg2_static_create.constprop.0>
    4090:	46a5      	mov	sp, r4
		}

		return 0;
	}

	return -EINVAL;
    4092:	f06f 0015 	mvn.w	r0, #21
    4096:	e007      	b.n	40a8 <hid_custom_handle_req+0x6c>
		switch (value) {
    4098:	f1ba 0f21 	cmp.w	sl, #33	; 0x21
    409c:	d007      	beq.n	40ae <hid_custom_handle_req+0x72>
    409e:	f1ba 0f22 	cmp.w	sl, #34	; 0x22
    40a2:	d011      	beq.n	40c8 <hid_custom_handle_req+0x8c>
    40a4:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    40a8:	46bd      	mov	sp, r7
    40aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			cfg = common->dev->config;
    40ae:	6803      	ldr	r3, [r0, #0]
			*len = MIN(setup->wLength, hid_desc->if0_hid.bLength);
    40b0:	88e1      	ldrh	r1, [r4, #6]
			hid_desc = cfg->interface_descriptor;
    40b2:	685b      	ldr	r3, [r3, #4]
			*len = MIN(setup->wLength, hid_desc->if0_hid.bLength);
    40b4:	685b      	ldr	r3, [r3, #4]
    40b6:	f813 2f09 	ldrb.w	r2, [r3, #9]!
    40ba:	4291      	cmp	r1, r2
    40bc:	bf94      	ite	ls
    40be:	6031      	strls	r1, [r6, #0]
    40c0:	6032      	strhi	r2, [r6, #0]
			*data = (uint8_t *)dev_data->report_desc;
    40c2:	602b      	str	r3, [r5, #0]
		return 0;
    40c4:	2000      	movs	r0, #0
			break;
    40c6:	e7ef      	b.n	40a8 <hid_custom_handle_req+0x6c>
			*len = MIN(setup->wLength, dev_data->report_size);
    40c8:	88e3      	ldrh	r3, [r4, #6]
    40ca:	f850 2c0c 	ldr.w	r2, [r0, #-12]
    40ce:	429a      	cmp	r2, r3
    40d0:	bf94      	ite	ls
    40d2:	6032      	strls	r2, [r6, #0]
    40d4:	6033      	strhi	r3, [r6, #0]
			*data = (uint8_t *)dev_data->report_desc;
    40d6:	f850 3c10 	ldr.w	r3, [r0, #-16]
    40da:	e7f2      	b.n	40c2 <hid_custom_handle_req+0x86>
    40dc:	20000e3c 	.word	0x20000e3c
    40e0:	0000d3aa 	.word	0x0000d3aa
    40e4:	0000c7bc 	.word	0x0000c7bc

000040e8 <hid_int_in.part.0>:

static void hid_int_in(uint8_t ep, enum usb_dc_ep_cb_status_code ep_status)
    40e8:	b580      	push	{r7, lr}
	struct hid_device_info *dev_data;
	struct usb_dev_data *common;

	common = usb_get_dev_data_by_ep(&usb_hid_devlist, ep);
	if (common == NULL) {
		LOG_WRN("Device data not found for endpoint %u", ep);
    40ea:	4b08      	ldr	r3, [pc, #32]	; (410c <hid_int_in.part.0+0x24>)
static void hid_int_in(uint8_t ep, enum usb_dc_ep_cb_status_code ep_status)
    40ec:	af00      	add	r7, sp, #0
		LOG_WRN("Device data not found for endpoint %u", ep);
    40ee:	b088      	sub	sp, #32
    40f0:	466a      	mov	r2, sp
    40f2:	e9c2 3005 	strd	r3, r0, [r2, #20]
    40f6:	2303      	movs	r3, #3
    40f8:	f842 3f10 	str.w	r3, [r2, #16]!
    40fc:	4804      	ldr	r0, [pc, #16]	; (4110 <hid_int_in.part.0+0x28>)
    40fe:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    4102:	f007 fa1f 	bl	b544 <z_log_msg2_static_create.constprop.0>
	    dev_data->ops->int_in_ready == NULL) {
		return;
	}

	dev_data->ops->int_in_ready(common->dev);
}
    4106:	46bd      	mov	sp, r7
    4108:	bd80      	pop	{r7, pc}
    410a:	bf00      	nop
    410c:	0000d3ea 	.word	0x0000d3ea
    4110:	0000c7bc 	.word	0x0000c7bc

00004114 <hid_int_in>:
{
    4114:	b570      	push	{r4, r5, r6, lr}
    4116:	4604      	mov	r4, r0
    4118:	460d      	mov	r5, r1
	common = usb_get_dev_data_by_ep(&usb_hid_devlist, ep);
    411a:	4601      	mov	r1, r0
    411c:	480a      	ldr	r0, [pc, #40]	; (4148 <hid_int_in+0x34>)
    411e:	f007 f988 	bl	b432 <usb_get_dev_data_by_ep>
	if (common == NULL) {
    4122:	b920      	cbnz	r0, 412e <hid_int_in+0x1a>
    4124:	4620      	mov	r0, r4
}
    4126:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    412a:	f7ff bfdd 	b.w	40e8 <hid_int_in.part.0>
	if (ep_status != USB_DC_EP_DATA_IN || dev_data->ops == NULL ||
    412e:	2d02      	cmp	r5, #2
    4130:	d108      	bne.n	4144 <hid_int_in+0x30>
    4132:	f850 3c08 	ldr.w	r3, [r0, #-8]
    4136:	b12b      	cbz	r3, 4144 <hid_int_in+0x30>
	    dev_data->ops->int_in_ready == NULL) {
    4138:	691b      	ldr	r3, [r3, #16]
	if (ep_status != USB_DC_EP_DATA_IN || dev_data->ops == NULL ||
    413a:	b11b      	cbz	r3, 4144 <hid_int_in+0x30>
}
    413c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	dev_data->ops->int_in_ready(common->dev);
    4140:	6800      	ldr	r0, [r0, #0]
    4142:	4718      	bx	r3
}
    4144:	bd70      	pop	{r4, r5, r6, pc}
    4146:	bf00      	nop
    4148:	20000e3c 	.word	0x20000e3c

0000414c <usb_hid_register_device>:
	return 0;
}

void usb_hid_register_device(const struct device *dev, const uint8_t *desc,
			     size_t size, const struct hid_ops *ops)
{
    414c:	b510      	push	{r4, lr}
	struct hid_device_info *dev_data = dev->data;
    414e:	6904      	ldr	r4, [r0, #16]

	dev_data->report_desc = desc;
	dev_data->report_size = size;

	dev_data->ops = ops;
    4150:	60a3      	str	r3, [r4, #8]
	parent->next = child;
    4152:	2300      	movs	r3, #0
    4154:	6163      	str	r3, [r4, #20]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    4156:	4b07      	ldr	r3, [pc, #28]	; (4174 <usb_hid_register_device+0x28>)
	dev_data->common.dev = dev;
    4158:	6120      	str	r0, [r4, #16]
	dev_data->report_size = size;
    415a:	e9c4 1200 	strd	r1, r2, [r4]
    415e:	6859      	ldr	r1, [r3, #4]

	sys_slist_append(&usb_hid_devlist, &dev_data->common.node);
    4160:	f104 0214 	add.w	r2, r4, #20
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    4164:	b911      	cbnz	r1, 416c <usb_hid_register_device+0x20>
	list->head = node;
    4166:	e9c3 2200 	strd	r2, r2, [r3]

	LOG_DBG("Added dev_data %p dev %p to devlist %p", dev_data, dev,
		&usb_hid_devlist);
}
    416a:	bd10      	pop	{r4, pc}
	parent->next = child;
    416c:	600a      	str	r2, [r1, #0]
	list->tail = node;
    416e:	605a      	str	r2, [r3, #4]
    4170:	e7fb      	b.n	416a <usb_hid_register_device+0x1e>
    4172:	bf00      	nop
    4174:	20000e3c 	.word	0x20000e3c

00004178 <hid_int_ep_write>:

int hid_int_ep_write(const struct device *dev, const uint8_t *data, uint32_t data_len,
		     uint32_t *bytes_ret)
{
    4178:	b530      	push	{r4, r5, lr}
	const struct usb_cfg_data *cfg = dev->config;
    417a:	6844      	ldr	r4, [r0, #4]
	struct hid_device_info *hid_dev_data = dev->data;
    417c:	6900      	ldr	r0, [r0, #16]

	if (hid_dev_data->configured && !hid_dev_data->suspended) {
    417e:	7b05      	ldrb	r5, [r0, #12]
{
    4180:	b087      	sub	sp, #28
	if (hid_dev_data->configured && !hid_dev_data->suspended) {
    4182:	b145      	cbz	r5, 4196 <hid_int_ep_write+0x1e>
    4184:	7b40      	ldrb	r0, [r0, #13]
    4186:	b930      	cbnz	r0, 4196 <hid_int_ep_write+0x1e>
		// LOG_WRN("Writing usb");
		return usb_write(cfg->endpoint[HID_INT_IN_EP_IDX].ep_addr, data,
    4188:	6a20      	ldr	r0, [r4, #32]
    418a:	7900      	ldrb	r0, [r0, #4]
	} else {
		LOG_WRN("Device is not configured");
		return -EAGAIN;
	}

}
    418c:	b007      	add	sp, #28
    418e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		return usb_write(cfg->endpoint[HID_INT_IN_EP_IDX].ep_addr, data,
    4192:	f007 b91c 	b.w	b3ce <usb_write>
		LOG_WRN("Device is not configured");
    4196:	4b07      	ldr	r3, [pc, #28]	; (41b4 <hid_int_ep_write+0x3c>)
    4198:	9305      	str	r3, [sp, #20]
    419a:	4807      	ldr	r0, [pc, #28]	; (41b8 <hid_int_ep_write+0x40>)
    419c:	2302      	movs	r3, #2
    419e:	aa04      	add	r2, sp, #16
    41a0:	f44f 5184 	mov.w	r1, #4224	; 0x1080
    41a4:	9304      	str	r3, [sp, #16]
    41a6:	f007 f9cd 	bl	b544 <z_log_msg2_static_create.constprop.0>
}
    41aa:	f06f 000a 	mvn.w	r0, #10
    41ae:	b007      	add	sp, #28
    41b0:	bd30      	pop	{r4, r5, pc}
    41b2:	bf00      	nop
    41b4:	0000d410 	.word	0x0000d410
    41b8:	0000c7bc 	.word	0x0000c7bc

000041bc <endpoint_ctx>:
	return (uint8_t)ep;
}

static inline bool ep_is_valid(const uint8_t ep)
{
	uint8_t ep_num = USB_EP_GET_IDX(ep);
    41bc:	f000 037f 	and.w	r3, r0, #127	; 0x7f

	if (NRF_USBD_EPIN_CHECK(ep)) {
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    41c0:	2b08      	cmp	r3, #8
	if (NRF_USBD_EPIN_CHECK(ep)) {
    41c2:	b242      	sxtb	r2, r0
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
    41c4:	d004      	beq.n	41d0 <endpoint_ctx+0x14>
			if (CFG_EP_ISOIN_CNT == 0) {
				return false;
			}
		} else {
			if (ep_num >= CFG_EPIN_CNT) {
    41c6:	f010 0f78 	tst.w	r0, #120	; 0x78
    41ca:	d001      	beq.n	41d0 <endpoint_ctx+0x14>
{
	struct nrf_usbd_ctx *ctx;
	uint8_t ep_num;

	if (!ep_is_valid(ep)) {
		return NULL;
    41cc:	2000      	movs	r0, #0
    41ce:	4770      	bx	lr
	}

	ctx = get_usbd_ctx();
	ep_num = NRF_USBD_EP_NR_GET(ep);

	if (NRF_USBD_EPIN_CHECK(ep)) {
    41d0:	2a00      	cmp	r2, #0
	ep_num = NRF_USBD_EP_NR_GET(ep);
    41d2:	f000 030f 	and.w	r3, r0, #15
	if (NRF_USBD_EPIN_CHECK(ep)) {
    41d6:	f000 0008 	and.w	r0, r0, #8
    41da:	da05      	bge.n	41e8 <endpoint_ctx+0x2c>
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    41dc:	b958      	cbnz	r0, 41f6 <endpoint_ctx+0x3a>
			return &ctx->ep_ctx[EP_ISOIN_INDEX];
		} else {
			return &ctx->ep_ctx[ep_num];
    41de:	4808      	ldr	r0, [pc, #32]	; (4200 <endpoint_ctx+0x44>)
    41e0:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    41e4:	304c      	adds	r0, #76	; 0x4c
    41e6:	4770      	bx	lr
		}
	} else {
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
    41e8:	b938      	cbnz	r0, 41fa <endpoint_ctx+0x3e>
			return &ctx->ep_ctx[EP_ISOOUT_INDEX];
		} else {
			return &ctx->ep_ctx[CFG_EPIN_CNT +
    41ea:	4805      	ldr	r0, [pc, #20]	; (4200 <endpoint_ctx+0x44>)
    41ec:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    41f0:	f500 70b6 	add.w	r0, r0, #364	; 0x16c
    41f4:	4770      	bx	lr
			return &ctx->ep_ctx[EP_ISOIN_INDEX];
    41f6:	4803      	ldr	r0, [pc, #12]	; (4204 <endpoint_ctx+0x48>)
    41f8:	4770      	bx	lr
			return &ctx->ep_ctx[EP_ISOOUT_INDEX];
    41fa:	4803      	ldr	r0, [pc, #12]	; (4208 <endpoint_ctx+0x4c>)
					    ep_num];
		}
	}

	return NULL;
}
    41fc:	4770      	bx	lr
    41fe:	bf00      	nop
    4200:	20001444 	.word	0x20001444
    4204:	20001590 	.word	0x20001590
    4208:	200016b0 	.word	0x200016b0

0000420c <usbd_evt_put>:
 * @brief Enqueue USBD event.
 *
 * @param Pointer to the previously allocated and filled event structure.
 */
static inline void usbd_evt_put(struct usbd_event *ev)
{
    420c:	4601      	mov	r1, r0
	k_fifo_put(&usbd_evt_fifo, ev);
    420e:	4801      	ldr	r0, [pc, #4]	; (4214 <usbd_evt_put+0x8>)
    4210:	f007 bead 	b.w	bf6e <k_queue_append>
    4214:	200001a4 	.word	0x200001a4

00004218 <usbd_work_schedule>:
	k_work_submit_to_queue(&usbd_work_queue, &get_usbd_ctx()->usb_work);
    4218:	4901      	ldr	r1, [pc, #4]	; (4220 <usbd_work_schedule+0x8>)
    421a:	4802      	ldr	r0, [pc, #8]	; (4224 <usbd_work_schedule+0xc>)
    421c:	f007 bef8 	b.w	c010 <k_work_submit_to_queue>
    4220:	2000146c 	.word	0x2000146c
    4224:	20000838 	.word	0x20000838

00004228 <usb_init>:
	}
	return 0;
}

static int usb_init(const struct device *arg)
{
    4228:	b513      	push	{r0, r1, r4, lr}
	};

	/* Ignore the return value, as NRFX_ERROR_ALREADY_INITIALIZED is not
	 * a problem here.
	 */
	(void)nrfx_power_init(&power_config);
    422a:	480b      	ldr	r0, [pc, #44]	; (4258 <usb_init+0x30>)
    422c:	f003 fc2a 	bl	7a84 <nrfx_power_init>
	nrfx_power_usbevt_init(&usbevt_config);

	k_work_queue_start(&usbd_work_queue,
    4230:	2400      	movs	r4, #0
	nrfx_power_usbevt_init(&usbevt_config);
    4232:	480a      	ldr	r0, [pc, #40]	; (425c <usb_init+0x34>)
    4234:	f003 fc50 	bl	7ad8 <nrfx_power_usbevt_init>
	k_work_queue_start(&usbd_work_queue,
    4238:	f04f 33ff 	mov.w	r3, #4294967295
    423c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4240:	4907      	ldr	r1, [pc, #28]	; (4260 <usb_init+0x38>)
    4242:	4808      	ldr	r0, [pc, #32]	; (4264 <usb_init+0x3c>)
    4244:	9400      	str	r4, [sp, #0]
    4246:	f005 fbf5 	bl	9a34 <k_work_queue_start>
			   usbd_work_queue_stack,
			   K_KERNEL_STACK_SIZEOF(usbd_work_queue_stack),
			   CONFIG_SYSTEM_WORKQUEUE_PRIORITY, NULL);

	k_work_init(&ctx->usb_work, usbd_work_handler);
    424a:	4907      	ldr	r1, [pc, #28]	; (4268 <usb_init+0x40>)
    424c:	4807      	ldr	r0, [pc, #28]	; (426c <usb_init+0x44>)
    424e:	f007 fed6 	bl	bffe <k_work_init>

	return 0;
}
    4252:	4620      	mov	r0, r4
    4254:	b002      	add	sp, #8
    4256:	bd10      	pop	{r4, pc}
    4258:	0000d62c 	.word	0x0000d62c
    425c:	0000c8d0 	.word	0x0000c8d0
    4260:	200024c0 	.word	0x200024c0
    4264:	20000838 	.word	0x20000838
    4268:	00004659 	.word	0x00004659
    426c:	2000146c 	.word	0x2000146c

00004270 <usbd_evt_get>:
	return z_impl_k_queue_get(queue, timeout);
    4270:	4802      	ldr	r0, [pc, #8]	; (427c <usbd_evt_get+0xc>)
    4272:	2200      	movs	r2, #0
    4274:	2300      	movs	r3, #0
    4276:	f005 ba5b 	b.w	9730 <z_impl_k_queue_get>
    427a:	bf00      	nop
    427c:	200001a4 	.word	0x200001a4

00004280 <usbd_evt_flush>:
{
    4280:	b510      	push	{r4, lr}
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    4282:	4c05      	ldr	r4, [pc, #20]	; (4298 <usbd_evt_flush+0x18>)
		ev = usbd_evt_get();
    4284:	f7ff fff4 	bl	4270 <usbd_evt_get>
		if (ev) {
    4288:	b120      	cbz	r0, 4294 <usbd_evt_flush+0x14>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    428a:	1d01      	adds	r1, r0, #4
    428c:	4620      	mov	r0, r4
    428e:	f007 fdb6 	bl	bdfe <k_mem_slab_free>
	} while (ev != NULL);
    4292:	e7f7      	b.n	4284 <usbd_evt_flush+0x4>
}
    4294:	bd10      	pop	{r4, pc}
    4296:	bf00      	nop
    4298:	20000150 	.word	0x20000150

0000429c <usbd_evt_alloc>:
{
    429c:	b510      	push	{r4, lr}
    429e:	b088      	sub	sp, #32
	if (k_mem_slab_alloc(&fifo_elem_slab,
    42a0:	4818      	ldr	r0, [pc, #96]	; (4304 <usbd_evt_alloc+0x68>)
    42a2:	2200      	movs	r2, #0
    42a4:	2300      	movs	r3, #0
    42a6:	a901      	add	r1, sp, #4
    42a8:	f005 f884 	bl	93b4 <k_mem_slab_alloc>
    42ac:	b330      	cbz	r0, 42fc <usbd_evt_alloc+0x60>
		LOG_ERR("USBD event allocation failed!");
    42ae:	4b16      	ldr	r3, [pc, #88]	; (4308 <usbd_evt_alloc+0x6c>)
    42b0:	4816      	ldr	r0, [pc, #88]	; (430c <usbd_evt_alloc+0x70>)
    42b2:	9307      	str	r3, [sp, #28]
    42b4:	aa06      	add	r2, sp, #24
    42b6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    42ba:	2402      	movs	r4, #2
    42bc:	9406      	str	r4, [sp, #24]
    42be:	f007 f961 	bl	b584 <z_log_msg2_static_create.constprop.0>
		usbd_evt_flush();
    42c2:	f7ff ffdd 	bl	4280 <usbd_evt_flush>
		if (k_mem_slab_alloc(&fifo_elem_slab, (void **)&block.data, K_NO_WAIT)) {
    42c6:	480f      	ldr	r0, [pc, #60]	; (4304 <usbd_evt_alloc+0x68>)
    42c8:	2200      	movs	r2, #0
    42ca:	2300      	movs	r3, #0
    42cc:	a901      	add	r1, sp, #4
    42ce:	f005 f871 	bl	93b4 <k_mem_slab_alloc>
    42d2:	b150      	cbz	r0, 42ea <usbd_evt_alloc+0x4e>
			LOG_ERR("USBD event memory corrupted");
    42d4:	4b0e      	ldr	r3, [pc, #56]	; (4310 <usbd_evt_alloc+0x74>)
    42d6:	480d      	ldr	r0, [pc, #52]	; (430c <usbd_evt_alloc+0x70>)
    42d8:	aa06      	add	r2, sp, #24
    42da:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    42de:	e9cd 4306 	strd	r4, r3, [sp, #24]
    42e2:	f007 f94f 	bl	b584 <z_log_msg2_static_create.constprop.0>
			return NULL;
    42e6:	2000      	movs	r0, #0
    42e8:	e00a      	b.n	4300 <usbd_evt_alloc+0x64>
		ev = (struct usbd_event *)block.data;
    42ea:	9801      	ldr	r0, [sp, #4]
		ev->evt_type = USBD_EVT_REINIT;
    42ec:	2304      	movs	r3, #4
		ev->block = block;
    42ee:	6040      	str	r0, [r0, #4]
		ev->evt_type = USBD_EVT_REINIT;
    42f0:	7403      	strb	r3, [r0, #16]
		usbd_evt_put(ev);
    42f2:	f7ff ff8b 	bl	420c <usbd_evt_put>
		usbd_work_schedule();
    42f6:	f7ff ff8f 	bl	4218 <usbd_work_schedule>
		return NULL;
    42fa:	e7f4      	b.n	42e6 <usbd_evt_alloc+0x4a>
	ev = (struct usbd_event *)block.data;
    42fc:	9801      	ldr	r0, [sp, #4]
	ev->block = block;
    42fe:	6040      	str	r0, [r0, #4]
}
    4300:	b008      	add	sp, #32
    4302:	bd10      	pop	{r4, pc}
    4304:	20000150 	.word	0x20000150
    4308:	0000d431 	.word	0x0000d431
    430c:	0000c7c4 	.word	0x0000c7c4
    4310:	0000d44f 	.word	0x0000d44f

00004314 <usbd_event_transfer_data>:
{
    4314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		endpoint_ctx(p_event->data.eptransfer.ep);
    4316:	7881      	ldrb	r1, [r0, #2]
{
    4318:	4606      	mov	r6, r0
    431a:	af00      	add	r7, sp, #0
		endpoint_ctx(p_event->data.eptransfer.ep);
    431c:	4608      	mov	r0, r1
    431e:	f7ff ff4d 	bl	41bc <endpoint_ctx>
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    4322:	060b      	lsls	r3, r1, #24
		switch (p_event->data.eptransfer.status) {
    4324:	78f4      	ldrb	r4, [r6, #3]
		endpoint_ctx(p_event->data.eptransfer.ep);
    4326:	4605      	mov	r5, r0
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    4328:	d523      	bpl.n	4372 <usbd_event_transfer_data+0x5e>
		switch (p_event->data.eptransfer.status) {
    432a:	b194      	cbz	r4, 4352 <usbd_event_transfer_data+0x3e>
    432c:	2c03      	cmp	r4, #3
    432e:	d01e      	beq.n	436e <usbd_event_transfer_data+0x5a>
			LOG_ERR("Unexpected event (nrfx_usbd): %d, ep 0x%02x",
    4330:	4b2a      	ldr	r3, [pc, #168]	; (43dc <usbd_event_transfer_data+0xc8>)
    4332:	482b      	ldr	r0, [pc, #172]	; (43e0 <usbd_event_transfer_data+0xcc>)
    4334:	466d      	mov	r5, sp
    4336:	b088      	sub	sp, #32
    4338:	466a      	mov	r2, sp
    433a:	e9c2 3405 	strd	r3, r4, [r2, #20]
    433e:	2304      	movs	r3, #4
    4340:	61d1      	str	r1, [r2, #28]
    4342:	f842 3f10 	str.w	r3, [r2, #16]!
    4346:	f44f 5101 	mov.w	r1, #8256	; 0x2040
    434a:	f007 f91b 	bl	b584 <z_log_msg2_static_create.constprop.0>
    434e:	46ad      	mov	sp, r5
    4350:	e00d      	b.n	436e <usbd_event_transfer_data+0x5a>
			struct usbd_event *ev = usbd_evt_alloc();
    4352:	f7ff ffa3 	bl	429c <usbd_evt_alloc>
			if (!ev) {
    4356:	4603      	mov	r3, r0
    4358:	b148      	cbz	r0, 436e <usbd_event_transfer_data+0x5a>
			ev->evt_type = USBD_EVT_EP;
    435a:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    435c:	77ac      	strb	r4, [r5, #30]
			ev->evt_type = USBD_EVT_EP;
    435e:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    4360:	2203      	movs	r2, #3
    4362:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    4364:	609d      	str	r5, [r3, #8]
			usbd_evt_put(ev);
    4366:	f7ff ff51 	bl	420c <usbd_evt_put>
			usbd_work_schedule();
    436a:	f7ff ff55 	bl	4218 <usbd_work_schedule>
}
    436e:	46bd      	mov	sp, r7
    4370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch (p_event->data.eptransfer.status) {
    4372:	b154      	cbz	r4, 438a <usbd_event_transfer_data+0x76>
    4374:	2c01      	cmp	r4, #1
    4376:	d1db      	bne.n	4330 <usbd_event_transfer_data+0x1c>
			struct usbd_event *ev = usbd_evt_alloc();
    4378:	f7ff ff90 	bl	429c <usbd_evt_alloc>
			if (!ev) {
    437c:	4603      	mov	r3, r0
    437e:	2800      	cmp	r0, #0
    4380:	d0f5      	beq.n	436e <usbd_event_transfer_data+0x5a>
			ep_ctx->read_pending = true;
    4382:	776c      	strb	r4, [r5, #29]
			ev->evt_type = USBD_EVT_EP;
    4384:	7404      	strb	r4, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    4386:	7304      	strb	r4, [r0, #12]
    4388:	e7ec      	b.n	4364 <usbd_event_transfer_data+0x50>
			struct usbd_event *ev = usbd_evt_alloc();
    438a:	f7ff ff87 	bl	429c <usbd_evt_alloc>
			if (!ev) {
    438e:	2800      	cmp	r0, #0
    4390:	d0ed      	beq.n	436e <usbd_event_transfer_data+0x5a>
				p_event->data.eptransfer.ep);
    4392:	78b2      	ldrb	r2, [r6, #2]

NRF_STATIC_INLINE uint32_t nrf_usbd_ep_amount_get(NRF_USBD_Type const * p_reg, uint8_t ep)
{
    uint32_t ret;

    if (NRF_USBD_EPIN_CHECK(ep))
    4394:	4b13      	ldr	r3, [pc, #76]	; (43e4 <usbd_event_transfer_data+0xd0>)
    4396:	f012 0f80 	tst.w	r2, #128	; 0x80
    439a:	f002 0108 	and.w	r1, r2, #8
    439e:	d011      	beq.n	43c4 <usbd_event_transfer_data+0xb0>
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    43a0:	b141      	cbz	r1, 43b4 <usbd_event_transfer_data+0xa0>
        {
            ret = p_reg->ISOIN.AMOUNT;
    43a2:	f8d3 36a8 	ldr.w	r3, [r3, #1704]	; 0x6a8
			ep_ctx->buf.len = nrf_usbd_ep_amount_get(NRF_USBD,
    43a6:	60eb      	str	r3, [r5, #12]
			ev->evt_type = USBD_EVT_EP;
    43a8:	2301      	movs	r3, #1
    43aa:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    43ac:	2302      	movs	r3, #2
    43ae:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    43b0:	6085      	str	r5, [r0, #8]
    43b2:	e7d8      	b.n	4366 <usbd_event_transfer_data+0x52>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPIN[epnr].AMOUNT;
    43b4:	f002 020f 	and.w	r2, r2, #15
    43b8:	2114      	movs	r1, #20
    43ba:	fb01 3302 	mla	r3, r1, r2, r3
    43be:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    43c2:	e7f0      	b.n	43a6 <usbd_event_transfer_data+0x92>
        }
    }
    else
    {
        if (NRF_USBD_EPISO_CHECK(ep))
    43c4:	b111      	cbz	r1, 43cc <usbd_event_transfer_data+0xb8>
        {
            ret = p_reg->ISOOUT.AMOUNT;
    43c6:	f8d3 37a8 	ldr.w	r3, [r3, #1960]	; 0x7a8
    43ca:	e7ec      	b.n	43a6 <usbd_event_transfer_data+0x92>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPOUT[epnr].AMOUNT;
    43cc:	f002 020f 	and.w	r2, r2, #15
    43d0:	2114      	movs	r1, #20
    43d2:	fb01 3302 	mla	r3, r1, r2, r3
    43d6:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
    43da:	e7e4      	b.n	43a6 <usbd_event_transfer_data+0x92>
    43dc:	0000d46b 	.word	0x0000d46b
    43e0:	0000c7c4 	.word	0x0000c7c4
    43e4:	40027000 	.word	0x40027000

000043e8 <usb_dc_power_event_handler>:
{
    43e8:	b598      	push	{r3, r4, r7, lr}
    43ea:	2802      	cmp	r0, #2
    43ec:	af00      	add	r7, sp, #0
    43ee:	d811      	bhi.n	4414 <usb_dc_power_event_handler+0x2c>
    43f0:	4b10      	ldr	r3, [pc, #64]	; (4434 <usb_dc_power_event_handler+0x4c>)
    43f2:	5c1c      	ldrb	r4, [r3, r0]
	struct usbd_event *ev = usbd_evt_alloc();
    43f4:	f7ff ff52 	bl	429c <usbd_evt_alloc>
	if (!ev) {
    43f8:	b150      	cbz	r0, 4410 <usb_dc_power_event_handler+0x28>
	ev->evt_type = USBD_EVT_POWER;
    43fa:	2200      	movs	r2, #0
    43fc:	7402      	strb	r2, [r0, #16]
	ev->evt.pwr_evt.state = state;
    43fe:	7204      	strb	r4, [r0, #8]
	usbd_evt_put(ev);
    4400:	f7ff ff04 	bl	420c <usbd_evt_put>
	if (usbd_ctx.attached) {
    4404:	4b0c      	ldr	r3, [pc, #48]	; (4438 <usb_dc_power_event_handler+0x50>)
    4406:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    440a:	b10b      	cbz	r3, 4410 <usb_dc_power_event_handler+0x28>
		usbd_work_schedule();
    440c:	f7ff ff04 	bl	4218 <usbd_work_schedule>
}
    4410:	46bd      	mov	sp, r7
    4412:	bd98      	pop	{r3, r4, r7, pc}
		LOG_ERR("Unknown USB power event %d", event);
    4414:	4b09      	ldr	r3, [pc, #36]	; (443c <usb_dc_power_event_handler+0x54>)
    4416:	466c      	mov	r4, sp
    4418:	b088      	sub	sp, #32
    441a:	466a      	mov	r2, sp
	switch (event) {
    441c:	e9c2 3005 	strd	r3, r0, [r2, #20]
		LOG_ERR("Unknown USB power event %d", event);
    4420:	2303      	movs	r3, #3
    4422:	f842 3f10 	str.w	r3, [r2, #16]!
    4426:	4806      	ldr	r0, [pc, #24]	; (4440 <usb_dc_power_event_handler+0x58>)
    4428:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    442c:	f007 f8aa 	bl	b584 <z_log_msg2_static_create.constprop.0>
    4430:	46a5      	mov	sp, r4
    4432:	e7ed      	b.n	4410 <usb_dc_power_event_handler+0x28>
    4434:	0000d629 	.word	0x0000d629
    4438:	20001444 	.word	0x20001444
    443c:	0000d497 	.word	0x0000d497
    4440:	0000c7c4 	.word	0x0000c7c4

00004444 <hfxo_stop.constprop.0.isra.0>:
static int hfxo_stop(struct nrf_usbd_ctx *ctx)
    4444:	b510      	push	{r4, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    4446:	490f      	ldr	r1, [pc, #60]	; (4484 <hfxo_stop.constprop.0.isra.0+0x40>)
    4448:	f3bf 8f5b 	dmb	ish
    444c:	f101 0320 	add.w	r3, r1, #32
    4450:	2200      	movs	r2, #0
    4452:	e853 0f00 	ldrex	r0, [r3]
    4456:	2801      	cmp	r0, #1
    4458:	d103      	bne.n	4462 <hfxo_stop.constprop.0.isra.0+0x1e>
    445a:	e843 2400 	strex	r4, r2, [r3]
    445e:	2c00      	cmp	r4, #0
    4460:	d1f7      	bne.n	4452 <hfxo_stop.constprop.0.isra.0+0xe>
    4462:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 1, 0)) {
    4466:	d10b      	bne.n	4480 <hfxo_stop.constprop.0.isra.0+0x3c>
		return onoff_cancel_or_release(ctx->hfxo_mgr, &ctx->hfxo_cli);
    4468:	69cc      	ldr	r4, [r1, #28]
 * @retval negative other errors produced by onoff_release().
 */
static inline int onoff_cancel_or_release(struct onoff_manager *mgr,
					  struct onoff_client *cli)
{
	int rv = onoff_cancel(mgr, cli);
    446a:	310c      	adds	r1, #12
    446c:	4620      	mov	r0, r4
    446e:	f006 faa0 	bl	a9b2 <onoff_cancel>

	if (rv == -EALREADY) {
    4472:	3078      	adds	r0, #120	; 0x78
    4474:	d104      	bne.n	4480 <hfxo_stop.constprop.0.isra.0+0x3c>
		rv = onoff_release(mgr);
    4476:	4620      	mov	r0, r4
}
    4478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    447c:	f006 ba74 	b.w	a968 <onoff_release>
    4480:	bd10      	pop	{r4, pc}
    4482:	bf00      	nop
    4484:	20001444 	.word	0x20001444

00004488 <usbd_event_handler>:
{
    4488:	b5f0      	push	{r4, r5, r6, r7, lr}
    448a:	b089      	sub	sp, #36	; 0x24
    448c:	4606      	mov	r6, r0
    448e:	af00      	add	r7, sp, #0
	struct usbd_event evt = {0};
    4490:	2214      	movs	r2, #20
    4492:	2100      	movs	r1, #0
    4494:	f107 000c 	add.w	r0, r7, #12
    4498:	f007 f824 	bl	b4e4 <memset>
	switch (p_event->type) {
    449c:	7833      	ldrb	r3, [r6, #0]
    449e:	3b01      	subs	r3, #1
    44a0:	2b05      	cmp	r3, #5
    44a2:	d820      	bhi.n	44e6 <usbd_event_handler+0x5e>
    44a4:	e8df f003 	tbb	[pc, r3]
    44a8:	13130397 	.word	0x13130397
    44ac:	1589      	.short	0x1589
		evt.evt.pwr_evt.state = USBD_SUSPENDED;
    44ae:	2303      	movs	r3, #3
		evt.evt.pwr_evt.state = USBD_RESUMED;
    44b0:	753b      	strb	r3, [r7, #20]
		evt.evt_type = USBD_EVT_POWER;
    44b2:	2400      	movs	r4, #0
		ev = usbd_evt_alloc();
    44b4:	f7ff fef2 	bl	429c <usbd_evt_alloc>
		if (!ev) {
    44b8:	4603      	mov	r3, r0
    44ba:	b1a0      	cbz	r0, 44e6 <usbd_event_handler+0x5e>
		ev->evt_type = evt.evt_type;
    44bc:	7404      	strb	r4, [r0, #16]
		ev->evt = evt.evt;
    44be:	f100 0208 	add.w	r2, r0, #8
    44c2:	e9d7 0105 	ldrd	r0, r1, [r7, #20]
    44c6:	e882 0003 	stmia.w	r2, {r0, r1}
		usbd_evt_put(ev);
    44ca:	4618      	mov	r0, r3
    44cc:	e030      	b.n	4530 <usbd_event_handler+0xa8>
		evt.evt.pwr_evt.state = USBD_RESUMED;
    44ce:	2304      	movs	r3, #4
    44d0:	e7ee      	b.n	44b0 <usbd_event_handler+0x28>
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    44d2:	78b1      	ldrb	r1, [r6, #2]
    44d4:	4608      	mov	r0, r1
    44d6:	f7ff fe71 	bl	41bc <endpoint_ctx>
		switch (ep_ctx->cfg.type) {
    44da:	7a83      	ldrb	r3, [r0, #10]
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
    44dc:	4605      	mov	r5, r0
		switch (ep_ctx->cfg.type) {
    44de:	b12b      	cbz	r3, 44ec <usbd_event_handler+0x64>
    44e0:	3b01      	subs	r3, #1
    44e2:	2b02      	cmp	r3, #2
    44e4:	d965      	bls.n	45b2 <usbd_event_handler+0x12a>
}
    44e6:	3724      	adds	r7, #36	; 0x24
    44e8:	46bd      	mov	sp, r7
    44ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    44ec:	060b      	lsls	r3, r1, #24
		switch (p_event->data.eptransfer.status) {
    44ee:	78f4      	ldrb	r4, [r6, #3]
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
    44f0:	d523      	bpl.n	453a <usbd_event_handler+0xb2>
		switch (p_event->data.eptransfer.status) {
    44f2:	b194      	cbz	r4, 451a <usbd_event_handler+0x92>
    44f4:	2c03      	cmp	r4, #3
    44f6:	d0f6      	beq.n	44e6 <usbd_event_handler+0x5e>
			LOG_ERR("Unexpected event (nrfx_usbd): %d, ep 0x%02x",
    44f8:	4b38      	ldr	r3, [pc, #224]	; (45dc <usbd_event_handler+0x154>)
    44fa:	4839      	ldr	r0, [pc, #228]	; (45e0 <usbd_event_handler+0x158>)
    44fc:	466d      	mov	r5, sp
    44fe:	b088      	sub	sp, #32
    4500:	466a      	mov	r2, sp
    4502:	e9c2 3405 	strd	r3, r4, [r2, #20]
    4506:	2304      	movs	r3, #4
    4508:	61d1      	str	r1, [r2, #28]
    450a:	f842 3f10 	str.w	r3, [r2, #16]!
    450e:	f44f 5101 	mov.w	r1, #8256	; 0x2040
    4512:	f007 f837 	bl	b584 <z_log_msg2_static_create.constprop.0>
    4516:	46ad      	mov	sp, r5
    4518:	e7e5      	b.n	44e6 <usbd_event_handler+0x5e>
			struct usbd_event *ev = usbd_evt_alloc();
    451a:	f7ff febf 	bl	429c <usbd_evt_alloc>
			if (!ev) {
    451e:	4603      	mov	r3, r0
    4520:	2800      	cmp	r0, #0
    4522:	d0e0      	beq.n	44e6 <usbd_event_handler+0x5e>
			ev->evt_type = USBD_EVT_EP;
    4524:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
    4526:	77ac      	strb	r4, [r5, #30]
			ev->evt_type = USBD_EVT_EP;
    4528:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
    452a:	2203      	movs	r2, #3
    452c:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    452e:	609d      	str	r5, [r3, #8]
		usbd_evt_put(ev);
    4530:	f7ff fe6c 	bl	420c <usbd_evt_put>
		usbd_work_schedule();
    4534:	f7ff fe70 	bl	4218 <usbd_work_schedule>
    4538:	e7d5      	b.n	44e6 <usbd_event_handler+0x5e>
		switch (p_event->data.eptransfer.status) {
    453a:	b154      	cbz	r4, 4552 <usbd_event_handler+0xca>
    453c:	2c01      	cmp	r4, #1
    453e:	d1db      	bne.n	44f8 <usbd_event_handler+0x70>
			struct usbd_event *ev = usbd_evt_alloc();
    4540:	f7ff feac 	bl	429c <usbd_evt_alloc>
			if (!ev) {
    4544:	4603      	mov	r3, r0
    4546:	2800      	cmp	r0, #0
    4548:	d0cd      	beq.n	44e6 <usbd_event_handler+0x5e>
			ep_ctx->read_pending = true;
    454a:	776c      	strb	r4, [r5, #29]
			ev->evt_type = USBD_EVT_EP;
    454c:	7404      	strb	r4, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    454e:	7304      	strb	r4, [r0, #12]
    4550:	e7ed      	b.n	452e <usbd_event_handler+0xa6>
			struct usbd_event *ev = usbd_evt_alloc();
    4552:	f7ff fea3 	bl	429c <usbd_evt_alloc>
			if (!ev) {
    4556:	4604      	mov	r4, r0
    4558:	2800      	cmp	r0, #0
    455a:	d0c4      	beq.n	44e6 <usbd_event_handler+0x5e>
			ev->evt_type = USBD_EVT_EP;
    455c:	2301      	movs	r3, #1
    455e:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
    4560:	2302      	movs	r3, #2
    4562:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
    4564:	6085      	str	r5, [r0, #8]
			err_code = nrfx_usbd_ep_status_get(
    4566:	f105 010c 	add.w	r1, r5, #12
    456a:	78b0      	ldrb	r0, [r6, #2]
    456c:	f007 fbb5 	bl	bcda <nrfx_usbd_ep_status_get>
			if (err_code != NRFX_USBD_EP_OK) {
    4570:	b170      	cbz	r0, 4590 <usbd_event_handler+0x108>
				LOG_ERR("_ep_status_get failed! Code: %d",
    4572:	4b1c      	ldr	r3, [pc, #112]	; (45e4 <usbd_event_handler+0x15c>)
    4574:	466e      	mov	r6, sp
    4576:	b088      	sub	sp, #32
    4578:	466a      	mov	r2, sp
    457a:	e9c2 3005 	strd	r3, r0, [r2, #20]
    457e:	2303      	movs	r3, #3
    4580:	f842 3f10 	str.w	r3, [r2, #16]!
    4584:	4816      	ldr	r0, [pc, #88]	; (45e0 <usbd_event_handler+0x158>)
    4586:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    458a:	f006 fffb 	bl	b584 <z_log_msg2_static_create.constprop.0>
    458e:	46b5      	mov	sp, r6
			if (ctx->ctrl_read_len > ep_ctx->buf.len) {
    4590:	4a15      	ldr	r2, [pc, #84]	; (45e8 <usbd_event_handler+0x160>)
    4592:	68e9      	ldr	r1, [r5, #12]
    4594:	f8b2 328c 	ldrh.w	r3, [r2, #652]	; 0x28c
    4598:	428b      	cmp	r3, r1
    459a:	d906      	bls.n	45aa <usbd_event_handler+0x122>
				ctx->ctrl_read_len -= ep_ctx->buf.len;
    459c:	1a5b      	subs	r3, r3, r1
    459e:	f8a2 328c 	strh.w	r3, [r2, #652]	; 0x28c
				nrfx_usbd_setup_data_clear();
    45a2:	f004 fa1b 	bl	89dc <nrfx_usbd_setup_data_clear>
			usbd_evt_put(ev);
    45a6:	4620      	mov	r0, r4
    45a8:	e7c2      	b.n	4530 <usbd_event_handler+0xa8>
				ctx->ctrl_read_len = 0U;
    45aa:	2300      	movs	r3, #0
    45ac:	f8a2 328c 	strh.w	r3, [r2, #652]	; 0x28c
    45b0:	e7f9      	b.n	45a6 <usbd_event_handler+0x11e>
			usbd_event_transfer_data(p_event);
    45b2:	4630      	mov	r0, r6
    45b4:	f7ff feae 	bl	4314 <usbd_event_transfer_data>
	if (put_evt) {
    45b8:	e795      	b.n	44e6 <usbd_event_handler+0x5e>
		nrfx_usbd_setup_get(&drv_setup);
    45ba:	1d38      	adds	r0, r7, #4
    45bc:	f004 f9e8 	bl	8990 <nrfx_usbd_setup_get>
		if ((drv_setup.bRequest != USB_SREQ_SET_ADDRESS)
    45c0:	797b      	ldrb	r3, [r7, #5]
    45c2:	2b05      	cmp	r3, #5
    45c4:	d103      	bne.n	45ce <usbd_event_handler+0x146>
		    || (USB_REQTYPE_GET_TYPE(drv_setup.bmRequestType)
    45c6:	793b      	ldrb	r3, [r7, #4]
    45c8:	f013 0f60 	tst.w	r3, #96	; 0x60
    45cc:	d08b      	beq.n	44e6 <usbd_event_handler+0x5e>
			evt.evt.ep_evt.ep = ep_ctx;
    45ce:	4b07      	ldr	r3, [pc, #28]	; (45ec <usbd_event_handler+0x164>)
    45d0:	617b      	str	r3, [r7, #20]
			evt.evt_type = USBD_EVT_EP;
    45d2:	2401      	movs	r4, #1
    45d4:	e76e      	b.n	44b4 <usbd_event_handler+0x2c>
	switch (p_event->type) {
    45d6:	2402      	movs	r4, #2
    45d8:	e76c      	b.n	44b4 <usbd_event_handler+0x2c>
    45da:	bf00      	nop
    45dc:	0000d46b 	.word	0x0000d46b
    45e0:	0000c7c4 	.word	0x0000c7c4
    45e4:	0000d4b2 	.word	0x0000d4b2
    45e8:	20001444 	.word	0x20001444
    45ec:	200015b0 	.word	0x200015b0

000045f0 <eps_ctx_init>:
{
    45f0:	b538      	push	{r3, r4, r5, lr}
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    45f2:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    45f4:	f064 007f 	orn	r0, r4, #127	; 0x7f
    45f8:	b2c0      	uxtb	r0, r0
    45fa:	f7ff fddf 	bl	41bc <endpoint_ctx>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    45fe:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    4600:	f006 ffad 	bl	b55e <ep_ctx_reset>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
    4604:	2c08      	cmp	r4, #8
    4606:	d1f5      	bne.n	45f4 <eps_ctx_init+0x4>
    4608:	4d0f      	ldr	r5, [pc, #60]	; (4648 <eps_ctx_init+0x58>)
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    460a:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    460c:	b2e0      	uxtb	r0, r4
    460e:	f7ff fdd5 	bl	41bc <endpoint_ctx>
		if (!ep_ctx->buf.block.data) {
    4612:	6903      	ldr	r3, [r0, #16]
    4614:	b903      	cbnz	r3, 4618 <eps_ctx_init+0x28>
			ep_ctx->buf.block.data = ep_out_bufs[i];
    4616:	6105      	str	r5, [r0, #16]
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    4618:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
    461a:	f006 ffa0 	bl	b55e <ep_ctx_reset>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
    461e:	2c08      	cmp	r4, #8
    4620:	f105 0540 	add.w	r5, r5, #64	; 0x40
    4624:	d1f2      	bne.n	460c <eps_ctx_init+0x1c>
		ep_ctx_reset(ep_ctx);
    4626:	4c09      	ldr	r4, [pc, #36]	; (464c <eps_ctx_init+0x5c>)
    4628:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
    462c:	f006 ff97 	bl	b55e <ep_ctx_reset>
		if (!ep_ctx->buf.block.data) {
    4630:	f8d4 327c 	ldr.w	r3, [r4, #636]	; 0x27c
    4634:	b913      	cbnz	r3, 463c <eps_ctx_init+0x4c>
			ep_ctx->buf.block.data = ep_isoout_bufs[0];
    4636:	4b06      	ldr	r3, [pc, #24]	; (4650 <eps_ctx_init+0x60>)
    4638:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c
		ep_ctx_reset(ep_ctx);
    463c:	4805      	ldr	r0, [pc, #20]	; (4654 <eps_ctx_init+0x64>)
    463e:	f006 ff8e 	bl	b55e <ep_ctx_reset>
}
    4642:	2000      	movs	r0, #0
    4644:	bd38      	pop	{r3, r4, r5, pc}
    4646:	bf00      	nop
    4648:	20001244 	.word	0x20001244
    464c:	20001444 	.word	0x20001444
    4650:	20000e44 	.word	0x20000e44
    4654:	200016b0 	.word	0x200016b0

00004658 <usbd_work_handler>:
{
    4658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return get_usbd_ctx()->ready;
    465c:	4caf      	ldr	r4, [pc, #700]	; (491c <usbd_work_handler+0x2c4>)
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    465e:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 4920 <usbd_work_handler+0x2c8>
{
    4662:	b086      	sub	sp, #24
    4664:	4680      	mov	r8, r0
    4666:	af00      	add	r7, sp, #0
	while ((ev = usbd_evt_get()) != NULL) {
    4668:	f7ff fe02 	bl	4270 <usbd_evt_get>
    466c:	4606      	mov	r6, r0
    466e:	b918      	cbnz	r0, 4678 <usbd_work_handler+0x20>
}
    4670:	3718      	adds	r7, #24
    4672:	46bd      	mov	sp, r7
    4674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return get_usbd_ctx()->ready;
    4678:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    467c:	7c33      	ldrb	r3, [r6, #16]
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    467e:	f106 0a04 	add.w	sl, r6, #4
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
    4682:	b93a      	cbnz	r2, 4694 <usbd_work_handler+0x3c>
    4684:	2b00      	cmp	r3, #0
    4686:	f000 80ad 	beq.w	47e4 <usbd_work_handler+0x18c>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
    468a:	4651      	mov	r1, sl
    468c:	4648      	mov	r0, r9
    468e:	f007 fbb6 	bl	bdfe <k_mem_slab_free>
}
    4692:	e7e9      	b.n	4668 <usbd_work_handler+0x10>
		switch (ev->evt_type) {
    4694:	2b04      	cmp	r3, #4
    4696:	f200 8197 	bhi.w	49c8 <usbd_work_handler+0x370>
    469a:	e8df f013 	tbh	[pc, r3, lsl #1]
    469e:	00a3      	.short	0x00a3
    46a0:	01280005 	.word	0x01280005
    46a4:	017a0153 	.word	0x017a0153
			if (!ctx->attached) {
    46a8:	f818 3c04 	ldrb.w	r3, [r8, #-4]
    46ac:	b983      	cbnz	r3, 46d0 <usbd_work_handler+0x78>
				LOG_ERR("not attached, EP 0x%02x event dropped",
    46ae:	68b3      	ldr	r3, [r6, #8]
    46b0:	499c      	ldr	r1, [pc, #624]	; (4924 <usbd_work_handler+0x2cc>)
    46b2:	7a5b      	ldrb	r3, [r3, #9]
    46b4:	489c      	ldr	r0, [pc, #624]	; (4928 <usbd_work_handler+0x2d0>)
    46b6:	466d      	mov	r5, sp
    46b8:	b088      	sub	sp, #32
    46ba:	466a      	mov	r2, sp
    46bc:	e9c2 1305 	strd	r1, r3, [r2, #20]
    46c0:	2303      	movs	r3, #3
    46c2:	f842 3f10 	str.w	r3, [r2, #16]!
    46c6:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    46ca:	f006 ff5b 	bl	b584 <z_log_msg2_static_create.constprop.0>
    46ce:	46ad      	mov	sp, r5
	switch (ep_evt->evt_type) {
    46d0:	7b33      	ldrb	r3, [r6, #12]
	struct nrf_usbd_ep_ctx *ep_ctx = ep_evt->ep;
    46d2:	68b5      	ldr	r5, [r6, #8]
	switch (ep_evt->evt_type) {
    46d4:	2b03      	cmp	r3, #3
    46d6:	d8d8      	bhi.n	468a <usbd_work_handler+0x32>
    46d8:	e8df f003 	tbb	[pc, r3]
    46dc:	716c3d02 	.word	0x716c3d02
	usbd_setup = (struct usb_setup_packet *)ep_ctx->buf.data;
    46e0:	696e      	ldr	r6, [r5, #20]
	memset(usbd_setup, 0, sizeof(struct usb_setup_packet));
    46e2:	2208      	movs	r2, #8
    46e4:	2100      	movs	r1, #0
    46e6:	4630      	mov	r0, r6
    46e8:	f006 fefc 	bl	b4e4 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    46ec:	4b8f      	ldr	r3, [pc, #572]	; (492c <usbd_work_handler+0x2d4>)
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    46ee:	4890      	ldr	r0, [pc, #576]	; (4930 <usbd_work_handler+0x2d8>)
    46f0:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    46f4:	7032      	strb	r2, [r6, #0]
    return (uint8_t)(p_reg->BREQUEST);
    46f6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    46fa:	7072      	strb	r2, [r6, #1]
    const uint16_t val = p_reg->WVALUEL;
    46fc:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    4700:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    4704:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wValue = nrf_usbd_setup_wvalue_get(NRF_USBD);
    4708:	8072      	strh	r2, [r6, #2]
    const uint16_t val = p_reg->WINDEXL;
    470a:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    470e:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    4712:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wIndex = nrf_usbd_setup_windex_get(NRF_USBD);
    4716:	80b2      	strh	r2, [r6, #4]
    const uint16_t val = p_reg->WLENGTHL;
    4718:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    471c:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    4720:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    4724:	2208      	movs	r2, #8
	usbd_setup->wLength = nrf_usbd_setup_wlength_get(NRF_USBD);
    4726:	80f3      	strh	r3, [r6, #6]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    4728:	4631      	mov	r1, r6
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
    472a:	60ea      	str	r2, [r5, #12]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
    472c:	f006 fecf 	bl	b4ce <memcpy>
	ep_ctx->cfg.cb(ep_ctx->cfg.addr, USB_DC_EP_SETUP);
    4730:	682b      	ldr	r3, [r5, #0]
    4732:	7a68      	ldrb	r0, [r5, #9]
    4734:	2100      	movs	r1, #0
    4736:	4798      	blx	r3
	if (usb_reqtype_is_to_device(usbd_setup) && usbd_setup->wLength) {
    4738:	f996 3000 	ldrsb.w	r3, [r6]
    473c:	2b00      	cmp	r3, #0
    473e:	db06      	blt.n	474e <usbd_work_handler+0xf6>
    4740:	88f3      	ldrh	r3, [r6, #6]
    4742:	b123      	cbz	r3, 474e <usbd_work_handler+0xf6>
		ctx->ctrl_read_len = usbd_setup->wLength;
    4744:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
		nrfx_usbd_setup_data_clear();
    4748:	f004 f948 	bl	89dc <nrfx_usbd_setup_data_clear>
    474c:	e79d      	b.n	468a <usbd_work_handler+0x32>
		ctx->ctrl_read_len = 0U;
    474e:	2300      	movs	r3, #0
    4750:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
    4754:	e799      	b.n	468a <usbd_work_handler+0x32>
	if (!ep_ctx->read_pending) {
    4756:	7f6b      	ldrb	r3, [r5, #29]
    4758:	2b00      	cmp	r3, #0
    475a:	d096      	beq.n	468a <usbd_work_handler+0x32>
	if (!ep_ctx->read_complete) {
    475c:	7f2b      	ldrb	r3, [r5, #28]
    475e:	2b00      	cmp	r3, #0
    4760:	d093      	beq.n	468a <usbd_work_handler+0x32>
	ep_ctx->read_pending = false;
    4762:	2600      	movs	r6, #0
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4764:	4873      	ldr	r0, [pc, #460]	; (4934 <usbd_work_handler+0x2dc>)
	ep_ctx->read_pending = false;
    4766:	776e      	strb	r6, [r5, #29]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4768:	f04f 32ff 	mov.w	r2, #4294967295
    476c:	f04f 33ff 	mov.w	r3, #4294967295
	ep_ctx->read_complete = false;
    4770:	772e      	strb	r6, [r5, #28]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4772:	f006 ff0a 	bl	b58a <k_mutex_lock.constprop.0.isra.0>
	NRFX_USBD_TRANSFER_OUT(transfer, ep_ctx->buf.data,
    4776:	696b      	ldr	r3, [r5, #20]
    4778:	603b      	str	r3, [r7, #0]
    477a:	686b      	ldr	r3, [r5, #4]
    477c:	e9c7 3601 	strd	r3, r6, [r7, #4]
	nrfx_err_t err = nrfx_usbd_ep_transfer(
    4780:	4639      	mov	r1, r7
    4782:	7a68      	ldrb	r0, [r5, #9]
    4784:	f003 ff3a 	bl	85fc <nrfx_usbd_ep_transfer>
	if (err != NRFX_SUCCESS) {
    4788:	4b6b      	ldr	r3, [pc, #428]	; (4938 <usbd_work_handler+0x2e0>)
    478a:	4298      	cmp	r0, r3
    478c:	d00e      	beq.n	47ac <usbd_work_handler+0x154>
		LOG_ERR("nRF USBD transfer error (OUT): 0x%02x", err);
    478e:	4b6b      	ldr	r3, [pc, #428]	; (493c <usbd_work_handler+0x2e4>)
    4790:	466d      	mov	r5, sp
    4792:	b088      	sub	sp, #32
    4794:	466a      	mov	r2, sp
    4796:	e9c2 3005 	strd	r3, r0, [r2, #20]
    479a:	2303      	movs	r3, #3
    479c:	f842 3f10 	str.w	r3, [r2, #16]!
    47a0:	4861      	ldr	r0, [pc, #388]	; (4928 <usbd_work_handler+0x2d0>)
    47a2:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    47a6:	f006 feed 	bl	b584 <z_log_msg2_static_create.constprop.0>
    47aa:	46ad      	mov	sp, r5
	k_mutex_unlock(&ctx->drv_lock);
    47ac:	4861      	ldr	r0, [pc, #388]	; (4934 <usbd_work_handler+0x2dc>)
    47ae:	f006 feee 	bl	b58e <k_mutex_unlock.isra.0>
    47b2:	e76a      	b.n	468a <usbd_work_handler+0x32>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    47b4:	682b      	ldr	r3, [r5, #0]
    47b6:	2101      	movs	r1, #1
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    47b8:	7a68      	ldrb	r0, [r5, #9]
    47ba:	4798      	blx	r3
		break;
    47bc:	e765      	b.n	468a <usbd_work_handler+0x32>
		if (ep_ctx->cfg.type == USB_DC_EP_CONTROL &&
    47be:	7aab      	ldrb	r3, [r5, #10]
    47c0:	b96b      	cbnz	r3, 47de <usbd_work_handler+0x186>
    47c2:	7feb      	ldrb	r3, [r5, #31]
    47c4:	b95b      	cbnz	r3, 47de <usbd_work_handler+0x186>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    47c6:	485b      	ldr	r0, [pc, #364]	; (4934 <usbd_work_handler+0x2dc>)
    47c8:	f04f 32ff 	mov.w	r2, #4294967295
    47cc:	f04f 33ff 	mov.w	r3, #4294967295
    47d0:	f006 fedb 	bl	b58a <k_mutex_lock.constprop.0.isra.0>
			nrfx_usbd_setup_clear();
    47d4:	f004 f936 	bl	8a44 <nrfx_usbd_setup_clear>
			k_mutex_unlock(&ctx->drv_lock);
    47d8:	4856      	ldr	r0, [pc, #344]	; (4934 <usbd_work_handler+0x2dc>)
    47da:	f006 fed8 	bl	b58e <k_mutex_unlock.isra.0>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
    47de:	682b      	ldr	r3, [r5, #0]
    47e0:	2102      	movs	r1, #2
    47e2:	e7e9      	b.n	47b8 <usbd_work_handler+0x160>
	switch (pwr_evt->state) {
    47e4:	7a33      	ldrb	r3, [r6, #8]
    47e6:	2b04      	cmp	r3, #4
    47e8:	f63f af4f 	bhi.w	468a <usbd_work_handler+0x32>
    47ec:	e8df f003 	tbb	[pc, r3]
    47f0:	6925035b 	.word	0x6925035b
    47f4:	75          	.byte	0x75
    47f5:	00          	.byte	0x00
		if (!nrfx_usbd_is_enabled()) {
    47f6:	f003 feb1 	bl	855c <nrfx_usbd_is_enabled>
    47fa:	4605      	mov	r5, r0
    47fc:	2800      	cmp	r0, #0
    47fe:	f47f af44 	bne.w	468a <usbd_work_handler+0x32>
			nrfx_usbd_enable();
    4802:	f003 fe45 	bl	8490 <nrfx_usbd_enable>
    4806:	f3bf 8f5b 	dmb	ish
    480a:	494d      	ldr	r1, [pc, #308]	; (4940 <usbd_work_handler+0x2e8>)
    480c:	2301      	movs	r3, #1
    480e:	e851 2f00 	ldrex	r2, [r1]
    4812:	2a00      	cmp	r2, #0
    4814:	d103      	bne.n	481e <usbd_work_handler+0x1c6>
    4816:	e841 3000 	strex	r0, r3, [r1]
    481a:	2800      	cmp	r0, #0
    481c:	d1f7      	bne.n	480e <usbd_work_handler+0x1b6>
    481e:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 0, 1)) {
    4822:	f47f af32 	bne.w	468a <usbd_work_handler+0x32>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    4826:	f841 5c10 	str.w	r5, [r1, #-16]
    482a:	f841 5c08 	str.w	r5, [r1, #-8]
		return onoff_request(ctx->hfxo_mgr, &ctx->hfxo_cli);
    482e:	69e0      	ldr	r0, [r4, #28]
    4830:	6163      	str	r3, [r4, #20]
    4832:	3914      	subs	r1, #20
    4834:	f006 f84f 	bl	a8d6 <onoff_request>
    4838:	e727      	b.n	468a <usbd_work_handler+0x32>
	switch (pwr_evt->state) {
    483a:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
    483c:	f065 007f 	orn	r0, r5, #127	; 0x7f
    4840:	b2c0      	uxtb	r0, r0
    4842:	f7ff fcbb 	bl	41bc <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    4846:	7a03      	ldrb	r3, [r0, #8]
    4848:	b113      	cbz	r3, 4850 <usbd_work_handler+0x1f8>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    484a:	7a40      	ldrb	r0, [r0, #9]
    484c:	f004 fae8 	bl	8e20 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPIN_CNT; i++) {
    4850:	3501      	adds	r5, #1
    4852:	2d08      	cmp	r5, #8
    4854:	d1f2      	bne.n	483c <usbd_work_handler+0x1e4>
		if (ep_ctx->cfg.en) {
    4856:	f894 3154 	ldrb.w	r3, [r4, #340]	; 0x154
    485a:	b11b      	cbz	r3, 4864 <usbd_work_handler+0x20c>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    485c:	f894 0155 	ldrb.w	r0, [r4, #341]	; 0x155
    4860:	f004 fade 	bl	8e20 <nrfx_usbd_ep_enable>
	switch (pwr_evt->state) {
    4864:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
    4866:	b2e8      	uxtb	r0, r5
    4868:	f7ff fca8 	bl	41bc <endpoint_ctx>
		if (ep_ctx->cfg.en) {
    486c:	7a03      	ldrb	r3, [r0, #8]
    486e:	b113      	cbz	r3, 4876 <usbd_work_handler+0x21e>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    4870:	7a40      	ldrb	r0, [r0, #9]
    4872:	f004 fad5 	bl	8e20 <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPOUT_CNT; i++) {
    4876:	3501      	adds	r5, #1
    4878:	2d08      	cmp	r5, #8
    487a:	d1f4      	bne.n	4866 <usbd_work_handler+0x20e>
		if (ep_ctx->cfg.en) {
    487c:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    4880:	b11b      	cbz	r3, 488a <usbd_work_handler+0x232>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    4882:	f894 0275 	ldrb.w	r0, [r4, #629]	; 0x275
    4886:	f004 facb 	bl	8e20 <nrfx_usbd_ep_enable>
		nrfx_usbd_start(true);
    488a:	2001      	movs	r0, #1
    488c:	f003 fe48 	bl	8520 <nrfx_usbd_start>
		ctx->ready = true;
    4890:	2301      	movs	r3, #1
    4892:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
		if (ctx->status_cb) {
    4896:	6823      	ldr	r3, [r4, #0]
    4898:	2b00      	cmp	r3, #0
    489a:	f43f aef6 	beq.w	468a <usbd_work_handler+0x32>
			ctx->status_cb(USB_DC_CONNECTED, NULL);
    489e:	2100      	movs	r1, #0
    48a0:	2002      	movs	r0, #2
				ctx->status_cb(USB_DC_RESET, NULL);
    48a2:	4798      	blx	r3
    48a4:	e6f1      	b.n	468a <usbd_work_handler+0x32>
		ctx->ready = false;
    48a6:	2500      	movs	r5, #0
    48a8:	f884 5025 	strb.w	r5, [r4, #37]	; 0x25
		nrfx_usbd_disable();
    48ac:	f004 fa42 	bl	8d34 <nrfx_usbd_disable>
		err = hfxo_stop(ctx);
    48b0:	f7ff fdc8 	bl	4444 <hfxo_stop.constprop.0.isra.0>
		if (ctx->status_cb) {
    48b4:	6823      	ldr	r3, [r4, #0]
    48b6:	2b00      	cmp	r3, #0
    48b8:	f43f aee7 	beq.w	468a <usbd_work_handler+0x32>
			ctx->status_cb(USB_DC_DISCONNECTED, NULL);
    48bc:	4629      	mov	r1, r5
    48be:	2004      	movs	r0, #4
    48c0:	e7ef      	b.n	48a2 <usbd_work_handler+0x24a>
		if (dev_ready()) {
    48c2:	2a00      	cmp	r2, #0
    48c4:	f43f aee1 	beq.w	468a <usbd_work_handler+0x32>
			nrfx_usbd_suspend();
    48c8:	f004 fa4e 	bl	8d68 <nrfx_usbd_suspend>
			if (ctx->status_cb) {
    48cc:	6823      	ldr	r3, [r4, #0]
    48ce:	2b00      	cmp	r3, #0
    48d0:	f43f aedb 	beq.w	468a <usbd_work_handler+0x32>
				ctx->status_cb(USB_DC_SUSPEND, NULL);
    48d4:	2100      	movs	r1, #0
    48d6:	2005      	movs	r0, #5
    48d8:	e7e3      	b.n	48a2 <usbd_work_handler+0x24a>
		if (ctx->status_cb && dev_ready()) {
    48da:	6823      	ldr	r3, [r4, #0]
    48dc:	2b00      	cmp	r3, #0
    48de:	f43f aed4 	beq.w	468a <usbd_work_handler+0x32>
    48e2:	2a00      	cmp	r2, #0
    48e4:	f43f aed1 	beq.w	468a <usbd_work_handler+0x32>
			ctx->status_cb(USB_DC_RESUME, NULL);
    48e8:	2100      	movs	r1, #0
    48ea:	2006      	movs	r0, #6
    48ec:	e7d9      	b.n	48a2 <usbd_work_handler+0x24a>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    48ee:	f108 0510 	add.w	r5, r8, #16
    48f2:	f04f 33ff 	mov.w	r3, #4294967295
    48f6:	f04f 32ff 	mov.w	r2, #4294967295
    48fa:	4628      	mov	r0, r5
    48fc:	f006 fe45 	bl	b58a <k_mutex_lock.constprop.0.isra.0>
			eps_ctx_init();
    4900:	f7ff fe76 	bl	45f0 <eps_ctx_init>
			k_mutex_unlock(&ctx->drv_lock);
    4904:	4628      	mov	r0, r5
    4906:	f006 fe42 	bl	b58e <k_mutex_unlock.isra.0>
			if (ctx->status_cb) {
    490a:	f858 3c28 	ldr.w	r3, [r8, #-40]
    490e:	2b00      	cmp	r3, #0
    4910:	f43f aebb 	beq.w	468a <usbd_work_handler+0x32>
				ctx->status_cb(USB_DC_RESET, NULL);
    4914:	2100      	movs	r1, #0
    4916:	2001      	movs	r0, #1
    4918:	e7c3      	b.n	48a2 <usbd_work_handler+0x24a>
    491a:	bf00      	nop
    491c:	20001444 	.word	0x20001444
    4920:	20000150 	.word	0x20000150
    4924:	0000d4d2 	.word	0x0000d4d2
    4928:	0000c7c4 	.word	0x0000c7c4
    492c:	40027000 	.word	0x40027000
    4930:	20001448 	.word	0x20001448
    4934:	2000147c 	.word	0x2000147c
    4938:	0bad0000 	.word	0x0bad0000
    493c:	0000d4f8 	.word	0x0000d4f8
    4940:	20001464 	.word	0x20001464
	if (ep_ctx->cfg.en) {
    4944:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
    4948:	b193      	cbz	r3, 4970 <usbd_work_handler+0x318>
		ep_ctx->read_pending = true;
    494a:	2501      	movs	r5, #1
    494c:	f884 5289 	strb.w	r5, [r4, #649]	; 0x289
		ep_ctx->read_complete = true;
    4950:	f884 5288 	strb.w	r5, [r4, #648]	; 0x288
		ev = usbd_evt_alloc();
    4954:	f7ff fca2 	bl	429c <usbd_evt_alloc>
		if (!ev) {
    4958:	b990      	cbnz	r0, 4980 <usbd_work_handler+0x328>
			LOG_ERR("Failed to alloc evt");
    495a:	4b23      	ldr	r3, [pc, #140]	; (49e8 <usbd_work_handler+0x390>)
    495c:	617b      	str	r3, [r7, #20]
    495e:	4823      	ldr	r0, [pc, #140]	; (49ec <usbd_work_handler+0x394>)
    4960:	2302      	movs	r3, #2
    4962:	f107 0210 	add.w	r2, r7, #16
    4966:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    496a:	613b      	str	r3, [r7, #16]
    496c:	f006 fe0a 	bl	b584 <z_log_msg2_static_create.constprop.0>
			if (ctx->status_cb) {
    4970:	f858 3c28 	ldr.w	r3, [r8, #-40]
    4974:	2b00      	cmp	r3, #0
    4976:	f43f ae88 	beq.w	468a <usbd_work_handler+0x32>
				ctx->status_cb(USB_DC_SOF, NULL);
    497a:	2100      	movs	r1, #0
    497c:	200a      	movs	r0, #10
    497e:	e790      	b.n	48a2 <usbd_work_handler+0x24a>
		ev->evt.ep_evt.ep = ep_ctx;
    4980:	4a1b      	ldr	r2, [pc, #108]	; (49f0 <usbd_work_handler+0x398>)
		ev->evt_type = USBD_EVT_EP;
    4982:	7405      	strb	r5, [r0, #16]
		ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    4984:	7305      	strb	r5, [r0, #12]
		ev->evt.ep_evt.ep = ep_ctx;
    4986:	6082      	str	r2, [r0, #8]
		usbd_evt_put(ev);
    4988:	f7ff fc40 	bl	420c <usbd_evt_put>
		usbd_work_schedule();
    498c:	f7ff fc44 	bl	4218 <usbd_work_schedule>
    4990:	e7ee      	b.n	4970 <usbd_work_handler+0x318>
				LOG_ERR("USBD event queue full!");
    4992:	4b18      	ldr	r3, [pc, #96]	; (49f4 <usbd_work_handler+0x39c>)
    4994:	4815      	ldr	r0, [pc, #84]	; (49ec <usbd_work_handler+0x394>)
    4996:	617b      	str	r3, [r7, #20]
    4998:	f107 0210 	add.w	r2, r7, #16
    499c:	2302      	movs	r3, #2
    499e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    49a2:	613b      	str	r3, [r7, #16]
    49a4:	f006 fdee 	bl	b584 <z_log_msg2_static_create.constprop.0>
	nrfx_power_usbevt_disable();
    49a8:	f007 f8f8 	bl	bb9c <nrfx_power_usbevt_disable>
	nrfx_usbd_disable();
    49ac:	f004 f9c2 	bl	8d34 <nrfx_usbd_disable>
	nrfx_usbd_uninit();
    49b0:	f003 fd64 	bl	847c <nrfx_usbd_uninit>
	usbd_evt_flush();
    49b4:	f7ff fc64 	bl	4280 <usbd_evt_flush>
	ret = eps_ctx_init();
    49b8:	f7ff fe1a 	bl	45f0 <eps_ctx_init>
	nrfx_power_usbevt_enable();
    49bc:	f007 f8e7 	bl	bb8e <nrfx_power_usbevt_enable>
	err = nrfx_usbd_init(usbd_event_handler);
    49c0:	480d      	ldr	r0, [pc, #52]	; (49f8 <usbd_work_handler+0x3a0>)
    49c2:	f003 fdd5 	bl	8570 <nrfx_usbd_init>
}
    49c6:	e660      	b.n	468a <usbd_work_handler+0x32>
			LOG_ERR("Unknown USBD event: %"PRId16, ev->evt_type);
    49c8:	490c      	ldr	r1, [pc, #48]	; (49fc <usbd_work_handler+0x3a4>)
    49ca:	4808      	ldr	r0, [pc, #32]	; (49ec <usbd_work_handler+0x394>)
    49cc:	466d      	mov	r5, sp
    49ce:	b088      	sub	sp, #32
    49d0:	466a      	mov	r2, sp
		switch (ev->evt_type) {
    49d2:	e9c2 1305 	strd	r1, r3, [r2, #20]
			LOG_ERR("Unknown USBD event: %"PRId16, ev->evt_type);
    49d6:	2303      	movs	r3, #3
    49d8:	f842 3f10 	str.w	r3, [r2, #16]!
    49dc:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    49e0:	f006 fdd0 	bl	b584 <z_log_msg2_static_create.constprop.0>
    49e4:	46ad      	mov	sp, r5
    49e6:	e650      	b.n	468a <usbd_work_handler+0x32>
    49e8:	0000d51e 	.word	0x0000d51e
    49ec:	0000c7c4 	.word	0x0000c7c4
    49f0:	200016b0 	.word	0x200016b0
    49f4:	0000d532 	.word	0x0000d532
    49f8:	00004489 	.word	0x00004489
    49fc:	0000d549 	.word	0x0000d549

00004a00 <usb_dc_attach>:
{
    4a00:	b538      	push	{r3, r4, r5, lr}
	if (ctx->attached) {
    4a02:	4d1a      	ldr	r5, [pc, #104]	; (4a6c <usb_dc_attach+0x6c>)
    4a04:	f895 4024 	ldrb.w	r4, [r5, #36]	; 0x24
    4a08:	bb5c      	cbnz	r4, 4a62 <usb_dc_attach+0x62>
	return z_impl_k_mutex_init(mutex);
    4a0a:	f105 0038 	add.w	r0, r5, #56	; 0x38
    4a0e:	f007 fa3b 	bl	be88 <z_impl_k_mutex_init>
		z_nrf_clock_control_get_onoff(
    4a12:	4620      	mov	r0, r4
    4a14:	f000 fbec 	bl	51f0 <z_nrf_clock_control_get_onoff>
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4a18:	4622      	mov	r2, r4
	ctx->hfxo_mgr =
    4a1a:	61e8      	str	r0, [r5, #28]
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4a1c:	2101      	movs	r1, #1
    4a1e:	2027      	movs	r0, #39	; 0x27
    4a20:	f7fe fca6 	bl	3370 <z_arm_irq_priority_set>
	err = nrfx_usbd_init(usbd_event_handler);
    4a24:	4812      	ldr	r0, [pc, #72]	; (4a70 <usb_dc_attach+0x70>)
    4a26:	f003 fda3 	bl	8570 <nrfx_usbd_init>
	if (err != NRFX_SUCCESS) {
    4a2a:	4b12      	ldr	r3, [pc, #72]	; (4a74 <usb_dc_attach+0x74>)
    4a2c:	4298      	cmp	r0, r3
    4a2e:	d11a      	bne.n	4a66 <usb_dc_attach+0x66>
	nrfx_power_usbevt_enable();
    4a30:	f007 f8ad 	bl	bb8e <nrfx_power_usbevt_enable>
	ret = eps_ctx_init();
    4a34:	f7ff fddc 	bl	45f0 <eps_ctx_init>
	if (ret == 0) {
    4a38:	4604      	mov	r4, r0
    4a3a:	b910      	cbnz	r0, 4a42 <usb_dc_attach+0x42>
		ctx->attached = true;
    4a3c:	2301      	movs	r3, #1
    4a3e:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
    4a42:	4b0d      	ldr	r3, [pc, #52]	; (4a78 <usb_dc_attach+0x78>)
	if (!k_fifo_is_empty(&usbd_evt_fifo)) {
    4a44:	681b      	ldr	r3, [r3, #0]
    4a46:	b10b      	cbz	r3, 4a4c <usb_dc_attach+0x4c>
		usbd_work_schedule();
    4a48:	f7ff fbe6 	bl	4218 <usbd_work_schedule>
#endif // NRF_POWER_HAS_MAINREGSTATUS

#if NRF_POWER_HAS_USBREG
NRF_STATIC_INLINE uint32_t nrf_power_usbregstatus_get(NRF_POWER_Type const * p_reg)
{
    return p_reg->USBREGSTATUS;
    4a4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a50:	f8d3 3438 	ldr.w	r3, [r3, #1080]	; 0x438
#ifndef NRFX_DECLARE_ONLY
#if NRF_POWER_HAS_USBREG
NRFX_STATIC_INLINE nrfx_power_usb_state_t nrfx_power_usbstatus_get(void)
{
    uint32_t status = nrf_power_usbregstatus_get(NRF_POWER);
    if(0 == (status & NRF_POWER_USBREGSTATUS_VBUSDETECT_MASK))
    4a54:	07db      	lsls	r3, r3, #31
    4a56:	d502      	bpl.n	4a5e <usb_dc_attach+0x5e>
		usb_dc_power_event_handler(NRFX_POWER_USB_EVT_DETECTED);
    4a58:	2000      	movs	r0, #0
    4a5a:	f7ff fcc5 	bl	43e8 <usb_dc_power_event_handler>
}
    4a5e:	4620      	mov	r0, r4
    4a60:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
    4a62:	2400      	movs	r4, #0
    4a64:	e7fb      	b.n	4a5e <usb_dc_attach+0x5e>
		return -EIO;
    4a66:	f06f 0404 	mvn.w	r4, #4
    4a6a:	e7f8      	b.n	4a5e <usb_dc_attach+0x5e>
    4a6c:	20001444 	.word	0x20001444
    4a70:	00004489 	.word	0x00004489
    4a74:	0bad0000 	.word	0x0bad0000
    4a78:	200001a4 	.word	0x200001a4

00004a7c <usb_dc_set_address>:
	return get_usbd_ctx()->attached;
    4a7c:	4b07      	ldr	r3, [pc, #28]	; (4a9c <usb_dc_set_address+0x20>)
	if (!dev_attached() || !dev_ready()) {
    4a7e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
    4a82:	b13a      	cbz	r2, 4a94 <usb_dc_set_address+0x18>
    4a84:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
	return 0;
    4a88:	2b00      	cmp	r3, #0
    4a8a:	bf0c      	ite	eq
    4a8c:	f06f 0012 	mvneq.w	r0, #18
    4a90:	2000      	movne	r0, #0
    4a92:	4770      	bx	lr
		return -ENODEV;
    4a94:	f06f 0012 	mvn.w	r0, #18
}
    4a98:	4770      	bx	lr
    4a9a:	bf00      	nop
    4a9c:	20001444 	.word	0x20001444

00004aa0 <usb_dc_ep_check_cap>:
{
    4aa0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    4aa2:	4602      	mov	r2, r0
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    4aa4:	7803      	ldrb	r3, [r0, #0]
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    4aa6:	7912      	ldrb	r2, [r2, #4]
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
    4aa8:	f003 000f 	and.w	r0, r3, #15
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
    4aac:	b97a      	cbnz	r2, 4ace <usb_dc_ep_check_cap+0x2e>
    4aae:	b158      	cbz	r0, 4ac8 <usb_dc_ep_check_cap+0x28>
		LOG_ERR("invalid endpoint configuration");
    4ab0:	4b0d      	ldr	r3, [pc, #52]	; (4ae8 <usb_dc_ep_check_cap+0x48>)
		LOG_ERR("invalid endpoint index/address");
    4ab2:	480e      	ldr	r0, [pc, #56]	; (4aec <usb_dc_ep_check_cap+0x4c>)
    4ab4:	9305      	str	r3, [sp, #20]
    4ab6:	aa04      	add	r2, sp, #16
    4ab8:	2302      	movs	r3, #2
    4aba:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4abe:	9304      	str	r3, [sp, #16]
    4ac0:	f006 fd60 	bl	b584 <z_log_msg2_static_create.constprop.0>
		return -1;
    4ac4:	f04f 30ff 	mov.w	r0, #4294967295
}
    4ac8:	b007      	add	sp, #28
    4aca:	f85d fb04 	ldr.w	pc, [sp], #4
	if (!NRF_USBD_EP_VALIDATE(ep_cfg->ep_addr)) {
    4ace:	2808      	cmp	r0, #8
    4ad0:	d901      	bls.n	4ad6 <usb_dc_ep_check_cap+0x36>
		LOG_ERR("invalid endpoint index/address");
    4ad2:	4b07      	ldr	r3, [pc, #28]	; (4af0 <usb_dc_ep_check_cap+0x50>)
    4ad4:	e7ed      	b.n	4ab2 <usb_dc_ep_check_cap+0x12>
	if ((ep_cfg->ep_type == USB_DC_EP_ISOCHRONOUS) &&
    4ad6:	2a01      	cmp	r2, #1
    4ad8:	bf06      	itte	eq
    4ada:	f083 0008 	eoreq.w	r0, r3, #8
    4ade:	f340 00c0 	sbfxeq	r0, r0, #3, #1
	return 0;
    4ae2:	2000      	movne	r0, #0
    4ae4:	e7f0      	b.n	4ac8 <usb_dc_ep_check_cap+0x28>
    4ae6:	bf00      	nop
    4ae8:	0000d560 	.word	0x0000d560
    4aec:	0000c7c4 	.word	0x0000c7c4
    4af0:	0000d57f 	.word	0x0000d57f

00004af4 <usb_dc_ep_configure>:
{
    4af4:	b510      	push	{r4, lr}
	return get_usbd_ctx()->attached;
    4af6:	4b15      	ldr	r3, [pc, #84]	; (4b4c <usb_dc_ep_configure+0x58>)
	if (!dev_attached()) {
    4af8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
    4afc:	b086      	sub	sp, #24
    4afe:	4601      	mov	r1, r0
	if (!dev_attached()) {
    4b00:	b30b      	cbz	r3, 4b46 <usb_dc_ep_configure+0x52>
	ep_ctx = endpoint_ctx(ep_cfg->ep_addr);
    4b02:	7804      	ldrb	r4, [r0, #0]
    4b04:	4620      	mov	r0, r4
    4b06:	f7ff fb59 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4b0a:	b198      	cbz	r0, 4b34 <usb_dc_ep_configure+0x40>
	ep_ctx->cfg.addr = ep_cfg->ep_addr;
    4b0c:	7244      	strb	r4, [r0, #9]
	ep_ctx->cfg.type = ep_cfg->ep_type;
    4b0e:	790b      	ldrb	r3, [r1, #4]
    4b10:	7283      	strb	r3, [r0, #10]
	ep_ctx->cfg.max_sz = ep_cfg->ep_mps;
    4b12:	8849      	ldrh	r1, [r1, #2]
    4b14:	6041      	str	r1, [r0, #4]
	if (!NRF_USBD_EPISO_CHECK(ep_cfg->ep_addr)) {
    4b16:	0723      	lsls	r3, r4, #28
    4b18:	d40f      	bmi.n	4b3a <usb_dc_ep_configure+0x46>
		if ((ep_cfg->ep_mps & (ep_cfg->ep_mps - 1)) != 0U) {
    4b1a:	1e4b      	subs	r3, r1, #1
    4b1c:	420b      	tst	r3, r1
    4b1e:	d00c      	beq.n	4b3a <usb_dc_ep_configure+0x46>
			LOG_ERR("EP max packet size must be a power of 2");
    4b20:	4b0b      	ldr	r3, [pc, #44]	; (4b50 <usb_dc_ep_configure+0x5c>)
    4b22:	9305      	str	r3, [sp, #20]
    4b24:	480b      	ldr	r0, [pc, #44]	; (4b54 <usb_dc_ep_configure+0x60>)
    4b26:	2302      	movs	r3, #2
    4b28:	aa04      	add	r2, sp, #16
    4b2a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4b2e:	9304      	str	r3, [sp, #16]
    4b30:	f006 fd28 	bl	b584 <z_log_msg2_static_create.constprop.0>
		return -EINVAL;
    4b34:	f06f 0015 	mvn.w	r0, #21
    4b38:	e003      	b.n	4b42 <usb_dc_ep_configure+0x4e>
	nrfx_usbd_ep_max_packet_size_set(ep_addr_to_nrfx(ep_cfg->ep_addr),
    4b3a:	4620      	mov	r0, r4
    4b3c:	f007 f8c8 	bl	bcd0 <nrfx_usbd_ep_max_packet_size_set>
	return 0;
    4b40:	2000      	movs	r0, #0
}
    4b42:	b006      	add	sp, #24
    4b44:	bd10      	pop	{r4, pc}
		return -ENODEV;
    4b46:	f06f 0012 	mvn.w	r0, #18
    4b4a:	e7fa      	b.n	4b42 <usb_dc_ep_configure+0x4e>
    4b4c:	20001444 	.word	0x20001444
    4b50:	0000d59e 	.word	0x0000d59e
    4b54:	0000c7c4 	.word	0x0000c7c4

00004b58 <usb_dc_ep_set_stall>:
{
    4b58:	b510      	push	{r4, lr}
	return get_usbd_ctx()->attached;
    4b5a:	4b18      	ldr	r3, [pc, #96]	; (4bbc <usb_dc_ep_set_stall+0x64>)
	if (!dev_attached() || !dev_ready()) {
    4b5c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4b60:	b086      	sub	sp, #24
    4b62:	4601      	mov	r1, r0
	if (!dev_attached() || !dev_ready()) {
    4b64:	b33a      	cbz	r2, 4bb6 <usb_dc_ep_set_stall+0x5e>
    4b66:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4b6a:	b323      	cbz	r3, 4bb6 <usb_dc_ep_set_stall+0x5e>
	ep_ctx = endpoint_ctx(ep);
    4b6c:	f7ff fb26 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4b70:	4604      	mov	r4, r0
    4b72:	b1e8      	cbz	r0, 4bb0 <usb_dc_ep_set_stall+0x58>
	switch (ep_ctx->cfg.type) {
    4b74:	7a83      	ldrb	r3, [r0, #10]
    4b76:	2b01      	cmp	r3, #1
    4b78:	d010      	beq.n	4b9c <usb_dc_ep_set_stall+0x44>
    4b7a:	d908      	bls.n	4b8e <usb_dc_ep_set_stall+0x36>
    4b7c:	3b02      	subs	r3, #2
    4b7e:	2b01      	cmp	r3, #1
    4b80:	d908      	bls.n	4b94 <usb_dc_ep_set_stall+0x3c>
	ep_ctx->buf.curr = ep_ctx->buf.data;
    4b82:	6963      	ldr	r3, [r4, #20]
    4b84:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len = 0U;
    4b86:	2000      	movs	r0, #0
    4b88:	60e0      	str	r0, [r4, #12]
}
    4b8a:	b006      	add	sp, #24
    4b8c:	bd10      	pop	{r4, pc}
		nrfx_usbd_setup_stall();
    4b8e:	f003 ff61 	bl	8a54 <nrfx_usbd_setup_stall>
		break;
    4b92:	e7f6      	b.n	4b82 <usb_dc_ep_set_stall+0x2a>
		nrfx_usbd_ep_stall(ep_addr_to_nrfx(ep));
    4b94:	4608      	mov	r0, r1
    4b96:	f003 fecd 	bl	8934 <nrfx_usbd_ep_stall>
		break;
    4b9a:	e7f2      	b.n	4b82 <usb_dc_ep_set_stall+0x2a>
		LOG_ERR("STALL unsupported on ISO endpoint");
    4b9c:	4b08      	ldr	r3, [pc, #32]	; (4bc0 <usb_dc_ep_set_stall+0x68>)
    4b9e:	9305      	str	r3, [sp, #20]
    4ba0:	4808      	ldr	r0, [pc, #32]	; (4bc4 <usb_dc_ep_set_stall+0x6c>)
    4ba2:	2302      	movs	r3, #2
    4ba4:	aa04      	add	r2, sp, #16
    4ba6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    4baa:	9304      	str	r3, [sp, #16]
    4bac:	f006 fcea 	bl	b584 <z_log_msg2_static_create.constprop.0>
		return -EINVAL;
    4bb0:	f06f 0015 	mvn.w	r0, #21
    4bb4:	e7e9      	b.n	4b8a <usb_dc_ep_set_stall+0x32>
		return -ENODEV;
    4bb6:	f06f 0012 	mvn.w	r0, #18
    4bba:	e7e6      	b.n	4b8a <usb_dc_ep_set_stall+0x32>
    4bbc:	20001444 	.word	0x20001444
    4bc0:	0000d5c6 	.word	0x0000d5c6
    4bc4:	0000c7c4 	.word	0x0000c7c4

00004bc8 <usb_dc_ep_clear_stall>:
{
    4bc8:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    4bca:	4b0e      	ldr	r3, [pc, #56]	; (4c04 <usb_dc_ep_clear_stall+0x3c>)
	if (!dev_attached() || !dev_ready()) {
    4bcc:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4bd0:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
    4bd2:	b182      	cbz	r2, 4bf6 <usb_dc_ep_clear_stall+0x2e>
    4bd4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4bd8:	b16b      	cbz	r3, 4bf6 <usb_dc_ep_clear_stall+0x2e>
	ep_ctx = endpoint_ctx(ep);
    4bda:	f7ff faef 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4bde:	b168      	cbz	r0, 4bfc <usb_dc_ep_clear_stall+0x34>
	if (NRF_USBD_EPISO_CHECK(ep)) {
    4be0:	f015 0408 	ands.w	r4, r5, #8
    4be4:	d10a      	bne.n	4bfc <usb_dc_ep_clear_stall+0x34>
	nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    4be6:	4628      	mov	r0, r5
    4be8:	f003 fec6 	bl	8978 <nrfx_usbd_ep_dtoggle_clear>
	nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    4bec:	4628      	mov	r0, r5
    4bee:	f004 f969 	bl	8ec4 <nrfx_usbd_ep_stall_clear>
	return 0;
    4bf2:	4620      	mov	r0, r4
}
    4bf4:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4bf6:	f06f 0012 	mvn.w	r0, #18
    4bfa:	e7fb      	b.n	4bf4 <usb_dc_ep_clear_stall+0x2c>
		return -EINVAL;
    4bfc:	f06f 0015 	mvn.w	r0, #21
    4c00:	e7f8      	b.n	4bf4 <usb_dc_ep_clear_stall+0x2c>
    4c02:	bf00      	nop
    4c04:	20001444 	.word	0x20001444

00004c08 <usb_dc_ep_is_stalled>:
{
    4c08:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    4c0a:	4b0c      	ldr	r3, [pc, #48]	; (4c3c <usb_dc_ep_is_stalled+0x34>)
	if (!dev_attached() || !dev_ready()) {
    4c0c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4c10:	4605      	mov	r5, r0
    4c12:	460c      	mov	r4, r1
	if (!dev_attached() || !dev_ready()) {
    4c14:	b162      	cbz	r2, 4c30 <usb_dc_ep_is_stalled+0x28>
    4c16:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4c1a:	b14b      	cbz	r3, 4c30 <usb_dc_ep_is_stalled+0x28>
	ep_ctx = endpoint_ctx(ep);
    4c1c:	f7ff face 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4c20:	b148      	cbz	r0, 4c36 <usb_dc_ep_is_stalled+0x2e>
	if (!stalled) {
    4c22:	b141      	cbz	r1, 4c36 <usb_dc_ep_is_stalled+0x2e>
	*stalled = (uint8_t) nrfx_usbd_ep_stall_check(ep_addr_to_nrfx(ep));
    4c24:	4628      	mov	r0, r5
    4c26:	f003 fe8d 	bl	8944 <nrfx_usbd_ep_stall_check>
    4c2a:	7020      	strb	r0, [r4, #0]
	return 0;
    4c2c:	2000      	movs	r0, #0
}
    4c2e:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4c30:	f06f 0012 	mvn.w	r0, #18
    4c34:	e7fb      	b.n	4c2e <usb_dc_ep_is_stalled+0x26>
		return -EINVAL;
    4c36:	f06f 0015 	mvn.w	r0, #21
    4c3a:	e7f8      	b.n	4c2e <usb_dc_ep_is_stalled+0x26>
    4c3c:	20001444 	.word	0x20001444

00004c40 <usb_dc_ep_enable>:
{
    4c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return get_usbd_ctx()->attached;
    4c42:	4f13      	ldr	r7, [pc, #76]	; (4c90 <usb_dc_ep_enable+0x50>)
	if (!dev_attached()) {
    4c44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
{
    4c48:	4604      	mov	r4, r0
	if (!dev_attached()) {
    4c4a:	b1bb      	cbz	r3, 4c7c <usb_dc_ep_enable+0x3c>
	ep_ctx = endpoint_ctx(ep);
    4c4c:	f7ff fab6 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4c50:	4605      	mov	r5, r0
    4c52:	b1b0      	cbz	r0, 4c82 <usb_dc_ep_enable+0x42>
	if (!NRF_USBD_EPISO_CHECK(ep)) {
    4c54:	0723      	lsls	r3, r4, #28
    4c56:	d405      	bmi.n	4c64 <usb_dc_ep_enable+0x24>
		nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
    4c58:	4620      	mov	r0, r4
    4c5a:	f003 fe8d 	bl	8978 <nrfx_usbd_ep_dtoggle_clear>
		nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
    4c5e:	4620      	mov	r0, r4
    4c60:	f004 f930 	bl	8ec4 <nrfx_usbd_ep_stall_clear>
	if (ep_ctx->cfg.en) {
    4c64:	7a2e      	ldrb	r6, [r5, #8]
    4c66:	b97e      	cbnz	r6, 4c88 <usb_dc_ep_enable+0x48>
	if (dev_ready()) {
    4c68:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
	ep_ctx->cfg.en = true;
    4c6c:	2301      	movs	r3, #1
    4c6e:	722b      	strb	r3, [r5, #8]
	if (dev_ready()) {
    4c70:	b118      	cbz	r0, 4c7a <usb_dc_ep_enable+0x3a>
		nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep));
    4c72:	4620      	mov	r0, r4
    4c74:	f004 f8d4 	bl	8e20 <nrfx_usbd_ep_enable>
	return 0;
    4c78:	4630      	mov	r0, r6
}
    4c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
    4c7c:	f06f 0012 	mvn.w	r0, #18
    4c80:	e7fb      	b.n	4c7a <usb_dc_ep_enable+0x3a>
		return -EINVAL;
    4c82:	f06f 0015 	mvn.w	r0, #21
    4c86:	e7f8      	b.n	4c7a <usb_dc_ep_enable+0x3a>
		return -EALREADY;
    4c88:	f06f 0077 	mvn.w	r0, #119	; 0x77
    4c8c:	e7f5      	b.n	4c7a <usb_dc_ep_enable+0x3a>
    4c8e:	bf00      	nop
    4c90:	20001444 	.word	0x20001444

00004c94 <usb_dc_ep_disable>:
{
    4c94:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
    4c96:	4b11      	ldr	r3, [pc, #68]	; (4cdc <usb_dc_ep_disable+0x48>)
	if (!dev_attached() || !dev_ready()) {
    4c98:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4c9c:	4601      	mov	r1, r0
	if (!dev_attached() || !dev_ready()) {
    4c9e:	b19a      	cbz	r2, 4cc8 <usb_dc_ep_disable+0x34>
    4ca0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4ca4:	b183      	cbz	r3, 4cc8 <usb_dc_ep_disable+0x34>
	ep_ctx = endpoint_ctx(ep);
    4ca6:	f7ff fa89 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4caa:	4605      	mov	r5, r0
    4cac:	b178      	cbz	r0, 4cce <usb_dc_ep_disable+0x3a>
	if (!ep_ctx->cfg.en) {
    4cae:	7a03      	ldrb	r3, [r0, #8]
    4cb0:	b183      	cbz	r3, 4cd4 <usb_dc_ep_disable+0x40>
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    4cb2:	4608      	mov	r0, r1
	ep_ctx->write_in_progress = false;
    4cb4:	2400      	movs	r4, #0
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
    4cb6:	f004 f887 	bl	8dc8 <nrfx_usbd_ep_disable>
	ep_ctx_reset(ep_ctx);
    4cba:	4628      	mov	r0, r5
	ep_ctx->write_in_progress = false;
    4cbc:	77ac      	strb	r4, [r5, #30]
	ep_ctx_reset(ep_ctx);
    4cbe:	f006 fc4e 	bl	b55e <ep_ctx_reset>
	ep_ctx->cfg.en = false;
    4cc2:	722c      	strb	r4, [r5, #8]
	return 0;
    4cc4:	4620      	mov	r0, r4
}
    4cc6:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    4cc8:	f06f 0012 	mvn.w	r0, #18
    4ccc:	e7fb      	b.n	4cc6 <usb_dc_ep_disable+0x32>
		return -EINVAL;
    4cce:	f06f 0015 	mvn.w	r0, #21
    4cd2:	e7f8      	b.n	4cc6 <usb_dc_ep_disable+0x32>
		return -EALREADY;
    4cd4:	f06f 0077 	mvn.w	r0, #119	; 0x77
    4cd8:	e7f5      	b.n	4cc6 <usb_dc_ep_disable+0x32>
    4cda:	bf00      	nop
    4cdc:	20001444 	.word	0x20001444

00004ce0 <usb_dc_ep_write>:
{
    4ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return get_usbd_ctx()->attached;
    4ce4:	f8df 911c 	ldr.w	r9, [pc, #284]	; 4e04 <usb_dc_ep_write+0x124>
{
    4ce8:	b084      	sub	sp, #16
    4cea:	461c      	mov	r4, r3
	if (!dev_attached() || !dev_ready()) {
    4cec:	f899 3024 	ldrb.w	r3, [r9, #36]	; 0x24
{
    4cf0:	af00      	add	r7, sp, #0
    4cf2:	4680      	mov	r8, r0
    4cf4:	468a      	mov	sl, r1
    4cf6:	4616      	mov	r6, r2
	if (!dev_attached() || !dev_ready()) {
    4cf8:	2b00      	cmp	r3, #0
    4cfa:	d07f      	beq.n	4dfc <usb_dc_ep_write+0x11c>
    4cfc:	f899 3025 	ldrb.w	r3, [r9, #37]	; 0x25
    4d00:	2b00      	cmp	r3, #0
    4d02:	d07b      	beq.n	4dfc <usb_dc_ep_write+0x11c>
	if (NRF_USBD_EPOUT_CHECK(ep)) {
    4d04:	f010 0f80 	tst.w	r0, #128	; 0x80
    4d08:	d014      	beq.n	4d34 <usb_dc_ep_write+0x54>
	ep_ctx = endpoint_ctx(ep);
    4d0a:	f7ff fa57 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4d0e:	4605      	mov	r5, r0
    4d10:	b180      	cbz	r0, 4d34 <usb_dc_ep_write+0x54>
	if (!ep_ctx->cfg.en) {
    4d12:	7a03      	ldrb	r3, [r0, #8]
    4d14:	b98b      	cbnz	r3, 4d3a <usb_dc_ep_write+0x5a>
		LOG_ERR("Endpoint 0x%02x is not enabled", ep);
    4d16:	4b3c      	ldr	r3, [pc, #240]	; (4e08 <usb_dc_ep_write+0x128>)
    4d18:	483c      	ldr	r0, [pc, #240]	; (4e0c <usb_dc_ep_write+0x12c>)
    4d1a:	466c      	mov	r4, sp
    4d1c:	b088      	sub	sp, #32
    4d1e:	466a      	mov	r2, sp
    4d20:	e9c2 3805 	strd	r3, r8, [r2, #20]
    4d24:	2303      	movs	r3, #3
    4d26:	f842 3f10 	str.w	r3, [r2, #16]!
    4d2a:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4d2e:	f006 fc29 	bl	b584 <z_log_msg2_static_create.constprop.0>
    4d32:	46a5      	mov	sp, r4
		return -EINVAL;
    4d34:	f06f 0415 	mvn.w	r4, #21
    4d38:	e00f      	b.n	4d5a <usb_dc_ep_write+0x7a>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4d3a:	f04f 33ff 	mov.w	r3, #4294967295
    4d3e:	f04f 32ff 	mov.w	r2, #4294967295
    4d42:	f109 0038 	add.w	r0, r9, #56	; 0x38
    4d46:	f006 fc20 	bl	b58a <k_mutex_lock.constprop.0.isra.0>
	if (ep_ctx->write_in_progress) {
    4d4a:	7fab      	ldrb	r3, [r5, #30]
    4d4c:	b153      	cbz	r3, 4d64 <usb_dc_ep_write+0x84>
		k_mutex_unlock(&ctx->drv_lock);
    4d4e:	f109 0038 	add.w	r0, r9, #56	; 0x38
    4d52:	f006 fc1c 	bl	b58e <k_mutex_unlock.isra.0>
		return -EAGAIN;
    4d56:	f06f 040a 	mvn.w	r4, #10
}
    4d5a:	4620      	mov	r0, r4
    4d5c:	3710      	adds	r7, #16
    4d5e:	46bd      	mov	sp, r7
    4d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!data_len && ep_ctx->trans_zlp) {
    4d64:	b916      	cbnz	r6, 4d6c <usb_dc_ep_write+0x8c>
    4d66:	7feb      	ldrb	r3, [r5, #31]
    4d68:	b103      	cbz	r3, 4d6c <usb_dc_ep_write+0x8c>
		ep_ctx->trans_zlp = false;
    4d6a:	77ee      	strb	r6, [r5, #31]
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
    4d6c:	7aab      	ldrb	r3, [r5, #10]
    4d6e:	b9bb      	cbnz	r3, 4da0 <usb_dc_ep_write+0xc0>
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    4d70:	b15e      	cbz	r6, 4d8a <usb_dc_ep_write+0xaa>
    4d72:	f8b9 300a 	ldrh.w	r3, [r9, #10]
    4d76:	429e      	cmp	r6, r3
    4d78:	d207      	bcs.n	4d8a <usb_dc_ep_write+0xaa>
		    !(data_len % ep_ctx->cfg.max_sz)) {
    4d7a:	686a      	ldr	r2, [r5, #4]
    4d7c:	fbb6 f3f2 	udiv	r3, r6, r2
    4d80:	fb02 6313 	mls	r3, r2, r3, r6
		if (data_len && usbd_ctx.setup.wLength > data_len &&
    4d84:	b90b      	cbnz	r3, 4d8a <usb_dc_ep_write+0xaa>
			ep_ctx->trans_zlp = true;
    4d86:	2301      	movs	r3, #1
    4d88:	77eb      	strb	r3, [r5, #31]
	    && (nrfx_usbd_last_setup_dir_get() != ep)) {
    4d8a:	f003 fe6b 	bl	8a64 <nrfx_usbd_last_setup_dir_get>
    4d8e:	4580      	cmp	r8, r0
    4d90:	d006      	beq.n	4da0 <usb_dc_ep_write+0xc0>
		nrfx_usbd_setup_clear();
    4d92:	f003 fe57 	bl	8a44 <nrfx_usbd_setup_clear>
		k_mutex_unlock(&ctx->drv_lock);
    4d96:	481e      	ldr	r0, [pc, #120]	; (4e10 <usb_dc_ep_write+0x130>)
    4d98:	f006 fbf9 	bl	b58e <k_mutex_unlock.isra.0>
		return 0;
    4d9c:	2400      	movs	r4, #0
    4d9e:	e7dc      	b.n	4d5a <usb_dc_ep_write+0x7a>
	ep_ctx->write_in_progress = true;
    4da0:	2301      	movs	r3, #1
    4da2:	77ab      	strb	r3, [r5, #30]
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    4da4:	f04f 0900 	mov.w	r9, #0
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    4da8:	1d39      	adds	r1, r7, #4
    4daa:	4640      	mov	r0, r8
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
    4dac:	e9c7 a601 	strd	sl, r6, [r7, #4]
    4db0:	f8c7 900c 	str.w	r9, [r7, #12]
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
    4db4:	f003 fc22 	bl	85fc <nrfx_usbd_ep_transfer>
	if (err != NRFX_SUCCESS) {
    4db8:	4b16      	ldr	r3, [pc, #88]	; (4e14 <usb_dc_ep_write+0x134>)
    4dba:	4298      	cmp	r0, r3
    4dbc:	d019      	beq.n	4df2 <usb_dc_ep_write+0x112>
		ep_ctx->write_in_progress = false;
    4dbe:	f885 901e 	strb.w	r9, [r5, #30]
		if (ret_bytes) {
    4dc2:	b10c      	cbz	r4, 4dc8 <usb_dc_ep_write+0xe8>
			*ret_bytes = 0;
    4dc4:	f8c4 9000 	str.w	r9, [r4]
		LOG_ERR("nRF USBD write error: %d", (uint32_t)err);
    4dc8:	466c      	mov	r4, sp
    4dca:	4b13      	ldr	r3, [pc, #76]	; (4e18 <usb_dc_ep_write+0x138>)
    4dcc:	b088      	sub	sp, #32
    4dce:	466a      	mov	r2, sp
    4dd0:	e9c2 3005 	strd	r3, r0, [r2, #20]
    4dd4:	2303      	movs	r3, #3
    4dd6:	f842 3f10 	str.w	r3, [r2, #16]!
    4dda:	480c      	ldr	r0, [pc, #48]	; (4e0c <usb_dc_ep_write+0x12c>)
    4ddc:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4de0:	f006 fbd0 	bl	b584 <z_log_msg2_static_create.constprop.0>
    4de4:	46a5      	mov	sp, r4
		result = -EIO;
    4de6:	f06f 0404 	mvn.w	r4, #4
	k_mutex_unlock(&ctx->drv_lock);
    4dea:	4809      	ldr	r0, [pc, #36]	; (4e10 <usb_dc_ep_write+0x130>)
    4dec:	f006 fbcf 	bl	b58e <k_mutex_unlock.isra.0>
	return result;
    4df0:	e7b3      	b.n	4d5a <usb_dc_ep_write+0x7a>
		if (ret_bytes) {
    4df2:	2c00      	cmp	r4, #0
    4df4:	d0f9      	beq.n	4dea <usb_dc_ep_write+0x10a>
			*ret_bytes = data_len;
    4df6:	6026      	str	r6, [r4, #0]
	int result = 0;
    4df8:	464c      	mov	r4, r9
    4dfa:	e7f6      	b.n	4dea <usb_dc_ep_write+0x10a>
		return -ENODEV;
    4dfc:	f06f 0412 	mvn.w	r4, #18
    4e00:	e7ab      	b.n	4d5a <usb_dc_ep_write+0x7a>
    4e02:	bf00      	nop
    4e04:	20001444 	.word	0x20001444
    4e08:	0000d5e8 	.word	0x0000d5e8
    4e0c:	0000c7c4 	.word	0x0000c7c4
    4e10:	2000147c 	.word	0x2000147c
    4e14:	0bad0000 	.word	0x0bad0000
    4e18:	0000d607 	.word	0x0000d607

00004e1c <usb_dc_ep_read_wait>:
{
    4e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4e20:	461d      	mov	r5, r3
	return get_usbd_ctx()->attached;
    4e22:	4b2d      	ldr	r3, [pc, #180]	; (4ed8 <usb_dc_ep_read_wait+0xbc>)
{
    4e24:	4690      	mov	r8, r2
	if (!dev_attached() || !dev_ready()) {
    4e26:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
    4e2a:	af00      	add	r7, sp, #0
    4e2c:	4681      	mov	r9, r0
    4e2e:	460e      	mov	r6, r1
	if (!dev_attached() || !dev_ready()) {
    4e30:	2a00      	cmp	r2, #0
    4e32:	d04d      	beq.n	4ed0 <usb_dc_ep_read_wait+0xb4>
    4e34:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    4e38:	2b00      	cmp	r3, #0
    4e3a:	d049      	beq.n	4ed0 <usb_dc_ep_read_wait+0xb4>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    4e3c:	f010 0f80 	tst.w	r0, #128	; 0x80
    4e40:	d119      	bne.n	4e76 <usb_dc_ep_read_wait+0x5a>
	if (!data && max_data_len) {
    4e42:	b911      	cbnz	r1, 4e4a <usb_dc_ep_read_wait+0x2e>
    4e44:	f1b8 0f00 	cmp.w	r8, #0
    4e48:	d115      	bne.n	4e76 <usb_dc_ep_read_wait+0x5a>
	ep_ctx = endpoint_ctx(ep);
    4e4a:	4648      	mov	r0, r9
    4e4c:	f7ff f9b6 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4e50:	4604      	mov	r4, r0
    4e52:	b180      	cbz	r0, 4e76 <usb_dc_ep_read_wait+0x5a>
	if (!ep_ctx->cfg.en) {
    4e54:	7a03      	ldrb	r3, [r0, #8]
    4e56:	b98b      	cbnz	r3, 4e7c <usb_dc_ep_read_wait+0x60>
		LOG_ERR("Endpoint 0x%02x is not enabled", ep);
    4e58:	4b20      	ldr	r3, [pc, #128]	; (4edc <usb_dc_ep_read_wait+0xc0>)
    4e5a:	4821      	ldr	r0, [pc, #132]	; (4ee0 <usb_dc_ep_read_wait+0xc4>)
    4e5c:	466c      	mov	r4, sp
    4e5e:	b088      	sub	sp, #32
    4e60:	466a      	mov	r2, sp
    4e62:	e9c2 3905 	strd	r3, r9, [r2, #20]
    4e66:	2303      	movs	r3, #3
    4e68:	f842 3f10 	str.w	r3, [r2, #16]!
    4e6c:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4e70:	f006 fb88 	bl	b584 <z_log_msg2_static_create.constprop.0>
    4e74:	46a5      	mov	sp, r4
		return -EINVAL;
    4e76:	f06f 0015 	mvn.w	r0, #21
    4e7a:	e015      	b.n	4ea8 <usb_dc_ep_read_wait+0x8c>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4e7c:	f04f 33ff 	mov.w	r3, #4294967295
    4e80:	4818      	ldr	r0, [pc, #96]	; (4ee4 <usb_dc_ep_read_wait+0xc8>)
    4e82:	f04f 32ff 	mov.w	r2, #4294967295
    4e86:	f006 fb80 	bl	b58a <k_mutex_lock.constprop.0.isra.0>
	bytes_to_copy = MIN(max_data_len, ep_ctx->buf.len);
    4e8a:	68e3      	ldr	r3, [r4, #12]
    4e8c:	4598      	cmp	r8, r3
    4e8e:	46c1      	mov	r9, r8
    4e90:	bf28      	it	cs
    4e92:	4699      	movcs	r9, r3
	if (!data && !max_data_len) {
    4e94:	b95e      	cbnz	r6, 4eae <usb_dc_ep_read_wait+0x92>
    4e96:	f1b8 0f00 	cmp.w	r8, #0
    4e9a:	d108      	bne.n	4eae <usb_dc_ep_read_wait+0x92>
		if (read_bytes) {
    4e9c:	b105      	cbz	r5, 4ea0 <usb_dc_ep_read_wait+0x84>
			*read_bytes = ep_ctx->buf.len;
    4e9e:	602b      	str	r3, [r5, #0]
		k_mutex_unlock(&ctx->drv_lock);
    4ea0:	4810      	ldr	r0, [pc, #64]	; (4ee4 <usb_dc_ep_read_wait+0xc8>)
    4ea2:	f006 fb74 	bl	b58e <k_mutex_unlock.isra.0>
		return 0;
    4ea6:	2000      	movs	r0, #0
}
    4ea8:	46bd      	mov	sp, r7
    4eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	memcpy(data, ep_ctx->buf.curr, bytes_to_copy);
    4eae:	69a1      	ldr	r1, [r4, #24]
    4eb0:	464a      	mov	r2, r9
    4eb2:	4630      	mov	r0, r6
    4eb4:	f006 fb0b 	bl	b4ce <memcpy>
	ep_ctx->buf.curr += bytes_to_copy;
    4eb8:	69a3      	ldr	r3, [r4, #24]
    4eba:	444b      	add	r3, r9
    4ebc:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len -= bytes_to_copy;
    4ebe:	68e3      	ldr	r3, [r4, #12]
    4ec0:	eba3 0309 	sub.w	r3, r3, r9
    4ec4:	60e3      	str	r3, [r4, #12]
	if (read_bytes) {
    4ec6:	2d00      	cmp	r5, #0
    4ec8:	d0ea      	beq.n	4ea0 <usb_dc_ep_read_wait+0x84>
		*read_bytes = bytes_to_copy;
    4eca:	f8c5 9000 	str.w	r9, [r5]
    4ece:	e7e7      	b.n	4ea0 <usb_dc_ep_read_wait+0x84>
		return -ENODEV;
    4ed0:	f06f 0012 	mvn.w	r0, #18
    4ed4:	e7e8      	b.n	4ea8 <usb_dc_ep_read_wait+0x8c>
    4ed6:	bf00      	nop
    4ed8:	20001444 	.word	0x20001444
    4edc:	0000d5e8 	.word	0x0000d5e8
    4ee0:	0000c7c4 	.word	0x0000c7c4
    4ee4:	2000147c 	.word	0x2000147c

00004ee8 <usb_dc_ep_read_continue>:
{
    4ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return get_usbd_ctx()->attached;
    4eea:	4d27      	ldr	r5, [pc, #156]	; (4f88 <usb_dc_ep_read_continue+0xa0>)
	if (!dev_attached() || !dev_ready()) {
    4eec:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
{
    4ef0:	af00      	add	r7, sp, #0
    4ef2:	4601      	mov	r1, r0
	if (!dev_attached() || !dev_ready()) {
    4ef4:	2b00      	cmp	r3, #0
    4ef6:	d044      	beq.n	4f82 <usb_dc_ep_read_continue+0x9a>
    4ef8:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    4efc:	2b00      	cmp	r3, #0
    4efe:	d040      	beq.n	4f82 <usb_dc_ep_read_continue+0x9a>
	if (NRF_USBD_EPIN_CHECK(ep)) {
    4f00:	0603      	lsls	r3, r0, #24
    4f02:	d414      	bmi.n	4f2e <usb_dc_ep_read_continue+0x46>
	ep_ctx = endpoint_ctx(ep);
    4f04:	f7ff f95a 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4f08:	4604      	mov	r4, r0
    4f0a:	b180      	cbz	r0, 4f2e <usb_dc_ep_read_continue+0x46>
	if (!ep_ctx->cfg.en) {
    4f0c:	7a03      	ldrb	r3, [r0, #8]
    4f0e:	b98b      	cbnz	r3, 4f34 <usb_dc_ep_read_continue+0x4c>
		LOG_ERR("Endpoint 0x%02x is not enabled", ep);
    4f10:	4b1e      	ldr	r3, [pc, #120]	; (4f8c <usb_dc_ep_read_continue+0xa4>)
    4f12:	481f      	ldr	r0, [pc, #124]	; (4f90 <usb_dc_ep_read_continue+0xa8>)
    4f14:	466c      	mov	r4, sp
    4f16:	b088      	sub	sp, #32
    4f18:	466a      	mov	r2, sp
    4f1a:	e9c2 3105 	strd	r3, r1, [r2, #20]
    4f1e:	2303      	movs	r3, #3
    4f20:	f842 3f10 	str.w	r3, [r2, #16]!
    4f24:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    4f28:	f006 fb2c 	bl	b584 <z_log_msg2_static_create.constprop.0>
    4f2c:	46a5      	mov	sp, r4
		return -EINVAL;
    4f2e:	f06f 0015 	mvn.w	r0, #21
    4f32:	e018      	b.n	4f66 <usb_dc_ep_read_continue+0x7e>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
    4f34:	f04f 33ff 	mov.w	r3, #4294967295
    4f38:	f04f 32ff 	mov.w	r2, #4294967295
    4f3c:	f105 0038 	add.w	r0, r5, #56	; 0x38
    4f40:	f006 fb23 	bl	b58a <k_mutex_lock.constprop.0.isra.0>
	if (!ep_ctx->buf.len) {
    4f44:	68e3      	ldr	r3, [r4, #12]
    4f46:	b9bb      	cbnz	r3, 4f78 <usb_dc_ep_read_continue+0x90>
		ep_ctx->read_complete = true;
    4f48:	2601      	movs	r6, #1
		ep_ctx->buf.curr = ep_ctx->buf.data;
    4f4a:	6963      	ldr	r3, [r4, #20]
		ep_ctx->read_complete = true;
    4f4c:	7726      	strb	r6, [r4, #28]
		ep_ctx->buf.curr = ep_ctx->buf.data;
    4f4e:	61a3      	str	r3, [r4, #24]
		if (ep_ctx->read_pending) {
    4f50:	7f63      	ldrb	r3, [r4, #29]
    4f52:	b18b      	cbz	r3, 4f78 <usb_dc_ep_read_continue+0x90>
			struct usbd_event *ev = usbd_evt_alloc();
    4f54:	f7ff f9a2 	bl	429c <usbd_evt_alloc>
			if (!ev) {
    4f58:	b938      	cbnz	r0, 4f6a <usb_dc_ep_read_continue+0x82>
				k_mutex_unlock(&ctx->drv_lock);
    4f5a:	f105 0038 	add.w	r0, r5, #56	; 0x38
    4f5e:	f006 fb16 	bl	b58e <k_mutex_unlock.isra.0>
				return -ENOMEM;
    4f62:	f06f 000b 	mvn.w	r0, #11
}
    4f66:	46bd      	mov	sp, r7
    4f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			ev->evt_type = USBD_EVT_EP;
    4f6a:	7406      	strb	r6, [r0, #16]
			ev->evt.ep_evt.ep = ep_ctx;
    4f6c:	6084      	str	r4, [r0, #8]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
    4f6e:	7306      	strb	r6, [r0, #12]
			usbd_evt_put(ev);
    4f70:	f7ff f94c 	bl	420c <usbd_evt_put>
			usbd_work_schedule();
    4f74:	f7ff f950 	bl	4218 <usbd_work_schedule>
	k_mutex_unlock(&ctx->drv_lock);
    4f78:	4806      	ldr	r0, [pc, #24]	; (4f94 <usb_dc_ep_read_continue+0xac>)
    4f7a:	f006 fb08 	bl	b58e <k_mutex_unlock.isra.0>
	return 0;
    4f7e:	2000      	movs	r0, #0
    4f80:	e7f1      	b.n	4f66 <usb_dc_ep_read_continue+0x7e>
		return -ENODEV;
    4f82:	f06f 0012 	mvn.w	r0, #18
    4f86:	e7ee      	b.n	4f66 <usb_dc_ep_read_continue+0x7e>
    4f88:	20001444 	.word	0x20001444
    4f8c:	0000d5e8 	.word	0x0000d5e8
    4f90:	0000c7c4 	.word	0x0000c7c4
    4f94:	2000147c 	.word	0x2000147c

00004f98 <usb_dc_ep_set_callback>:
{
    4f98:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
    4f9a:	4b08      	ldr	r3, [pc, #32]	; (4fbc <usb_dc_ep_set_callback+0x24>)
	if (!dev_attached()) {
    4f9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    4fa0:	b12b      	cbz	r3, 4fae <usb_dc_ep_set_callback+0x16>
	ep_ctx = endpoint_ctx(ep);
    4fa2:	f7ff f90b 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4fa6:	b128      	cbz	r0, 4fb4 <usb_dc_ep_set_callback+0x1c>
	ep_ctx->cfg.cb = cb;
    4fa8:	6001      	str	r1, [r0, #0]
	return 0;
    4faa:	2000      	movs	r0, #0
}
    4fac:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4fae:	f06f 0012 	mvn.w	r0, #18
    4fb2:	e7fb      	b.n	4fac <usb_dc_ep_set_callback+0x14>
		return -EINVAL;
    4fb4:	f06f 0015 	mvn.w	r0, #21
    4fb8:	e7f8      	b.n	4fac <usb_dc_ep_set_callback+0x14>
    4fba:	bf00      	nop
    4fbc:	20001444 	.word	0x20001444

00004fc0 <usb_dc_set_status_callback>:
	get_usbd_ctx()->status_cb = cb;
    4fc0:	4b01      	ldr	r3, [pc, #4]	; (4fc8 <usb_dc_set_status_callback+0x8>)
    4fc2:	6018      	str	r0, [r3, #0]
}
    4fc4:	4770      	bx	lr
    4fc6:	bf00      	nop
    4fc8:	20001444 	.word	0x20001444

00004fcc <usb_dc_ep_mps>:
{
    4fcc:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
    4fce:	4b07      	ldr	r3, [pc, #28]	; (4fec <usb_dc_ep_mps+0x20>)
	if (!dev_attached()) {
    4fd0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    4fd4:	b123      	cbz	r3, 4fe0 <usb_dc_ep_mps+0x14>
	ep_ctx = endpoint_ctx(ep);
    4fd6:	f7ff f8f1 	bl	41bc <endpoint_ctx>
	if (!ep_ctx) {
    4fda:	b120      	cbz	r0, 4fe6 <usb_dc_ep_mps+0x1a>
	return ep_ctx->cfg.max_sz;
    4fdc:	6840      	ldr	r0, [r0, #4]
}
    4fde:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4fe0:	f06f 0012 	mvn.w	r0, #18
    4fe4:	e7fb      	b.n	4fde <usb_dc_ep_mps+0x12>
		return -EINVAL;
    4fe6:	f06f 0015 	mvn.w	r0, #21
    4fea:	e7f8      	b.n	4fde <usb_dc_ep_mps+0x12>
    4fec:	20001444 	.word	0x20001444

00004ff0 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    4ff0:	4b08      	ldr	r3, [pc, #32]	; (5014 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4ff2:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    4ff4:	1ac3      	subs	r3, r0, r3
{
    4ff6:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4ff8:	4907      	ldr	r1, [pc, #28]	; (5018 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    4ffa:	109b      	asrs	r3, r3, #2
{
    4ffc:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4ffe:	4359      	muls	r1, r3
    5000:	4806      	ldr	r0, [pc, #24]	; (501c <onoff_stop+0x2c>)
    5002:	2240      	movs	r2, #64	; 0x40
    5004:	f006 faf0 	bl	b5e8 <stop>
	notify(mgr, res);
    5008:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    500a:	4601      	mov	r1, r0
	notify(mgr, res);
    500c:	4620      	mov	r0, r4
}
    500e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    5012:	4718      	bx	r3
    5014:	200016e4 	.word	0x200016e4
    5018:	b6db6db7 	.word	0xb6db6db7
    501c:	0000c52c 	.word	0x0000c52c

00005020 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    5020:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    5022:	4c0c      	ldr	r4, [pc, #48]	; (5054 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    5024:	4a0c      	ldr	r2, [pc, #48]	; (5058 <onoff_start+0x38>)
    5026:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    5028:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    502a:	9300      	str	r3, [sp, #0]
{
    502c:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    502e:	460b      	mov	r3, r1
    5030:	490a      	ldr	r1, [pc, #40]	; (505c <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    5032:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    5034:	4361      	muls	r1, r4
{
    5036:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    5038:	4809      	ldr	r0, [pc, #36]	; (5060 <onoff_start+0x40>)
    503a:	f006 fb02 	bl	b642 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    503e:	1e01      	subs	r1, r0, #0
    5040:	da05      	bge.n	504e <onoff_start+0x2e>
		notify(mgr, err);
    5042:	4630      	mov	r0, r6
    5044:	462b      	mov	r3, r5
	}
}
    5046:	b002      	add	sp, #8
    5048:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    504c:	4718      	bx	r3
}
    504e:	b002      	add	sp, #8
    5050:	bd70      	pop	{r4, r5, r6, pc}
    5052:	bf00      	nop
    5054:	200016e4 	.word	0x200016e4
    5058:	0000b6b1 	.word	0x0000b6b1
    505c:	b6db6db7 	.word	0xb6db6db7
    5060:	0000c52c 	.word	0x0000c52c

00005064 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    5064:	2200      	movs	r2, #0
{
    5066:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    5068:	2101      	movs	r1, #1
{
    506a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    506c:	4610      	mov	r0, r2
    506e:	f7fe f97f 	bl	3370 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    5072:	4811      	ldr	r0, [pc, #68]	; (50b8 <clk_init+0x54>)
    5074:	f002 f958 	bl	7328 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    5078:	4b10      	ldr	r3, [pc, #64]	; (50bc <clk_init+0x58>)
    507a:	4298      	cmp	r0, r3
    507c:	d118      	bne.n	50b0 <clk_init+0x4c>
	hfclkaudio_init();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_DRIVER_CALIBRATION)) {
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
    507e:	6920      	ldr	r0, [r4, #16]
    5080:	f000 f9dc 	bl	543c <z_nrf_clock_calibration_init>
	}

	nrfx_clock_enable();
    5084:	f002 f962 	bl	734c <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    5088:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    508a:	490d      	ldr	r1, [pc, #52]	; (50c0 <clk_init+0x5c>)
    508c:	4630      	mov	r0, r6
    508e:	f005 fc0f 	bl	a8b0 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    5092:	2800      	cmp	r0, #0
    5094:	db0b      	blt.n	50ae <clk_init+0x4a>
	struct nrf_clock_control_data *data = dev->data;
    5096:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    5098:	4909      	ldr	r1, [pc, #36]	; (50c0 <clk_init+0x5c>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    509a:	2501      	movs	r5, #1
    509c:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    509e:	f104 001c 	add.w	r0, r4, #28
    50a2:	f005 fc05 	bl	a8b0 <onoff_manager_init>
		if (err < 0) {
    50a6:	2800      	cmp	r0, #0
    50a8:	db01      	blt.n	50ae <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    50aa:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    50ac:	2000      	movs	r0, #0
}
    50ae:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    50b0:	f06f 0004 	mvn.w	r0, #4
    50b4:	e7fb      	b.n	50ae <clk_init+0x4a>
    50b6:	bf00      	nop
    50b8:	000050f9 	.word	0x000050f9
    50bc:	0bad0000 	.word	0x0bad0000
    50c0:	0000c904 	.word	0x0000c904

000050c4 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    50c4:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    50c6:	230c      	movs	r3, #12
    50c8:	4809      	ldr	r0, [pc, #36]	; (50f0 <clkstarted_handle.constprop.0+0x2c>)
    50ca:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    50cc:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    50ce:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    50d0:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    50d4:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    50d6:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    50d8:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    50da:	4418      	add	r0, r3
    50dc:	f006 fa71 	bl	b5c2 <set_on_state>
	if (callback) {
    50e0:	b12d      	cbz	r5, 50ee <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    50e2:	4632      	mov	r2, r6
    50e4:	462b      	mov	r3, r5
    50e6:	4803      	ldr	r0, [pc, #12]	; (50f4 <clkstarted_handle.constprop.0+0x30>)
}
    50e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    50ec:	4718      	bx	r3
}
    50ee:	bd70      	pop	{r4, r5, r6, pc}
    50f0:	200016e4 	.word	0x200016e4
    50f4:	0000c52c 	.word	0x0000c52c

000050f8 <clock_event_handler>:
	switch (event) {
    50f8:	2801      	cmp	r0, #1
{
    50fa:	b510      	push	{r4, lr}
    50fc:	4604      	mov	r4, r0
	switch (event) {
    50fe:	d00a      	beq.n	5116 <clock_event_handler+0x1e>
    5100:	2803      	cmp	r0, #3
    5102:	d00c      	beq.n	511e <clock_event_handler+0x26>
    5104:	b978      	cbnz	r0, 5126 <clock_event_handler+0x2e>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    5106:	4b08      	ldr	r3, [pc, #32]	; (5128 <clock_event_handler+0x30>)
    5108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    510a:	075b      	lsls	r3, r3, #29
    510c:	d10b      	bne.n	5126 <clock_event_handler+0x2e>
}
    510e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    5112:	f7ff bfd7 	b.w	50c4 <clkstarted_handle.constprop.0>
			z_nrf_clock_calibration_lfclk_started();
    5116:	f000 f99f 	bl	5458 <z_nrf_clock_calibration_lfclk_started>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    511a:	4620      	mov	r0, r4
    511c:	e7f7      	b.n	510e <clock_event_handler+0x16>
}
    511e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			z_nrf_clock_calibration_done_handler();
    5122:	f000 b9a7 	b.w	5474 <z_nrf_clock_calibration_done_handler>
}
    5126:	bd10      	pop	{r4, pc}
    5128:	200016e4 	.word	0x200016e4

0000512c <generic_hfclk_start>:
{
    512c:	b508      	push	{r3, lr}
	__asm__ volatile(
    512e:	f04f 0320 	mov.w	r3, #32
    5132:	f3ef 8111 	mrs	r1, BASEPRI
    5136:	f383 8812 	msr	BASEPRI_MAX, r3
    513a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    513e:	4a12      	ldr	r2, [pc, #72]	; (5188 <generic_hfclk_start+0x5c>)
    5140:	6813      	ldr	r3, [r2, #0]
    5142:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    5146:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    514a:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    514c:	d00c      	beq.n	5168 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    514e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5152:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5156:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    515a:	f013 0301 	ands.w	r3, r3, #1
    515e:	d003      	beq.n	5168 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    5160:	480a      	ldr	r0, [pc, #40]	; (518c <generic_hfclk_start+0x60>)
    5162:	f006 fa2e 	bl	b5c2 <set_on_state>
			already_started = true;
    5166:	2301      	movs	r3, #1
	__asm__ volatile(
    5168:	f381 8811 	msr	BASEPRI, r1
    516c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    5170:	b123      	cbz	r3, 517c <generic_hfclk_start+0x50>
}
    5172:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    5176:	2000      	movs	r0, #0
    5178:	f7ff bfa4 	b.w	50c4 <clkstarted_handle.constprop.0>
}
    517c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    5180:	2001      	movs	r0, #1
    5182:	f006 bcb0 	b.w	bae6 <nrfx_clock_start>
    5186:	bf00      	nop
    5188:	20001734 	.word	0x20001734
    518c:	20001724 	.word	0x20001724

00005190 <api_blocking_start>:
{
    5190:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    5192:	2200      	movs	r2, #0
    5194:	2301      	movs	r3, #1
    5196:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    519a:	4a09      	ldr	r2, [pc, #36]	; (51c0 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    519c:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    51a0:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    51a2:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    51a6:	f006 fa7c 	bl	b6a2 <api_start>
	if (err < 0) {
    51aa:	2800      	cmp	r0, #0
    51ac:	db05      	blt.n	51ba <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    51ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    51b2:	2300      	movs	r3, #0
    51b4:	4668      	mov	r0, sp
    51b6:	f004 fb0f 	bl	97d8 <z_impl_k_sem_take>
}
    51ba:	b005      	add	sp, #20
    51bc:	f85d fb04 	ldr.w	pc, [sp], #4
    51c0:	0000b6c9 	.word	0x0000b6c9

000051c4 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    51c4:	4b09      	ldr	r3, [pc, #36]	; (51ec <generic_hfclk_stop+0x28>)
    51c6:	f3bf 8f5b 	dmb	ish
    51ca:	e853 2f00 	ldrex	r2, [r3]
    51ce:	f022 0102 	bic.w	r1, r2, #2
    51d2:	e843 1000 	strex	r0, r1, [r3]
    51d6:	2800      	cmp	r0, #0
    51d8:	d1f7      	bne.n	51ca <generic_hfclk_stop+0x6>
    51da:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    51de:	07d3      	lsls	r3, r2, #31
    51e0:	d402      	bmi.n	51e8 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    51e2:	2001      	movs	r0, #1
    51e4:	f006 bcb7 	b.w	bb56 <nrfx_clock_stop>
}
    51e8:	4770      	bx	lr
    51ea:	bf00      	nop
    51ec:	20001734 	.word	0x20001734

000051f0 <z_nrf_clock_control_get_onoff>:
}
    51f0:	4a02      	ldr	r2, [pc, #8]	; (51fc <z_nrf_clock_control_get_onoff+0xc>)
	return &data->mgr[type];
    51f2:	b2c3      	uxtb	r3, r0
}
    51f4:	201c      	movs	r0, #28
    51f6:	fb03 2000 	mla	r0, r3, r0, r2
    51fa:	4770      	bx	lr
    51fc:	200016e4 	.word	0x200016e4

00005200 <z_nrf_clock_control_lf_on>:
{
    5200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    5202:	4928      	ldr	r1, [pc, #160]	; (52a4 <z_nrf_clock_control_lf_on+0xa4>)
    5204:	f3bf 8f5b 	dmb	ish
    5208:	4606      	mov	r6, r0
    520a:	2201      	movs	r2, #1
    520c:	e851 3f00 	ldrex	r3, [r1]
    5210:	e841 2000 	strex	r0, r2, [r1]
    5214:	2800      	cmp	r0, #0
    5216:	d1f9      	bne.n	520c <z_nrf_clock_control_lf_on+0xc>
    5218:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    521c:	b933      	cbnz	r3, 522c <z_nrf_clock_control_lf_on+0x2c>
    521e:	4922      	ldr	r1, [pc, #136]	; (52a8 <z_nrf_clock_control_lf_on+0xa8>)
		err = onoff_request(mgr, &cli);
    5220:	4822      	ldr	r0, [pc, #136]	; (52ac <z_nrf_clock_control_lf_on+0xac>)
    5222:	604b      	str	r3, [r1, #4]
    5224:	60cb      	str	r3, [r1, #12]
    5226:	608a      	str	r2, [r1, #8]
    5228:	f005 fb55 	bl	a8d6 <onoff_request>
	switch (start_mode) {
    522c:	1e73      	subs	r3, r6, #1
    522e:	2b01      	cmp	r3, #1
    5230:	d820      	bhi.n	5274 <z_nrf_clock_control_lf_on+0x74>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5232:	f006 fe0d 	bl	be50 <k_is_in_isr>
    5236:	4604      	mov	r4, r0
    5238:	b910      	cbnz	r0, 5240 <z_nrf_clock_control_lf_on+0x40>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    523a:	4b1d      	ldr	r3, [pc, #116]	; (52b0 <z_nrf_clock_control_lf_on+0xb0>)
	int key = isr_mode ? irq_lock() : 0;
    523c:	781b      	ldrb	r3, [r3, #0]
    523e:	bb53      	cbnz	r3, 5296 <z_nrf_clock_control_lf_on+0x96>
	__asm__ volatile(
    5240:	f04f 0320 	mov.w	r3, #32
    5244:	f3ef 8511 	mrs	r5, BASEPRI
    5248:	f383 8812 	msr	BASEPRI_MAX, r3
    524c:	f3bf 8f6f 	isb	sy
    5250:	2401      	movs	r4, #1
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5252:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
    5256:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    525a:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
    525e:	03d2      	lsls	r2, r2, #15
    5260:	d509      	bpl.n	5276 <z_nrf_clock_control_lf_on+0x76>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    5262:	079b      	lsls	r3, r3, #30
    5264:	d001      	beq.n	526a <z_nrf_clock_control_lf_on+0x6a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    5266:	2e01      	cmp	r6, #1
    5268:	d105      	bne.n	5276 <z_nrf_clock_control_lf_on+0x76>
	if (isr_mode) {
    526a:	b174      	cbz	r4, 528a <z_nrf_clock_control_lf_on+0x8a>
	__asm__ volatile(
    526c:	f385 8811 	msr	BASEPRI, r5
    5270:	f3bf 8f6f 	isb	sy
}
    5274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    5276:	b11c      	cbz	r4, 5280 <z_nrf_clock_control_lf_on+0x80>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    5278:	4628      	mov	r0, r5
    527a:	f7fd ffd7 	bl	322c <arch_cpu_atomic_idle>
}
    527e:	e7ea      	b.n	5256 <z_nrf_clock_control_lf_on+0x56>
	return z_impl_k_sleep(timeout);
    5280:	2100      	movs	r1, #0
    5282:	2021      	movs	r0, #33	; 0x21
    5284:	f004 ff16 	bl	a0b4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    5288:	e7e5      	b.n	5256 <z_nrf_clock_control_lf_on+0x56>
    p_reg->INTENSET = mask;
    528a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    528e:	2202      	movs	r2, #2
    5290:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    5294:	e7ee      	b.n	5274 <z_nrf_clock_control_lf_on+0x74>
    p_reg->INTENCLR = mask;
    5296:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    529a:	2202      	movs	r2, #2
    529c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    52a0:	4605      	mov	r5, r0
}
    52a2:	e7d6      	b.n	5252 <z_nrf_clock_control_lf_on+0x52>
    52a4:	20001738 	.word	0x20001738
    52a8:	200016d4 	.word	0x200016d4
    52ac:	20001700 	.word	0x20001700
    52b0:	20001f63 	.word	0x20001f63

000052b4 <temp_sensor_init.part.0>:
	total_cnt = 0;
	total_skips_cnt = 0;
}

#if CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_MAX_SKIP
static int temp_sensor_init(const struct device *arg)
    52b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
{
	temp_sensor = DEVICE_DT_GET_OR_NULL(TEMP_NODE);
	if ((temp_sensor != NULL) && !device_is_ready(temp_sensor)) {
		LOG_ERR("Temperature sensor not ready");
    52b6:	4b08      	ldr	r3, [pc, #32]	; (52d8 <temp_sensor_init.part.0+0x24>)
    52b8:	9305      	str	r3, [sp, #20]
    52ba:	2302      	movs	r3, #2
    52bc:	9304      	str	r3, [sp, #16]
    52be:	4807      	ldr	r0, [pc, #28]	; (52dc <temp_sensor_init.part.0+0x28>)
    52c0:	2300      	movs	r3, #0
    52c2:	aa04      	add	r2, sp, #16
    52c4:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    52c8:	f006 f83c 	bl	b344 <z_impl_z_log_msg2_static_create>
		return -ENODEV;
	}

	return 0;
}
    52cc:	f06f 0012 	mvn.w	r0, #18
    52d0:	b007      	add	sp, #28
    52d2:	f85d fb04 	ldr.w	pc, [sp], #4
    52d6:	bf00      	nop
    52d8:	0000d64d 	.word	0x0000d64d
    52dc:	0000c72c 	.word	0x0000c72c

000052e0 <start_cal_process>:
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    52e0:	4b0d      	ldr	r3, [pc, #52]	; (5318 <start_cal_process+0x38>)
    52e2:	f3bf 8f5b 	dmb	ish
    52e6:	2201      	movs	r2, #1
    52e8:	e853 1f00 	ldrex	r1, [r3]
    52ec:	2900      	cmp	r1, #0
    52ee:	d103      	bne.n	52f8 <start_cal_process+0x18>
    52f0:	e843 2000 	strex	r0, r2, [r3]
    52f4:	2800      	cmp	r0, #0
    52f6:	d1f7      	bne.n	52e8 <start_cal_process+0x8>
    52f8:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&cal_process_in_progress, 0, 1) == false) {
    52fc:	d10a      	bne.n	5314 <start_cal_process+0x34>
					      sys_notify_generic_callback handler)
{
	__ASSERT_NO_MSG(notify != NULL);
	__ASSERT_NO_MSG(handler != NULL);

	*notify = (struct sys_notify){
    52fe:	4907      	ldr	r1, [pc, #28]	; (531c <start_cal_process+0x3c>)
    5300:	2300      	movs	r3, #0
    5302:	60cb      	str	r3, [r1, #12]
    5304:	4b06      	ldr	r3, [pc, #24]	; (5320 <start_cal_process+0x40>)
    5306:	604b      	str	r3, [r1, #4]
    5308:	2303      	movs	r3, #3
    530a:	608b      	str	r3, [r1, #8]
	err = onoff_request(mgr, cli);
    530c:	4b05      	ldr	r3, [pc, #20]	; (5324 <start_cal_process+0x44>)
    530e:	6818      	ldr	r0, [r3, #0]
    5310:	f005 bae1 	b.w	a8d6 <onoff_request>
}
    5314:	4770      	bx	lr
    5316:	bf00      	nop
    5318:	2000173c 	.word	0x2000173c
    531c:	20001740 	.word	0x20001740
    5320:	00005411 	.word	0x00005411
    5324:	20001750 	.word	0x20001750

00005328 <temp_sensor_init>:
{
    5328:	b508      	push	{r3, lr}
	temp_sensor = DEVICE_DT_GET_OR_NULL(TEMP_NODE);
    532a:	4b06      	ldr	r3, [pc, #24]	; (5344 <temp_sensor_init+0x1c>)
    532c:	4806      	ldr	r0, [pc, #24]	; (5348 <temp_sensor_init+0x20>)
    532e:	6018      	str	r0, [r3, #0]
    5330:	f006 fd57 	bl	bde2 <z_device_is_ready>
	if ((temp_sensor != NULL) && !device_is_ready(temp_sensor)) {
    5334:	b918      	cbnz	r0, 533e <temp_sensor_init+0x16>
}
    5336:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    533a:	f7ff bfbb 	b.w	52b4 <temp_sensor_init.part.0>
    533e:	2000      	movs	r0, #0
    5340:	bd08      	pop	{r3, pc}
    5342:	bf00      	nop
    5344:	20001754 	.word	0x20001754
    5348:	0000c5a4 	.word	0x0000c5a4

0000534c <start_cycle>:
{
    534c:	b507      	push	{r0, r1, r2, lr}
	z_impl_k_timer_start(timer, duration, period);
    534e:	2200      	movs	r2, #0
    5350:	2300      	movs	r3, #0
    5352:	e9cd 2300 	strd	r2, r3, [sp]
    5356:	4808      	ldr	r0, [pc, #32]	; (5378 <start_cycle+0x2c>)
    5358:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    535c:	2300      	movs	r3, #0
    535e:	f005 f8c5 	bl	a4ec <z_impl_k_timer_start>
	clk_release(&mgrs[CLOCK_CONTROL_NRF_TYPE_HFCLK]);
    5362:	4b06      	ldr	r3, [pc, #24]	; (537c <start_cycle+0x30>)
	err = onoff_release(mgr);
    5364:	6818      	ldr	r0, [r3, #0]
    5366:	f005 faff 	bl	a968 <onoff_release>
	cal_process_in_progress = 0;
    536a:	4b05      	ldr	r3, [pc, #20]	; (5380 <start_cycle+0x34>)
    536c:	2200      	movs	r2, #0
    536e:	601a      	str	r2, [r3, #0]
}
    5370:	b003      	add	sp, #12
    5372:	f85d fb04 	ldr.w	pc, [sp], #4
    5376:	bf00      	nop
    5378:	20000118 	.word	0x20000118
    537c:	20001750 	.word	0x20001750
    5380:	2000173c 	.word	0x2000173c

00005384 <measure_temperature>:
{
    5384:	b537      	push	{r0, r1, r2, r4, r5, lr}
	int rc = sensor_sample_fetch(temp_sensor);
    5386:	4d1d      	ldr	r5, [pc, #116]	; (53fc <measure_temperature+0x78>)
    5388:	6828      	ldr	r0, [r5, #0]
    538a:	6883      	ldr	r3, [r0, #8]
    538c:	4c1c      	ldr	r4, [pc, #112]	; (5400 <measure_temperature+0x7c>)
    538e:	68db      	ldr	r3, [r3, #12]
    5390:	2139      	movs	r1, #57	; 0x39
    5392:	4798      	blx	r3
	if (rc == 0) {
    5394:	b170      	cbz	r0, 53b4 <measure_temperature+0x30>
		calib_skip_cnt = 0;
    5396:	2300      	movs	r3, #0
    5398:	7023      	strb	r3, [r4, #0]
	int16_t diff = 0;
    539a:	461a      	mov	r2, r3
	if ((calib_skip_cnt == 0) ||
    539c:	7821      	ldrb	r1, [r4, #0]
    539e:	b109      	cbz	r1, 53a4 <measure_temperature+0x20>
    53a0:	2a01      	cmp	r2, #1
    53a2:	dd20      	ble.n	53e6 <measure_temperature+0x62>
		prev_temperature = temperature;
    53a4:	4a17      	ldr	r2, [pc, #92]	; (5404 <measure_temperature+0x80>)
    53a6:	8013      	strh	r3, [r2, #0]
	nrfx_clock_calibration_start();
    53a8:	f001 ffe2 	bl	7370 <nrfx_clock_calibration_start>
	calib_skip_cnt = CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_MAX_SKIP;
    53ac:	2301      	movs	r3, #1
    53ae:	7023      	strb	r3, [r4, #0]
}
    53b0:	b003      	add	sp, #12
    53b2:	bd30      	pop	{r4, r5, pc}
		rc = sensor_channel_get(temp_sensor, SENSOR_CHAN_DIE_TEMP,
    53b4:	6828      	ldr	r0, [r5, #0]
					    struct sensor_value *val)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->api;

	return api->channel_get(dev, chan, val);
    53b6:	6883      	ldr	r3, [r0, #8]
    53b8:	466a      	mov	r2, sp
    53ba:	691b      	ldr	r3, [r3, #16]
    53bc:	210c      	movs	r1, #12
    53be:	4798      	blx	r3
	if (rc == 0) {
    53c0:	2800      	cmp	r0, #0
    53c2:	d1e8      	bne.n	5396 <measure_temperature+0x12>
	return (int16_t)(4 * val->val1 + val->val2 / 250000);
    53c4:	4a10      	ldr	r2, [pc, #64]	; (5408 <measure_temperature+0x84>)
    53c6:	9b01      	ldr	r3, [sp, #4]
    53c8:	fb93 f3f2 	sdiv	r3, r3, r2
    53cc:	9a00      	ldr	r2, [sp, #0]
    53ce:	eb03 0382 	add.w	r3, r3, r2, lsl #2
		diff = abs(temperature - prev_temperature);
    53d2:	4a0c      	ldr	r2, [pc, #48]	; (5404 <measure_temperature+0x80>)
    53d4:	f9b2 2000 	ldrsh.w	r2, [r2]
	return (int16_t)(4 * val->val1 + val->val2 / 250000);
    53d8:	b21b      	sxth	r3, r3
		diff = abs(temperature - prev_temperature);
    53da:	1a9a      	subs	r2, r3, r2
void srand(unsigned int seed);
#endif /* CONFIG_MINIMAL_LIBC_RAND */

static inline int abs(int __n)
{
	return (__n < 0) ? -__n : __n;
    53dc:	2a00      	cmp	r2, #0
    53de:	bfb8      	it	lt
    53e0:	4252      	neglt	r2, r2
    53e2:	b212      	sxth	r2, r2
    53e4:	e7da      	b.n	539c <measure_temperature+0x18>
		total_skips_cnt++;
    53e6:	4a09      	ldr	r2, [pc, #36]	; (540c <measure_temperature+0x88>)
    53e8:	6813      	ldr	r3, [r2, #0]
		calib_skip_cnt--;
    53ea:	3901      	subs	r1, #1
		total_skips_cnt++;
    53ec:	3301      	adds	r3, #1
		calib_skip_cnt--;
    53ee:	7021      	strb	r1, [r4, #0]
		total_skips_cnt++;
    53f0:	6013      	str	r3, [r2, #0]
}
    53f2:	b003      	add	sp, #12
    53f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		start_cycle();
    53f8:	f7ff bfa8 	b.w	534c <start_cycle>
    53fc:	20001754 	.word	0x20001754
    5400:	20001b49 	.word	0x20001b49
    5404:	20001b20 	.word	0x20001b20
    5408:	0003d090 	.word	0x0003d090
    540c:	2000175c 	.word	0x2000175c

00005410 <cal_hf_callback>:
{
    5410:	b508      	push	{r3, lr}
	if ((temp_sensor == NULL) || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    5412:	4b07      	ldr	r3, [pc, #28]	; (5430 <cal_hf_callback+0x20>)
    5414:	681b      	ldr	r3, [r3, #0]
    5416:	b92b      	cbnz	r3, 5424 <cal_hf_callback+0x14>
	nrfx_clock_calibration_start();
    5418:	f001 ffaa 	bl	7370 <nrfx_clock_calibration_start>
	calib_skip_cnt = CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_MAX_SKIP;
    541c:	4b05      	ldr	r3, [pc, #20]	; (5434 <cal_hf_callback+0x24>)
    541e:	2201      	movs	r2, #1
    5420:	701a      	strb	r2, [r3, #0]
}
    5422:	bd08      	pop	{r3, pc}
    5424:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		k_work_submit(&temp_measure_work);
    5428:	4803      	ldr	r0, [pc, #12]	; (5438 <cal_hf_callback+0x28>)
    542a:	f004 bafd 	b.w	9a28 <k_work_submit>
    542e:	bf00      	nop
    5430:	20001754 	.word	0x20001754
    5434:	20001b49 	.word	0x20001b49
    5438:	20000018 	.word	0x20000018

0000543c <z_nrf_clock_calibration_init>:
	mgrs = onoff_mgrs;
    543c:	4b03      	ldr	r3, [pc, #12]	; (544c <z_nrf_clock_calibration_init+0x10>)
	total_cnt = 0;
    543e:	4a04      	ldr	r2, [pc, #16]	; (5450 <z_nrf_clock_calibration_init+0x14>)
	mgrs = onoff_mgrs;
    5440:	6018      	str	r0, [r3, #0]
	total_cnt = 0;
    5442:	2300      	movs	r3, #0
    5444:	6013      	str	r3, [r2, #0]
	total_skips_cnt = 0;
    5446:	4a03      	ldr	r2, [pc, #12]	; (5454 <z_nrf_clock_calibration_init+0x18>)
    5448:	6013      	str	r3, [r2, #0]
}
    544a:	4770      	bx	lr
    544c:	20001750 	.word	0x20001750
    5450:	20001758 	.word	0x20001758
    5454:	2000175c 	.word	0x2000175c

00005458 <z_nrf_clock_calibration_lfclk_started>:
SYS_INIT(temp_sensor_init, APPLICATION, 0);
#endif /* CONFIG_CLOCK_CONTROL_NRF_CALIBRATION_MAX_SKIP */

static void start_unconditional_cal_process(void)
{
	calib_skip_cnt = 0;
    5458:	4b02      	ldr	r3, [pc, #8]	; (5464 <z_nrf_clock_calibration_lfclk_started+0xc>)
    545a:	2200      	movs	r2, #0
    545c:	701a      	strb	r2, [r3, #0]
	start_cal_process();
    545e:	f7ff bf3f 	b.w	52e0 <start_cal_process>
    5462:	bf00      	nop
    5464:	20001b49 	.word	0x20001b49

00005468 <z_nrf_clock_calibration_lfclk_stopped>:
	z_impl_k_timer_stop(timer);
    5468:	4801      	ldr	r0, [pc, #4]	; (5470 <z_nrf_clock_calibration_lfclk_stopped+0x8>)
    546a:	f006 bf86 	b.w	c37a <z_impl_k_timer_stop>
    546e:	bf00      	nop
    5470:	20000118 	.word	0x20000118

00005474 <z_nrf_clock_calibration_done_handler>:
	LOG_DBG("Calibration stopped");
}

void z_nrf_clock_calibration_done_handler(void)
{
	total_cnt++;
    5474:	4a02      	ldr	r2, [pc, #8]	; (5480 <z_nrf_clock_calibration_done_handler+0xc>)
    5476:	6813      	ldr	r3, [r2, #0]
    5478:	3301      	adds	r3, #1
    547a:	6013      	str	r3, [r2, #0]
	LOG_DBG("Calibration done.");

	start_cycle();
    547c:	f7ff bf66 	b.w	534c <start_cycle>
    5480:	20001758 	.word	0x20001758

00005484 <rtt_console_init>:

	return character;
}

static int rtt_console_init(const struct device *d)
{
    5484:	b510      	push	{r4, lr}
	ARG_UNUSED(d);

	__printk_hook_install(rtt_console_out);
    5486:	4c04      	ldr	r4, [pc, #16]	; (5498 <rtt_console_init+0x14>)
    5488:	4620      	mov	r0, r4
    548a:	f7fb fcc1 	bl	e10 <__printk_hook_install>
	__stdout_hook_install(rtt_console_out);
    548e:	4620      	mov	r0, r4
    5490:	f7fe fcb4 	bl	3dfc <__stdout_hook_install>

	return 0;
}
    5494:	2000      	movs	r0, #0
    5496:	bd10      	pop	{r4, pc}
    5498:	0000549d 	.word	0x0000549d

0000549c <rtt_console_out>:
{
    549c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
    54a0:	f8df 805c 	ldr.w	r8, [pc, #92]	; 5500 <rtt_console_out+0x64>
    54a4:	4e17      	ldr	r6, [pc, #92]	; (5504 <rtt_console_out+0x68>)
	char c = (char)character;
    54a6:	f88d 0007 	strb.w	r0, [sp, #7]
{
    54aa:	4604      	mov	r4, r0
	char c = (char)character;
    54ac:	2503      	movs	r5, #3
    54ae:	f04f 33ff 	mov.w	r3, #4294967295
    54b2:	f04f 32ff 	mov.w	r2, #4294967295
    54b6:	4640      	mov	r0, r8
    54b8:	f004 f880 	bl	95bc <z_impl_k_mutex_lock>
		cnt = SEGGER_RTT_WriteNoLock(0, &c, 1);
    54bc:	2201      	movs	r2, #1
    54be:	f10d 0107 	add.w	r1, sp, #7
    54c2:	2000      	movs	r0, #0
    54c4:	f003 fd8a 	bl	8fdc <SEGGER_RTT_WriteNoLock>
    54c8:	4607      	mov	r7, r0
	return z_impl_k_mutex_unlock(mutex);
    54ca:	4640      	mov	r0, r8
    54cc:	f004 f8ee 	bl	96ac <z_impl_k_mutex_unlock>
		if (cnt) {
    54d0:	b12f      	cbz	r7, 54de <rtt_console_out+0x42>
			host_present = true;
    54d2:	2301      	movs	r3, #1
    54d4:	7033      	strb	r3, [r6, #0]
}
    54d6:	4620      	mov	r0, r4
    54d8:	b002      	add	sp, #8
    54da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else if (host_present) {
    54de:	7833      	ldrb	r3, [r6, #0]
    54e0:	2b00      	cmp	r3, #0
    54e2:	d0f8      	beq.n	54d6 <rtt_console_out+0x3a>
			if (max_cnt) {
    54e4:	3d01      	subs	r5, #1
    54e6:	d008      	beq.n	54fa <rtt_console_out+0x5e>
	if (!IS_ENABLED(CONFIG_MULTITHREADING) || k_is_in_isr()) {
    54e8:	f006 fcb2 	bl	be50 <k_is_in_isr>
    54ec:	2800      	cmp	r0, #0
    54ee:	d1de      	bne.n	54ae <rtt_console_out+0x12>
	return z_impl_k_sleep(timeout);
    54f0:	2100      	movs	r1, #0
    54f2:	2042      	movs	r0, #66	; 0x42
    54f4:	f004 fdde 	bl	a0b4 <z_impl_k_sleep>
    54f8:	e7d9      	b.n	54ae <rtt_console_out+0x12>
				host_present = false;
    54fa:	7035      	strb	r5, [r6, #0]
    54fc:	e7eb      	b.n	54d6 <rtt_console_out+0x3a>
    54fe:	bf00      	nop
    5500:	2000016c 	.word	0x2000016c
    5504:	20001b4a 	.word	0x20001b4a

00005508 <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    5508:	b530      	push	{r4, r5, lr}
	return port->config;
    550a:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    550c:	7b04      	ldrb	r4, [r0, #12]
    550e:	f001 051f 	and.w	r5, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    5512:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    5516:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    551a:	b085      	sub	sp, #20
    551c:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    5520:	d104      	bne.n	552c <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    5522:	4628      	mov	r0, r5
    5524:	f002 f9bc 	bl	78a0 <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    5528:	2000      	movs	r0, #0
    552a:	e02e      	b.n	558a <gpio_nrfx_pin_interrupt_configure+0x82>
	if (mode == GPIO_INT_MODE_LEVEL) {
    552c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    5530:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    5534:	d12b      	bne.n	558e <gpio_nrfx_pin_interrupt_configure+0x86>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    5536:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    553a:	bf0c      	ite	eq
    553c:	2304      	moveq	r3, #4
    553e:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    5540:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    5544:	6883      	ldr	r3, [r0, #8]
    5546:	fa23 f101 	lsr.w	r1, r3, r1
    554a:	07c9      	lsls	r1, r1, #31
    554c:	d42b      	bmi.n	55a6 <gpio_nrfx_pin_interrupt_configure+0x9e>
    554e:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    5552:	d128      	bne.n	55a6 <gpio_nrfx_pin_interrupt_configure+0x9e>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    5554:	f005 031f 	and.w	r3, r5, #31
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    5558:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    555c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    5560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    5564:	07db      	lsls	r3, r3, #31
    5566:	d41e      	bmi.n	55a6 <gpio_nrfx_pin_interrupt_configure+0x9e>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    5568:	f10d 0407 	add.w	r4, sp, #7
    556c:	4621      	mov	r1, r4
    556e:	4628      	mov	r0, r5
    5570:	f002 f8fe 	bl	7770 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    5574:	4b14      	ldr	r3, [pc, #80]	; (55c8 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    5576:	4298      	cmp	r0, r3
    5578:	d114      	bne.n	55a4 <gpio_nrfx_pin_interrupt_configure+0x9c>
			err = nrfx_gpiote_channel_alloc(&ch);
    557a:	4620      	mov	r0, r4
    557c:	f002 f946 	bl	780c <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    5580:	4b12      	ldr	r3, [pc, #72]	; (55cc <gpio_nrfx_pin_interrupt_configure+0xc4>)
    5582:	4298      	cmp	r0, r3
    5584:	d00e      	beq.n	55a4 <gpio_nrfx_pin_interrupt_configure+0x9c>
				return -ENOMEM;
    5586:	f06f 000b 	mvn.w	r0, #11
}
    558a:	b005      	add	sp, #20
    558c:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    558e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    5592:	d005      	beq.n	55a0 <gpio_nrfx_pin_interrupt_configure+0x98>
    5594:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    5598:	bf0c      	ite	eq
    559a:	2302      	moveq	r3, #2
    559c:	2301      	movne	r3, #1
    559e:	e7cf      	b.n	5540 <gpio_nrfx_pin_interrupt_configure+0x38>
    55a0:	2303      	movs	r3, #3
    55a2:	e7cd      	b.n	5540 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    55a4:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    55a6:	2300      	movs	r3, #0
    55a8:	4619      	mov	r1, r3
    55aa:	aa02      	add	r2, sp, #8
    55ac:	4628      	mov	r0, r5
    55ae:	f001 ffb7 	bl	7520 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    55b2:	4b06      	ldr	r3, [pc, #24]	; (55cc <gpio_nrfx_pin_interrupt_configure+0xc4>)
    55b4:	4298      	cmp	r0, r3
    55b6:	d104      	bne.n	55c2 <gpio_nrfx_pin_interrupt_configure+0xba>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    55b8:	2101      	movs	r1, #1
    55ba:	4628      	mov	r0, r5
    55bc:	f002 f92c 	bl	7818 <nrfx_gpiote_trigger_enable>
    55c0:	e7b2      	b.n	5528 <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    55c2:	f06f 0004 	mvn.w	r0, #4
    55c6:	e7e0      	b.n	558a <gpio_nrfx_pin_interrupt_configure+0x82>
    55c8:	0bad0004 	.word	0x0bad0004
    55cc:	0bad0000 	.word	0x0bad0000

000055d0 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    55d0:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    55d2:	f002 f90b 	bl	77ec <nrfx_gpiote_is_init>
    55d6:	4604      	mov	r4, r0
    55d8:	b968      	cbnz	r0, 55f6 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    55da:	f002 f8df 	bl	779c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    55de:	4b08      	ldr	r3, [pc, #32]	; (5600 <gpio_nrfx_init+0x30>)
    55e0:	4298      	cmp	r0, r3
    55e2:	d10a      	bne.n	55fa <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    55e4:	4807      	ldr	r0, [pc, #28]	; (5604 <gpio_nrfx_init+0x34>)
    55e6:	4621      	mov	r1, r4
    55e8:	f002 f8bc 	bl	7764 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    55ec:	4622      	mov	r2, r4
    55ee:	2105      	movs	r1, #5
    55f0:	2006      	movs	r0, #6
    55f2:	f7fd febd 	bl	3370 <z_arm_irq_priority_set>
		return 0;
    55f6:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    55f8:	bd10      	pop	{r4, pc}
		return -EIO;
    55fa:	f06f 0004 	mvn.w	r0, #4
    55fe:	e7fb      	b.n	55f8 <gpio_nrfx_init+0x28>
    5600:	0bad0000 	.word	0x0bad0000
    5604:	00005609 	.word	0x00005609

00005608 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    5608:	0943      	lsrs	r3, r0, #5
{
    560a:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    560c:	d110      	bne.n	5630 <nrfx_gpio_handler+0x28>
	return list->head;
    560e:	4b09      	ldr	r3, [pc, #36]	; (5634 <nrfx_gpio_handler+0x2c>)
    5610:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5612:	b169      	cbz	r1, 5630 <nrfx_gpio_handler+0x28>
	gpio_fire_callbacks(list, port, BIT(pin));
    5614:	2501      	movs	r5, #1
	return node->next;
    5616:	680c      	ldr	r4, [r1, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    5618:	4e07      	ldr	r6, [pc, #28]	; (5638 <nrfx_gpio_handler+0x30>)
    561a:	4085      	lsls	r5, r0
		if (cb->pin_mask & pins) {
    561c:	688a      	ldr	r2, [r1, #8]
    561e:	402a      	ands	r2, r5
    5620:	d002      	beq.n	5628 <nrfx_gpio_handler+0x20>
			cb->handler(port, cb, cb->pin_mask & pins);
    5622:	684b      	ldr	r3, [r1, #4]
    5624:	4630      	mov	r0, r6
    5626:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5628:	b114      	cbz	r4, 5630 <nrfx_gpio_handler+0x28>
    562a:	4621      	mov	r1, r4
    562c:	6824      	ldr	r4, [r4, #0]
    562e:	e7f5      	b.n	561c <nrfx_gpio_handler+0x14>
}
    5630:	bd70      	pop	{r4, r5, r6, pc}
    5632:	bf00      	nop
    5634:	20001760 	.word	0x20001760
    5638:	0000c544 	.word	0x0000c544

0000563c <gpio_nrfx_pin_configure>:
{
    563c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    5640:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    5642:	7b3b      	ldrb	r3, [r7, #12]
    5644:	f001 051f 	and.w	r5, r1, #31
{
    5648:	b085      	sub	sp, #20
    564a:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    564c:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    5650:	4614      	mov	r4, r2
    5652:	b9ca      	cbnz	r2, 5688 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    5654:	a902      	add	r1, sp, #8
    5656:	4628      	mov	r0, r5
    5658:	f002 f88a 	bl	7770 <nrfx_gpiote_channel_get>
    565c:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    565e:	4628      	mov	r0, r5
    5660:	f002 f946 	bl	78f0 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    5664:	4b4a      	ldr	r3, [pc, #296]	; (5790 <gpio_nrfx_pin_configure+0x154>)
    5666:	4298      	cmp	r0, r3
    5668:	d004      	beq.n	5674 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    566a:	f06f 0004 	mvn.w	r0, #4
}
    566e:	b005      	add	sp, #20
    5670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    5674:	4284      	cmp	r4, r0
    5676:	d105      	bne.n	5684 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    5678:	f89d 0008 	ldrb.w	r0, [sp, #8]
    567c:	f002 f8c0 	bl	7800 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    5680:	42a0      	cmp	r0, r4
    5682:	d1f2      	bne.n	566a <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    5684:	2000      	movs	r0, #0
    5686:	e7f2      	b.n	566e <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    5688:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    568c:	f10d 0103 	add.w	r1, sp, #3
    5690:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    5692:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    5696:	f002 f86b 	bl	7770 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    569a:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    569c:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    569e:	aa02      	add	r2, sp, #8
    56a0:	4649      	mov	r1, r9
    56a2:	4628      	mov	r0, r5
    56a4:	f001 ff3c 	bl	7520 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    56a8:	4b39      	ldr	r3, [pc, #228]	; (5790 <gpio_nrfx_pin_configure+0x154>)
    56aa:	4298      	cmp	r0, r3
    56ac:	d002      	beq.n	56b4 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    56ae:	f06f 0015 	mvn.w	r0, #21
    56b2:	e7dc      	b.n	566e <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    56b4:	4580      	cmp	r8, r0
    56b6:	d103      	bne.n	56c0 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    56b8:	f89d 0003 	ldrb.w	r0, [sp, #3]
    56bc:	f002 f8a0 	bl	7800 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    56c0:	03a3      	lsls	r3, r4, #14
    56c2:	d551      	bpl.n	5768 <gpio_nrfx_pin_configure+0x12c>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    56c4:	f240 6306 	movw	r3, #1542	; 0x606
    56c8:	4023      	ands	r3, r4
    56ca:	f240 2206 	movw	r2, #518	; 0x206
    56ce:	4293      	cmp	r3, r2
    56d0:	d03b      	beq.n	574a <gpio_nrfx_pin_configure+0x10e>
    56d2:	d80c      	bhi.n	56ee <gpio_nrfx_pin_configure+0xb2>
    56d4:	2b06      	cmp	r3, #6
    56d6:	d015      	beq.n	5704 <gpio_nrfx_pin_configure+0xc8>
    56d8:	d804      	bhi.n	56e4 <gpio_nrfx_pin_configure+0xa8>
    56da:	b19b      	cbz	r3, 5704 <gpio_nrfx_pin_configure+0xc8>
    56dc:	2b02      	cmp	r3, #2
    56de:	d1e6      	bne.n	56ae <gpio_nrfx_pin_configure+0x72>
    56e0:	2304      	movs	r3, #4
    56e2:	e00f      	b.n	5704 <gpio_nrfx_pin_configure+0xc8>
    56e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    56e8:	d1e1      	bne.n	56ae <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    56ea:	2301      	movs	r3, #1
    56ec:	e00a      	b.n	5704 <gpio_nrfx_pin_configure+0xc8>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    56ee:	f240 4202 	movw	r2, #1026	; 0x402
    56f2:	4293      	cmp	r3, r2
    56f4:	d02b      	beq.n	574e <gpio_nrfx_pin_configure+0x112>
    56f6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
    56fa:	d02a      	beq.n	5752 <gpio_nrfx_pin_configure+0x116>
    56fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    5700:	d1d5      	bne.n	56ae <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    5702:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    5704:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    5708:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    570c:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    5710:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    5712:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    5716:	bf54      	ite	pl
    5718:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    571c:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    571e:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    5720:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    5724:	d517      	bpl.n	5756 <gpio_nrfx_pin_configure+0x11a>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    5726:	687b      	ldr	r3, [r7, #4]
    5728:	2101      	movs	r1, #1
    572a:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    572e:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    5732:	2200      	movs	r2, #0
    5734:	a901      	add	r1, sp, #4
    5736:	4628      	mov	r0, r5
    5738:	f001 ff9c 	bl	7674 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    573c:	4b14      	ldr	r3, [pc, #80]	; (5790 <gpio_nrfx_pin_configure+0x154>)
    573e:	4298      	cmp	r0, r3
    5740:	bf14      	ite	ne
    5742:	f06f 0015 	mvnne.w	r0, #21
    5746:	2000      	moveq	r0, #0
    5748:	e791      	b.n	566e <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    574a:	2307      	movs	r3, #7
    574c:	e7da      	b.n	5704 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_D0H1;
    574e:	2305      	movs	r3, #5
    5750:	e7d8      	b.n	5704 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_H0H1;
    5752:	2303      	movs	r3, #3
    5754:	e7d6      	b.n	5704 <gpio_nrfx_pin_configure+0xc8>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    5756:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    5758:	bf41      	itttt	mi
    575a:	687b      	ldrmi	r3, [r7, #4]
    575c:	2101      	movmi	r1, #1
    575e:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    5762:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    5766:	e7e4      	b.n	5732 <gpio_nrfx_pin_configure+0xf6>
	if (flags & GPIO_PULL_UP) {
    5768:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    576a:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    576e:	bf54      	ite	pl
    5770:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    5774:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    5776:	461a      	mov	r2, r3
    5778:	a901      	add	r1, sp, #4
    577a:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    577c:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    5780:	f001 fece 	bl	7520 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    5784:	4b02      	ldr	r3, [pc, #8]	; (5790 <gpio_nrfx_pin_configure+0x154>)
    5786:	4298      	cmp	r0, r3
    5788:	f43f af7c 	beq.w	5684 <gpio_nrfx_pin_configure+0x48>
    578c:	e78f      	b.n	56ae <gpio_nrfx_pin_configure+0x72>
    578e:	bf00      	nop
    5790:	0bad0000 	.word	0x0bad0000

00005794 <qdec_nrfx_channel_get>:
	const int32_t steps = DT_INST_PROP(0, steps);

	ARG_UNUSED(dev);
	LOG_DBG("");

	if (chan != SENSOR_CHAN_ROTATION) {
    5794:	2922      	cmp	r1, #34	; 0x22
{
    5796:	b510      	push	{r4, lr}
	if (chan != SENSOR_CHAN_ROTATION) {
    5798:	d115      	bne.n	57c6 <qdec_nrfx_channel_get+0x32>
	__asm__ volatile(
    579a:	f04f 0320 	mov.w	r3, #32
    579e:	f3ef 8011 	mrs	r0, BASEPRI
    57a2:	f383 8812 	msr	BASEPRI_MAX, r3
    57a6:	f3bf 8f6f 	isb	sy
		return -ENOTSUP;
	}

	key = irq_lock();
	acc = data->acc;
    57aa:	4908      	ldr	r1, [pc, #32]	; (57cc <qdec_nrfx_channel_get+0x38>)
	data->acc = 0;
    57ac:	2400      	movs	r4, #0
	acc = data->acc;
    57ae:	680b      	ldr	r3, [r1, #0]
	data->acc = 0;
    57b0:	600c      	str	r4, [r1, #0]
	__asm__ volatile(
    57b2:	f380 8811 	msr	BASEPRI, r0
    57b6:	f3bf 8f6f 	isb	sy
	irq_unlock(key);

	BUILD_ASSERT(steps > 0, "only positive number valid");
	BUILD_ASSERT(steps <= 2048, "overflow possible");

	val->val1 = (acc * FULL_ANGLE) / steps;
    57ba:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
    57be:	6013      	str	r3, [r2, #0]
	val->val2 = (acc * FULL_ANGLE) - (val->val1 * steps);
    57c0:	4620      	mov	r0, r4
    57c2:	6054      	str	r4, [r2, #4]
		val->val2 *= 1000000;
		val->val2 /= steps;
	}

	return 0;
}
    57c4:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
    57c6:	f06f 0085 	mvn.w	r0, #133	; 0x85
    57ca:	e7fb      	b.n	57c4 <qdec_nrfx_channel_get+0x30>
    57cc:	2000176c 	.word	0x2000176c

000057d0 <qdec_nrfx_trigger_set>:
	unsigned int key;

	ARG_UNUSED(dev);
	LOG_DBG("");

	if (trig->type != SENSOR_TRIG_DATA_READY) {
    57d0:	880b      	ldrh	r3, [r1, #0]
    57d2:	2b01      	cmp	r3, #1
    57d4:	d114      	bne.n	5800 <qdec_nrfx_trigger_set+0x30>
		return -ENOTSUP;
	}

	if ((trig->chan != SENSOR_CHAN_ALL) &&
    57d6:	884b      	ldrh	r3, [r1, #2]
    57d8:	2b39      	cmp	r3, #57	; 0x39
    57da:	d001      	beq.n	57e0 <qdec_nrfx_trigger_set+0x10>
    57dc:	2b22      	cmp	r3, #34	; 0x22
    57de:	d10f      	bne.n	5800 <qdec_nrfx_trigger_set+0x30>
	__asm__ volatile(
    57e0:	f04f 0120 	mov.w	r1, #32
    57e4:	f3ef 8311 	mrs	r3, BASEPRI
    57e8:	f381 8812 	msr	BASEPRI_MAX, r1
    57ec:	f3bf 8f6f 	isb	sy
	    (trig->chan != SENSOR_CHAN_ROTATION)) {
		return -ENOTSUP;
	}

	key = irq_lock();
	data->data_ready_handler = handler;
    57f0:	4905      	ldr	r1, [pc, #20]	; (5808 <qdec_nrfx_trigger_set+0x38>)
    57f2:	604a      	str	r2, [r1, #4]
	__asm__ volatile(
    57f4:	f383 8811 	msr	BASEPRI, r3
    57f8:	f3bf 8f6f 	isb	sy
	irq_unlock(key);

	return 0;
    57fc:	2000      	movs	r0, #0
    57fe:	4770      	bx	lr
		return -ENOTSUP;
    5800:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    5804:	4770      	bx	lr
    5806:	bf00      	nop
    5808:	2000176c 	.word	0x2000176c

0000580c <accumulate.constprop.0>:
static void accumulate(struct qdec_nrfx_data *data, int16_t acc)
    580c:	b510      	push	{r4, lr}
	__asm__ volatile(
    580e:	f04f 0320 	mov.w	r3, #32
    5812:	f3ef 8111 	mrs	r1, BASEPRI
    5816:	f383 8812 	msr	BASEPRI_MAX, r3
    581a:	f3bf 8f6f 	isb	sy
	bool overflow = ((acc > 0) && (ACC_MAX - acc < data->acc)) ||
    581e:	2800      	cmp	r0, #0
    5820:	4b0b      	ldr	r3, [pc, #44]	; (5850 <accumulate.constprop.0+0x44>)
    5822:	dd0a      	ble.n	583a <accumulate.constprop.0+0x2e>
    5824:	681c      	ldr	r4, [r3, #0]
    5826:	f5c0 02b6 	rsb	r2, r0, #5963776	; 0x5b0000
    582a:	f502 62b6 	add.w	r2, r2, #1456	; 0x5b0
    582e:	42a2      	cmp	r2, r4
    5830:	db09      	blt.n	5846 <accumulate.constprop.0+0x3a>
		data->acc += acc;
    5832:	681a      	ldr	r2, [r3, #0]
    5834:	4410      	add	r0, r2
    5836:	6018      	str	r0, [r3, #0]
    5838:	e005      	b.n	5846 <accumulate.constprop.0+0x3a>
	bool overflow = ((acc > 0) && (ACC_MAX - acc < data->acc)) ||
    583a:	d0fa      	beq.n	5832 <accumulate.constprop.0+0x26>
			((acc < 0) && (ACC_MIN - acc > data->acc));
    583c:	4a05      	ldr	r2, [pc, #20]	; (5854 <accumulate.constprop.0+0x48>)
    583e:	681c      	ldr	r4, [r3, #0]
    5840:	1a12      	subs	r2, r2, r0
    5842:	42a2      	cmp	r2, r4
    5844:	ddf5      	ble.n	5832 <accumulate.constprop.0+0x26>
	__asm__ volatile(
    5846:	f381 8811 	msr	BASEPRI, r1
    584a:	f3bf 8f6f 	isb	sy
}
    584e:	bd10      	pop	{r4, pc}
    5850:	2000176c 	.word	0x2000176c
    5854:	ffa4fa50 	.word	0xffa4fa50

00005858 <qdec_nrfx_event_handler>:

static void qdec_nrfx_event_handler(nrfx_qdec_event_t event)
{
    5858:	b590      	push	{r4, r7, lr}
    585a:	b085      	sub	sp, #20
    585c:	af00      	add	r7, sp, #0
    585e:	e9c7 0100 	strd	r0, r1, [r7]
    5862:	883b      	ldrh	r3, [r7, #0]
	sensor_trigger_handler_t handler;
	unsigned int key;

	switch (event.type) {
    5864:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    5868:	d11d      	bne.n	58a6 <qdec_nrfx_event_handler+0x4e>
	case NRF_QDEC_EVENT_REPORTRDY:
		accumulate(&qdec_nrfx_data, event.data.report.acc);
    586a:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
    586e:	f7ff ffcd 	bl	580c <accumulate.constprop.0>
	__asm__ volatile(
    5872:	f04f 0320 	mov.w	r3, #32
    5876:	f3ef 8211 	mrs	r2, BASEPRI
    587a:	f383 8812 	msr	BASEPRI_MAX, r3
    587e:	f3bf 8f6f 	isb	sy

		key = irq_lock();
		handler = qdec_nrfx_data.data_ready_handler;
    5882:	4b11      	ldr	r3, [pc, #68]	; (58c8 <qdec_nrfx_event_handler+0x70>)
    5884:	685b      	ldr	r3, [r3, #4]
	__asm__ volatile(
    5886:	f382 8811 	msr	BASEPRI, r2
    588a:	f3bf 8f6f 	isb	sy
		irq_unlock(key);

		if (handler) {
    588e:	b13b      	cbz	r3, 58a0 <qdec_nrfx_event_handler+0x48>
			struct sensor_trigger trig = {
    5890:	2201      	movs	r2, #1
    5892:	81ba      	strh	r2, [r7, #12]
    5894:	2222      	movs	r2, #34	; 0x22
				.type = SENSOR_TRIG_DATA_READY,
				.chan = SENSOR_CHAN_ROTATION,
			};

			handler(DEVICE_DT_INST_GET(0), &trig);
    5896:	480d      	ldr	r0, [pc, #52]	; (58cc <qdec_nrfx_event_handler+0x74>)
			struct sensor_trigger trig = {
    5898:	81fa      	strh	r2, [r7, #14]
			handler(DEVICE_DT_INST_GET(0), &trig);
    589a:	f107 010c 	add.w	r1, r7, #12
    589e:	4798      	blx	r3

	default:
		LOG_ERR("unhandled event (0x%x)", event.type);
		break;
	}
}
    58a0:	3714      	adds	r7, #20
    58a2:	46bd      	mov	sp, r7
    58a4:	bd90      	pop	{r4, r7, pc}
		LOG_ERR("unhandled event (0x%x)", event.type);
    58a6:	490a      	ldr	r1, [pc, #40]	; (58d0 <qdec_nrfx_event_handler+0x78>)
    58a8:	466c      	mov	r4, sp
    58aa:	b088      	sub	sp, #32
    58ac:	466a      	mov	r2, sp
	switch (event.type) {
    58ae:	e9c2 1305 	strd	r1, r3, [r2, #20]
		LOG_ERR("unhandled event (0x%x)", event.type);
    58b2:	2303      	movs	r3, #3
    58b4:	f842 3f10 	str.w	r3, [r2, #16]!
    58b8:	4806      	ldr	r0, [pc, #24]	; (58d4 <qdec_nrfx_event_handler+0x7c>)
    58ba:	2300      	movs	r3, #0
    58bc:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    58c0:	f005 fd40 	bl	b344 <z_impl_z_log_msg2_static_create>
    58c4:	46a5      	mov	sp, r4
}
    58c6:	e7eb      	b.n	58a0 <qdec_nrfx_event_handler+0x48>
    58c8:	2000176c 	.word	0x2000176c
    58cc:	0000c58c 	.word	0x0000c58c
    58d0:	0000d671 	.word	0x0000d671
    58d4:	0000c784 	.word	0x0000c784

000058d8 <qdec_nrfx_init.part.0>:
#endif
}

NRF_DT_CHECK_PIN_ASSIGNMENTS(DT_DRV_INST(0), 1, a_pin, b_pin, led_pin);

static int qdec_nrfx_init(const struct device *dev)
    58d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	if (ret < 0) {
		return ret;
	}
#endif

	nerr = nrfx_qdec_init(&config, qdec_nrfx_event_handler);
    58da:	491a      	ldr	r1, [pc, #104]	; (5944 <qdec_nrfx_init.part.0+0x6c>)
    58dc:	481a      	ldr	r0, [pc, #104]	; (5948 <qdec_nrfx_init.part.0+0x70>)
    58de:	f002 f9af 	bl	7c40 <nrfx_qdec_init>
	if (nerr == NRFX_ERROR_INVALID_STATE) {
    58e2:	4b1a      	ldr	r3, [pc, #104]	; (594c <qdec_nrfx_init.part.0+0x74>)
    58e4:	4298      	cmp	r0, r3
    58e6:	d10f      	bne.n	5908 <qdec_nrfx_init.part.0+0x30>
		LOG_ERR("qdec already in use");
    58e8:	4b19      	ldr	r3, [pc, #100]	; (5950 <qdec_nrfx_init.part.0+0x78>)
    58ea:	9305      	str	r3, [sp, #20]
    58ec:	2302      	movs	r3, #2
    58ee:	9304      	str	r3, [sp, #16]
    58f0:	4818      	ldr	r0, [pc, #96]	; (5954 <qdec_nrfx_init.part.0+0x7c>)
    58f2:	2300      	movs	r3, #0
    58f4:	aa04      	add	r2, sp, #16
    58f6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    58fa:	f005 fd23 	bl	b344 <z_impl_z_log_msg2_static_create>
		return -EBUSY;
    58fe:	f06f 000f 	mvn.w	r0, #15

	qdec_nrfx_gpio_ctrl(true);
	nrfx_qdec_enable();

	return 0;
}
    5902:	b007      	add	sp, #28
    5904:	f85d fb04 	ldr.w	pc, [sp], #4
	} else if (nerr != NRFX_SUCCESS) {
    5908:	4b13      	ldr	r3, [pc, #76]	; (5958 <qdec_nrfx_init.part.0+0x80>)
    590a:	4298      	cmp	r0, r3
    590c:	d00d      	beq.n	592a <qdec_nrfx_init.part.0+0x52>
		LOG_ERR("failed to initialize qdec");
    590e:	4b13      	ldr	r3, [pc, #76]	; (595c <qdec_nrfx_init.part.0+0x84>)
    5910:	9305      	str	r3, [sp, #20]
    5912:	2302      	movs	r3, #2
    5914:	9304      	str	r3, [sp, #16]
    5916:	480f      	ldr	r0, [pc, #60]	; (5954 <qdec_nrfx_init.part.0+0x7c>)
    5918:	2300      	movs	r3, #0
    591a:	aa04      	add	r2, sp, #16
    591c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5920:	f005 fd10 	bl	b344 <z_impl_z_log_msg2_static_create>
		return -EFAULT;
    5924:	f06f 000d 	mvn.w	r0, #13
    5928:	e7eb      	b.n	5902 <qdec_nrfx_init.part.0+0x2a>
    p_reg->OUTCLR = clr_mask;
    592a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    592e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5932:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
    reg->PIN_CNF[pin_number] = cnf;
    5936:	2203      	movs	r2, #3
    5938:	f8c3 2778 	str.w	r2, [r3, #1912]	; 0x778
	nrfx_qdec_enable();
    593c:	f002 f9ec 	bl	7d18 <nrfx_qdec_enable>
	return 0;
    5940:	2000      	movs	r0, #0
    5942:	e7de      	b.n	5902 <qdec_nrfx_init.part.0+0x2a>
    5944:	00005859 	.word	0x00005859
    5948:	0000c960 	.word	0x0000c960
    594c:	0bad0005 	.word	0x0bad0005
    5950:	0000d688 	.word	0x0000d688
    5954:	0000c784 	.word	0x0000c784
    5958:	0bad0000 	.word	0x0bad0000
    595c:	0000d69c 	.word	0x0000d69c

00005960 <qdec_nrfx_init>:
{
    5960:	b507      	push	{r0, r1, r2, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    5962:	2200      	movs	r2, #0
    5964:	2101      	movs	r1, #1
    5966:	2012      	movs	r0, #18
    5968:	f7fd fd02 	bl	3370 <z_arm_irq_priority_set>
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    596c:	480b      	ldr	r0, [pc, #44]	; (599c <qdec_nrfx_init+0x3c>)
    596e:	aa01      	add	r2, sp, #4
    5970:	2100      	movs	r1, #0
    5972:	f005 ffa1 	bl	b8b8 <pinctrl_lookup_state>
	if (ret < 0) {
    5976:	2800      	cmp	r0, #0
    5978:	db0c      	blt.n	5994 <qdec_nrfx_init+0x34>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    597a:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    597c:	4a08      	ldr	r2, [pc, #32]	; (59a0 <qdec_nrfx_init+0x40>)
    597e:	7919      	ldrb	r1, [r3, #4]
    5980:	6818      	ldr	r0, [r3, #0]
    5982:	f005 ffce 	bl	b922 <pinctrl_configure_pins>
	if (ret < 0) {
    5986:	2800      	cmp	r0, #0
    5988:	db04      	blt.n	5994 <qdec_nrfx_init+0x34>
}
    598a:	b003      	add	sp, #12
    598c:	f85d eb04 	ldr.w	lr, [sp], #4
    5990:	f7ff bfa2 	b.w	58d8 <qdec_nrfx_init.part.0>
    5994:	b003      	add	sp, #12
    5996:	f85d fb04 	ldr.w	pc, [sp], #4
    599a:	bf00      	nop
    599c:	0000c944 	.word	0x0000c944
    59a0:	40012000 	.word	0x40012000

000059a4 <hfclk_on_callback>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)task);
}

NRF_STATIC_INLINE void nrf_temp_task_trigger(NRF_TEMP_Type * p_reg, nrf_temp_task_t task)
{
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    59a4:	4b01      	ldr	r3, [pc, #4]	; (59ac <hfclk_on_callback+0x8>)
    59a6:	2201      	movs	r2, #1
    59a8:	601a      	str	r2, [r3, #0]
			      struct onoff_client *cli,
			      uint32_t state,
			      int res)
{
	nrf_temp_task_trigger(NRF_TEMP, NRF_TEMP_TASK_START);
}
    59aa:	4770      	bx	lr
    59ac:	4000c000 	.word	0x4000c000

000059b0 <temp_nrf5_channel_get>:
{
	struct temp_nrf5_data *data = dev->data;
	int32_t uval;


	if (chan != SENSOR_CHAN_DIE_TEMP) {
    59b0:	290c      	cmp	r1, #12
	struct temp_nrf5_data *data = dev->data;
    59b2:	6903      	ldr	r3, [r0, #16]
	if (chan != SENSOR_CHAN_DIE_TEMP) {
    59b4:	d10b      	bne.n	59ce <temp_nrf5_channel_get+0x1e>
		return -ENOTSUP;
	}

	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    59b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    59b8:	4906      	ldr	r1, [pc, #24]	; (59d4 <temp_nrf5_channel_get+0x24>)
	val->val1 = uval / 1000000;
    59ba:	4807      	ldr	r0, [pc, #28]	; (59d8 <temp_nrf5_channel_get+0x28>)
	uval = data->sample * TEMP_NRF5_TEMP_SCALE;
    59bc:	434b      	muls	r3, r1
	val->val1 = uval / 1000000;
    59be:	fb93 f1f0 	sdiv	r1, r3, r0
	val->val2 = uval % 1000000;
    59c2:	fb00 3311 	mls	r3, r0, r1, r3
	val->val1 = uval / 1000000;
    59c6:	6011      	str	r1, [r2, #0]
	val->val2 = uval % 1000000;
    59c8:	6053      	str	r3, [r2, #4]

	LOG_DBG("Temperature:%d,%d", val->val1, val->val2);

	return 0;
    59ca:	2000      	movs	r0, #0
    59cc:	4770      	bx	lr
		return -ENOTSUP;
    59ce:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    59d2:	4770      	bx	lr
    59d4:	0003d090 	.word	0x0003d090
    59d8:	000f4240 	.word	0x000f4240

000059dc <temp_nrf5_isr>:
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_temp_event_clear(NRF_TEMP_Type * p_reg, nrf_temp_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    59dc:	4b04      	ldr	r3, [pc, #16]	; (59f0 <temp_nrf5_isr+0x14>)

static void temp_nrf5_isr(void *arg)
{
	const struct device *dev = (const struct device *)arg;
	struct temp_nrf5_data *data = dev->data;
    59de:	6900      	ldr	r0, [r0, #16]
    59e0:	2200      	movs	r2, #0
    59e2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    59e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
	z_impl_k_sem_give(sem);
    59ea:	f003 bed5 	b.w	9798 <z_impl_k_sem_give>
    59ee:	bf00      	nop
    59f0:	4000c000 	.word	0x4000c000

000059f4 <temp_nrf5_sample_fetch>:
{
    59f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct temp_nrf5_data *data = dev->data;
    59f6:	6905      	ldr	r5, [r0, #16]
	if (data->clk_mgr == NULL) {
    59f8:	6aab      	ldr	r3, [r5, #40]	; 0x28
    59fa:	b363      	cbz	r3, 5a56 <temp_nrf5_sample_fetch+0x62>
	if (chan != SENSOR_CHAN_ALL && chan != SENSOR_CHAN_DIE_TEMP) {
    59fc:	2939      	cmp	r1, #57	; 0x39
    59fe:	d001      	beq.n	5a04 <temp_nrf5_sample_fetch+0x10>
    5a00:	290c      	cmp	r1, #12
    5a02:	d12b      	bne.n	5a5c <temp_nrf5_sample_fetch+0x68>
	k_mutex_lock(&data->mutex, K_FOREVER);
    5a04:	f105 0610 	add.w	r6, r5, #16
	return z_impl_k_mutex_lock(mutex, timeout);
    5a08:	f04f 32ff 	mov.w	r2, #4294967295
    5a0c:	f04f 33ff 	mov.w	r3, #4294967295
    5a10:	4630      	mov	r0, r6
    5a12:	f003 fdd3 	bl	95bc <z_impl_k_mutex_lock>
    5a16:	4b13      	ldr	r3, [pc, #76]	; (5a64 <temp_nrf5_sample_fetch+0x70>)
    5a18:	9301      	str	r3, [sp, #4]
	r = onoff_request(data->clk_mgr, &cli);
    5a1a:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    5a1c:	2303      	movs	r3, #3
    5a1e:	2400      	movs	r4, #0
    5a20:	4669      	mov	r1, sp
    5a22:	9403      	str	r4, [sp, #12]
    5a24:	9302      	str	r3, [sp, #8]
    5a26:	f004 ff56 	bl	a8d6 <onoff_request>
	return z_impl_k_sem_take(sem, timeout);
    5a2a:	f04f 32ff 	mov.w	r2, #4294967295
    5a2e:	f04f 33ff 	mov.w	r3, #4294967295
    5a32:	4628      	mov	r0, r5
    5a34:	f003 fed0 	bl	97d8 <z_impl_k_sem_take>
	r = onoff_release(data->clk_mgr);
    5a38:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    5a3a:	f004 ff95 	bl	a968 <onoff_release>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
}

NRF_STATIC_INLINE int32_t nrf_temp_result_get(NRF_TEMP_Type const * p_reg)
{
    int32_t raw_measurement = p_reg->TEMP;
    5a3e:	4b0a      	ldr	r3, [pc, #40]	; (5a68 <temp_nrf5_sample_fetch+0x74>)
    5a40:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
	data->sample = nrf_temp_result_get(NRF_TEMP);
    5a44:	626a      	str	r2, [r5, #36]	; 0x24
    *(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task) = 1;
    5a46:	2201      	movs	r2, #1
    5a48:	605a      	str	r2, [r3, #4]
	return z_impl_k_mutex_unlock(mutex);
    5a4a:	4630      	mov	r0, r6
    5a4c:	f003 fe2e 	bl	96ac <z_impl_k_mutex_unlock>
	return 0;
    5a50:	4620      	mov	r0, r4
}
    5a52:	b004      	add	sp, #16
    5a54:	bd70      	pop	{r4, r5, r6, pc}
		return -EAGAIN;
    5a56:	f06f 000a 	mvn.w	r0, #10
    5a5a:	e7fa      	b.n	5a52 <temp_nrf5_sample_fetch+0x5e>
		return -ENOTSUP;
    5a5c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    5a60:	e7f7      	b.n	5a52 <temp_nrf5_sample_fetch+0x5e>
    5a62:	bf00      	nop
    5a64:	000059a5 	.word	0x000059a5
    5a68:	4000c000 	.word	0x4000c000

00005a6c <temp_nrf5_init>:
	.sample_fetch = temp_nrf5_sample_fetch,
	.channel_get = temp_nrf5_channel_get,
};

static int temp_nrf5_init(const struct device *dev)
{
    5a6c:	b510      	push	{r4, lr}
	struct temp_nrf5_data *data = dev->data;
    5a6e:	6904      	ldr	r4, [r0, #16]

	LOG_DBG("");

	/* A null clk_mgr indicates sensor has not been initialized */
	data->clk_mgr =
		z_nrf_clock_control_get_onoff(CLOCK_CONTROL_NRF_SUBSYS_HF);
    5a70:	2000      	movs	r0, #0
    5a72:	f7ff fbbd 	bl	51f0 <z_nrf_clock_control_get_onoff>
	data->clk_mgr =
    5a76:	62a0      	str	r0, [r4, #40]	; 0x28
	return z_impl_k_sem_init(sem, initial_count, limit);
    5a78:	f04f 32ff 	mov.w	r2, #4294967295
    5a7c:	2100      	movs	r1, #0
    5a7e:	4620      	mov	r0, r4
    5a80:	f006 fa80 	bl	bf84 <z_impl_k_sem_init>
	return z_impl_k_mutex_init(mutex);
    5a84:	f104 0010 	add.w	r0, r4, #16
    5a88:	f006 f9fe 	bl	be88 <z_impl_k_mutex_init>
	__ASSERT_NO_MSG(data->clk_mgr);

	k_sem_init(&data->device_sync_sem, 0, K_SEM_MAX_LIMIT);
	k_mutex_init(&data->mutex);

	IRQ_CONNECT(
    5a8c:	2200      	movs	r2, #0
    5a8e:	2101      	movs	r1, #1
    5a90:	200c      	movs	r0, #12
    5a92:	f7fd fc6d 	bl	3370 <z_arm_irq_priority_set>
		DT_INST_IRQN(0),
		DT_INST_IRQ(0, priority),
		temp_nrf5_isr,
		DEVICE_DT_INST_GET(0),
		0);
	irq_enable(DT_INST_IRQN(0));
    5a96:	200c      	movs	r0, #12
    5a98:	f7fd fc38 	bl	330c <arch_irq_enable>
    p_reg->INTENSET = mask;
    5a9c:	4b02      	ldr	r3, [pc, #8]	; (5aa8 <temp_nrf5_init+0x3c>)
    5a9e:	2201      	movs	r2, #1
    5aa0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

	nrf_temp_int_enable(NRF_TEMP, NRF_TEMP_INT_DATARDY_MASK);

	return 0;
}
    5aa4:	2000      	movs	r0, #0
    5aa6:	bd10      	pop	{r4, pc}
    5aa8:	4000c000 	.word	0x4000c000

00005aac <spi_0_init>:
		      &spi_##idx##z_config,				       \
		      POST_KERNEL, CONFIG_SPI_INIT_PRIORITY,		       \
		      &spi_nrfx_driver_api)

#ifdef CONFIG_SPI_0_NRF_SPIM
SPI_NRFX_SPIM_DEVICE(0);
    5aac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5ab0:	b083      	sub	sp, #12
    5ab2:	4604      	mov	r4, r0
    5ab4:	af00      	add	r7, sp, #0
    5ab6:	6905      	ldr	r5, [r0, #16]
    5ab8:	2200      	movs	r2, #0
    5aba:	2101      	movs	r1, #1
    5abc:	2003      	movs	r0, #3
    5abe:	f7fd fc57 	bl	3370 <z_arm_irq_priority_set>
    5ac2:	6863      	ldr	r3, [r4, #4]
    5ac4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	ret = pinctrl_lookup_state(config, id, &state);
    5ac6:	1d3a      	adds	r2, r7, #4
    5ac8:	2100      	movs	r1, #0
    5aca:	4620      	mov	r0, r4
    5acc:	f005 fef4 	bl	b8b8 <pinctrl_lookup_state>
	if (ret < 0) {
    5ad0:	2800      	cmp	r0, #0
    5ad2:	db30      	blt.n	5b36 <spi_0_init+0x8a>
	return pinctrl_apply_state_direct(config, state);
    5ad4:	687b      	ldr	r3, [r7, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    5ad6:	6822      	ldr	r2, [r4, #0]
    5ad8:	7919      	ldrb	r1, [r3, #4]
    5ada:	6818      	ldr	r0, [r3, #0]
    5adc:	f005 ff21 	bl	b922 <pinctrl_configure_pins>
    5ae0:	2800      	cmp	r0, #0
    5ae2:	db28      	blt.n	5b36 <spi_0_init+0x8a>
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
    5ae4:	68ac      	ldr	r4, [r5, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5ae6:	2601      	movs	r6, #1
    5ae8:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
    5aec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    5af0:	429c      	cmp	r4, r3
    5af2:	d304      	bcc.n	5afe <spi_0_init+0x52>
    5af4:	4628      	mov	r0, r5
    5af6:	f005 fea4 	bl	b842 <spi_context_unlock_unconditionally>
    5afa:	2000      	movs	r0, #0
    5afc:	e01b      	b.n	5b36 <spi_0_init+0x8a>
		if (!device_is_ready(cs_gpio->port)) {
    5afe:	6820      	ldr	r0, [r4, #0]
    5b00:	f006 f96f 	bl	bde2 <z_device_is_ready>
    5b04:	b9d8      	cbnz	r0, 5b3e <spi_0_init+0x92>
			LOG_ERR("CS GPIO port %s pin %d is not ready",
    5b06:	6823      	ldr	r3, [r4, #0]
    5b08:	481e      	ldr	r0, [pc, #120]	; (5b84 <spi_0_init+0xd8>)
    5b0a:	6819      	ldr	r1, [r3, #0]
    5b0c:	7923      	ldrb	r3, [r4, #4]
    5b0e:	466c      	mov	r4, sp
    5b10:	b08a      	sub	sp, #40	; 0x28
    5b12:	466a      	mov	r2, sp
    5b14:	e9c2 0105 	strd	r0, r1, [r2, #20]
    5b18:	61d3      	str	r3, [r2, #28]
    5b1a:	2302      	movs	r3, #2
    5b1c:	f882 3020 	strb.w	r3, [r2, #32]
    5b20:	4b19      	ldr	r3, [pc, #100]	; (5b88 <spi_0_init+0xdc>)
    5b22:	481a      	ldr	r0, [pc, #104]	; (5b8c <spi_0_init+0xe0>)
    5b24:	f842 3f10 	str.w	r3, [r2, #16]!
    5b28:	f44f 5109 	mov.w	r1, #8768	; 0x2240
    5b2c:	f005 fe50 	bl	b7d0 <z_log_msg2_static_create.constprop.0>
				cs_gpio->port->name, cs_gpio->pin);
			return -ENODEV;
    5b30:	f06f 0012 	mvn.w	r0, #18
    5b34:	46a5      	mov	sp, r4
    5b36:	370c      	adds	r7, #12
    5b38:	46bd      	mov	sp, r7
    5b3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return gpio_pin_configure(spec->port,
    5b3e:	6820      	ldr	r0, [r4, #0]
    5b40:	7921      	ldrb	r1, [r4, #4]
				  spec->dt_flags | extra_flags);
    5b42:	88e3      	ldrh	r3, [r4, #6]
	struct gpio_driver_data *data =
    5b44:	f8d0 e010 	ldr.w	lr, [r0, #16]
	const struct gpio_driver_api *api =
    5b48:	f8d0 9008 	ldr.w	r9, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5b4c:	f8de c000 	ldr.w	ip, [lr]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    5b50:	07da      	lsls	r2, r3, #31
	return gpio_pin_configure(spec->port,
    5b52:	bf54      	ite	pl
    5b54:	f443 13b0 	orrpl.w	r3, r3, #1441792	; 0x160000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    5b58:	f483 13d0 	eormi.w	r3, r3, #1703936	; 0x1a0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    5b5c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5b60:	fa06 f801 	lsl.w	r8, r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    5b64:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5b66:	bf4c      	ite	mi
    5b68:	ea4c 0308 	orrmi.w	r3, ip, r8
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    5b6c:	ea2c 0308 	bicpl.w	r3, ip, r8
    5b70:	f8ce 3000 	str.w	r3, [lr]
	return api->pin_configure(port, pin, flags);
    5b74:	f8d9 3000 	ldr.w	r3, [r9]
    5b78:	4798      	blx	r3
		}

		ret = gpio_pin_configure_dt(cs_gpio, GPIO_OUTPUT_INACTIVE);
		if (ret < 0) {
    5b7a:	2800      	cmp	r0, #0
    5b7c:	dbdb      	blt.n	5b36 <spi_0_init+0x8a>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
    5b7e:	3408      	adds	r4, #8
    5b80:	e7b2      	b.n	5ae8 <spi_0_init+0x3c>
    5b82:	bf00      	nop
    5b84:	0000d6d6 	.word	0x0000d6d6
    5b88:	01000004 	.word	0x01000004
    5b8c:	0000c794 	.word	0x0000c794

00005b90 <transfer_next_chunk>:
{
    5b90:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct spi_nrfx_data *dev_data = dev->data;
    5b92:	6905      	ldr	r5, [r0, #16]
 * directions have a continuous buffer, i.e. the maximum SPI transfer that
 * can be done with DMA that handles only non-scattered buffers.
 */
static inline size_t spi_context_max_continuous_chunk(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
    5b94:	6cab      	ldr	r3, [r5, #72]	; 0x48
		return ctx->rx_len;
    5b96:	6d2c      	ldr	r4, [r5, #80]	; 0x50
{
    5b98:	b085      	sub	sp, #20
	if (!ctx->tx_len) {
    5b9a:	b97b      	cbnz	r3, 5bbc <transfer_next_chunk+0x2c>
	if (chunk_len > 0) {
    5b9c:	b99c      	cbnz	r4, 5bc6 <transfer_next_chunk+0x36>
	_spi_context_cs_control(ctx, on, false);
    5b9e:	2200      	movs	r2, #0
    5ba0:	4611      	mov	r1, r2
    5ba2:	4628      	mov	r0, r5
    5ba4:	f005 fe2b 	bl	b7fe <_spi_context_cs_control>
	ctx->sync_status = status;
    5ba8:	632c      	str	r4, [r5, #48]	; 0x30
	z_impl_k_sem_give(sem);
    5baa:	f105 0020 	add.w	r0, r5, #32
    5bae:	f003 fdf3 	bl	9798 <z_impl_k_sem_give>
	dev_data->busy = false;
    5bb2:	2300      	movs	r3, #0
    5bb4:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
}
    5bb8:	b005      	add	sp, #20
    5bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (!ctx->rx_len) {
    5bbc:	2c00      	cmp	r4, #0
    5bbe:	d035      	beq.n	5c2c <transfer_next_chunk+0x9c>
		return ctx->tx_len;
	}

	return MIN(ctx->tx_len, ctx->rx_len);
    5bc0:	429c      	cmp	r4, r3
    5bc2:	bf28      	it	cs
    5bc4:	461c      	movcs	r4, r3
		const uint8_t *tx_buf = ctx->tx_buf;
    5bc6:	6c69      	ldr	r1, [r5, #68]	; 0x44
	const struct spi_nrfx_config *dev_config = dev->config;
    5bc8:	6846      	ldr	r6, [r0, #4]
	return !!(ctx->tx_buf && ctx->tx_len);
    5bca:	b179      	cbz	r1, 5bec <transfer_next_chunk+0x5c>
    5bcc:	b173      	cbz	r3, 5bec <transfer_next_chunk+0x5c>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    5bce:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		if (spi_context_tx_buf_on(ctx) && !nrfx_is_in_ram(tx_buf)) {
    5bd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    5bd6:	d009      	beq.n	5bec <transfer_next_chunk+0x5c>
			if (chunk_len > sizeof(dev_data->buffer)) {
    5bd8:	2c08      	cmp	r4, #8
    5bda:	bf28      	it	cs
    5bdc:	2408      	movcs	r4, #8
			memcpy(dev_data->buffer, tx_buf, chunk_len);
    5bde:	f105 075e 	add.w	r7, r5, #94	; 0x5e
    5be2:	4622      	mov	r2, r4
    5be4:	4638      	mov	r0, r7
    5be6:	f005 fc72 	bl	b4ce <memcpy>
			tx_buf = dev_data->buffer;
    5bea:	4639      	mov	r1, r7
		if (chunk_len > dev_config->max_chunk_len) {
    5bec:	68b2      	ldr	r2, [r6, #8]
    5bee:	6c6b      	ldr	r3, [r5, #68]	; 0x44
		xfer.p_tx_buffer = tx_buf;
    5bf0:	9100      	str	r1, [sp, #0]
    5bf2:	4294      	cmp	r4, r2
    5bf4:	bf28      	it	cs
    5bf6:	4614      	movcs	r4, r2
		dev_data->chunk_len = chunk_len;
    5bf8:	65ac      	str	r4, [r5, #88]	; 0x58
    5bfa:	b11b      	cbz	r3, 5c04 <transfer_next_chunk+0x74>
    5bfc:	6cab      	ldr	r3, [r5, #72]	; 0x48
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
    5bfe:	2b00      	cmp	r3, #0
    5c00:	bf18      	it	ne
    5c02:	4623      	movne	r3, r4
    5c04:	9301      	str	r3, [sp, #4]
		xfer.p_rx_buffer = ctx->rx_buf;
    5c06:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
    5c08:	9302      	str	r3, [sp, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
    5c0a:	b11b      	cbz	r3, 5c14 <transfer_next_chunk+0x84>
    5c0c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    5c0e:	2b00      	cmp	r3, #0
    5c10:	bf18      	it	ne
    5c12:	4623      	movne	r3, r4
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
    5c14:	2200      	movs	r2, #0
    5c16:	4669      	mov	r1, sp
    5c18:	4630      	mov	r0, r6
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
    5c1a:	9303      	str	r3, [sp, #12]
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
    5c1c:	f002 f986 	bl	7f2c <nrfx_spim_xfer>
			if (result == NRFX_SUCCESS) {
    5c20:	4b03      	ldr	r3, [pc, #12]	; (5c30 <transfer_next_chunk+0xa0>)
    5c22:	4298      	cmp	r0, r3
    5c24:	d0c8      	beq.n	5bb8 <transfer_next_chunk+0x28>
			error = -EIO;
    5c26:	f06f 0404 	mvn.w	r4, #4
    5c2a:	e7b8      	b.n	5b9e <transfer_next_chunk+0xe>
    5c2c:	461c      	mov	r4, r3
    5c2e:	e7ca      	b.n	5bc6 <transfer_next_chunk+0x36>
    5c30:	0bad0000 	.word	0x0bad0000

00005c34 <event_handler>:
{
    5c34:	b510      	push	{r4, lr}
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
    5c36:	7803      	ldrb	r3, [r0, #0]
{
    5c38:	b086      	sub	sp, #24
    5c3a:	460c      	mov	r4, r1
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
    5c3c:	2b00      	cmp	r3, #0
    5c3e:	d154      	bne.n	5cea <event_handler+0xb6>
	if (!ctx->tx_len) {
    5c40:	6c8b      	ldr	r3, [r1, #72]	; 0x48
    5c42:	b163      	cbz	r3, 5c5e <event_handler+0x2a>
		spi_context_update_tx(&dev_data->ctx, 1, dev_data->chunk_len);
    5c44:	6d8a      	ldr	r2, [r1, #88]	; 0x58
	if (len > ctx->tx_len) {
    5c46:	429a      	cmp	r2, r3
    5c48:	d91e      	bls.n	5c88 <event_handler+0x54>
		LOG_ERR("Update exceeds current buffer");
    5c4a:	4b29      	ldr	r3, [pc, #164]	; (5cf0 <event_handler+0xbc>)
    5c4c:	9305      	str	r3, [sp, #20]
    5c4e:	4829      	ldr	r0, [pc, #164]	; (5cf4 <event_handler+0xc0>)
    5c50:	2302      	movs	r3, #2
    5c52:	aa04      	add	r2, sp, #16
    5c54:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5c58:	9304      	str	r3, [sp, #16]
    5c5a:	f005 fdb9 	bl	b7d0 <z_log_msg2_static_create.constprop.0>
	if (!ctx->rx_len) {
    5c5e:	6d23      	ldr	r3, [r4, #80]	; 0x50
    5c60:	b163      	cbz	r3, 5c7c <event_handler+0x48>
		spi_context_update_rx(&dev_data->ctx, 1, dev_data->chunk_len);
    5c62:	6da2      	ldr	r2, [r4, #88]	; 0x58
	if (len > ctx->rx_len) {
    5c64:	429a      	cmp	r2, r3
    5c66:	d927      	bls.n	5cb8 <event_handler+0x84>
		LOG_ERR("Update exceeds current buffer");
    5c68:	4b21      	ldr	r3, [pc, #132]	; (5cf0 <event_handler+0xbc>)
    5c6a:	9305      	str	r3, [sp, #20]
    5c6c:	4821      	ldr	r0, [pc, #132]	; (5cf4 <event_handler+0xc0>)
    5c6e:	2302      	movs	r3, #2
    5c70:	aa04      	add	r2, sp, #16
    5c72:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5c76:	9304      	str	r3, [sp, #16]
    5c78:	f005 fdaa 	bl	b7d0 <z_log_msg2_static_create.constprop.0>
		transfer_next_chunk(dev_data->dev);
    5c7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
}
    5c7e:	b006      	add	sp, #24
    5c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		transfer_next_chunk(dev_data->dev);
    5c84:	f7ff bf84 	b.w	5b90 <transfer_next_chunk>
	ctx->tx_len -= len;
    5c88:	1a9b      	subs	r3, r3, r2
    5c8a:	648b      	str	r3, [r1, #72]	; 0x48
	if (!ctx->tx_len) {
    5c8c:	b973      	cbnz	r3, 5cac <event_handler+0x78>
		++ctx->current_tx;
    5c8e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    5c90:	3308      	adds	r3, #8
    5c92:	634b      	str	r3, [r1, #52]	; 0x34
		--ctx->tx_count;
    5c94:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    5c96:	3b01      	subs	r3, #1
    5c98:	638b      	str	r3, [r1, #56]	; 0x38
			spi_context_get_next_buf(&ctx->current_tx,
    5c9a:	f101 0248 	add.w	r2, r1, #72	; 0x48
    5c9e:	f104 0034 	add.w	r0, r4, #52	; 0x34
    5ca2:	3138      	adds	r1, #56	; 0x38
    5ca4:	f005 fd83 	bl	b7ae <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
    5ca8:	6460      	str	r0, [r4, #68]	; 0x44
    5caa:	e7d8      	b.n	5c5e <event_handler+0x2a>
	} else if (ctx->tx_buf) {
    5cac:	6c4b      	ldr	r3, [r1, #68]	; 0x44
    5cae:	2b00      	cmp	r3, #0
    5cb0:	d0d5      	beq.n	5c5e <event_handler+0x2a>
		ctx->tx_buf += dfs * len;
    5cb2:	4413      	add	r3, r2
    5cb4:	644b      	str	r3, [r1, #68]	; 0x44
    5cb6:	e7d2      	b.n	5c5e <event_handler+0x2a>
	ctx->rx_len -= len;
    5cb8:	1a9b      	subs	r3, r3, r2
    5cba:	6523      	str	r3, [r4, #80]	; 0x50
	if (!ctx->rx_len) {
    5cbc:	b97b      	cbnz	r3, 5cde <event_handler+0xaa>
		++ctx->current_rx;
    5cbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    5cc0:	3308      	adds	r3, #8
    5cc2:	63e3      	str	r3, [r4, #60]	; 0x3c
		--ctx->rx_count;
    5cc4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    5cc6:	3b01      	subs	r3, #1
    5cc8:	6423      	str	r3, [r4, #64]	; 0x40
			spi_context_get_next_buf(&ctx->current_rx,
    5cca:	f104 0250 	add.w	r2, r4, #80	; 0x50
    5cce:	f104 0140 	add.w	r1, r4, #64	; 0x40
    5cd2:	f104 003c 	add.w	r0, r4, #60	; 0x3c
    5cd6:	f005 fd6a 	bl	b7ae <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
    5cda:	64e0      	str	r0, [r4, #76]	; 0x4c
    5cdc:	e7ce      	b.n	5c7c <event_handler+0x48>
	} else if (ctx->rx_buf) {
    5cde:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    5ce0:	2b00      	cmp	r3, #0
    5ce2:	d0cb      	beq.n	5c7c <event_handler+0x48>
		ctx->rx_buf += dfs * len;
    5ce4:	4413      	add	r3, r2
    5ce6:	64e3      	str	r3, [r4, #76]	; 0x4c
    5ce8:	e7c8      	b.n	5c7c <event_handler+0x48>
}
    5cea:	b006      	add	sp, #24
    5cec:	bd10      	pop	{r4, pc}
    5cee:	bf00      	nop
    5cf0:	0000d6fa 	.word	0x0000d6fa
    5cf4:	0000c794 	.word	0x0000c794

00005cf8 <spi_nrfx_transceive>:
{
    5cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5cfc:	b08b      	sub	sp, #44	; 0x2c
    5cfe:	af00      	add	r7, sp, #0
    5d00:	e9c7 3202 	strd	r3, r2, [r7, #8]
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
    5d04:	888b      	ldrh	r3, [r1, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    5d06:	6904      	ldr	r4, [r0, #16]
    5d08:	049b      	lsls	r3, r3, #18
{
    5d0a:	4683      	mov	fp, r0
    5d0c:	460e      	mov	r6, r1
    5d0e:	d434      	bmi.n	5d7a <spi_nrfx_transceive+0x82>
	return z_impl_k_sem_take(sem, timeout);
    5d10:	f04f 32ff 	mov.w	r2, #4294967295
    5d14:	f04f 33ff 	mov.w	r3, #4294967295
    5d18:	f104 0010 	add.w	r0, r4, #16
    5d1c:	f003 fd5c 	bl	97d8 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
    5d20:	6066      	str	r6, [r4, #4]
	struct spi_nrfx_data *dev_data = dev->data;
    5d22:	f8db 8010 	ldr.w	r8, [fp, #16]
	if (dev_data->initialized && spi_context_configured(ctx, spi_cfg)) {
    5d26:	f898 305d 	ldrb.w	r3, [r8, #93]	; 0x5d
    5d2a:	607b      	str	r3, [r7, #4]
    5d2c:	b123      	cbz	r3, 5d38 <spi_nrfx_transceive+0x40>
    5d2e:	f8d8 3000 	ldr.w	r3, [r8]
    5d32:	429e      	cmp	r6, r3
    5d34:	f000 80d2 	beq.w	5edc <spi_nrfx_transceive+0x1e4>
	if (spi_cfg->operation & SPI_HALF_DUPLEX) {
    5d38:	f8b6 c004 	ldrh.w	ip, [r6, #4]
    5d3c:	f41c 6f00 	tst.w	ip, #2048	; 0x800
    5d40:	d022      	beq.n	5d88 <spi_nrfx_transceive+0x90>
		LOG_ERR("Half-duplex not supported");
    5d42:	4b9b      	ldr	r3, [pc, #620]	; (5fb0 <spi_nrfx_transceive+0x2b8>)
    5d44:	627b      	str	r3, [r7, #36]	; 0x24
    5d46:	489b      	ldr	r0, [pc, #620]	; (5fb4 <spi_nrfx_transceive+0x2bc>)
    5d48:	2302      	movs	r3, #2
    5d4a:	f107 0220 	add.w	r2, r7, #32
    5d4e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -ENOTSUP;
    5d52:	f06f 0585 	mvn.w	r5, #133	; 0x85
		LOG_ERR("Half-duplex not supported");
    5d56:	623b      	str	r3, [r7, #32]
    5d58:	f005 fd3a 	bl	b7d0 <z_log_msg2_static_create.constprop.0>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
    5d5c:	6823      	ldr	r3, [r4, #0]
    5d5e:	889b      	ldrh	r3, [r3, #4]
    5d60:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
    5d64:	d104      	bne.n	5d70 <spi_nrfx_transceive+0x78>
		ctx->owner = NULL;
    5d66:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
    5d68:	f104 0010 	add.w	r0, r4, #16
    5d6c:	f003 fd14 	bl	9798 <z_impl_k_sem_give>
}
    5d70:	4628      	mov	r0, r5
    5d72:	372c      	adds	r7, #44	; 0x2c
    5d74:	46bd      	mov	sp, r7
    5d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
    5d7a:	69a3      	ldr	r3, [r4, #24]
    5d7c:	2b00      	cmp	r3, #0
    5d7e:	d1c7      	bne.n	5d10 <spi_nrfx_transceive+0x18>
		(k_sem_count_get(&ctx->lock) == 0) &&
    5d80:	6863      	ldr	r3, [r4, #4]
    5d82:	4299      	cmp	r1, r3
    5d84:	d1c4      	bne.n	5d10 <spi_nrfx_transceive+0x18>
    5d86:	e7cc      	b.n	5d22 <spi_nrfx_transceive+0x2a>
	if (SPI_OP_MODE_GET(spi_cfg->operation) != SPI_OP_MODE_MASTER) {
    5d88:	f01c 0f01 	tst.w	ip, #1
    5d8c:	d015      	beq.n	5dba <spi_nrfx_transceive+0xc2>
		LOG_ERR("Slave mode is not supported on %s", dev->name);
    5d8e:	f8db 3000 	ldr.w	r3, [fp]
    5d92:	4989      	ldr	r1, [pc, #548]	; (5fb8 <spi_nrfx_transceive+0x2c0>)
    5d94:	4887      	ldr	r0, [pc, #540]	; (5fb4 <spi_nrfx_transceive+0x2bc>)
    5d96:	466d      	mov	r5, sp
    5d98:	b088      	sub	sp, #32
    5d9a:	466a      	mov	r2, sp
    5d9c:	e9c2 1305 	strd	r1, r3, [r2, #20]
    5da0:	2302      	movs	r3, #2
    5da2:	7713      	strb	r3, [r2, #28]
    5da4:	4b85      	ldr	r3, [pc, #532]	; (5fbc <spi_nrfx_transceive+0x2c4>)
    5da6:	f842 3f10 	str.w	r3, [r2, #16]!
    5daa:	f44f 51d2 	mov.w	r1, #6720	; 0x1a40
    5dae:	f005 fd0f 	bl	b7d0 <z_log_msg2_static_create.constprop.0>
    5db2:	46ad      	mov	sp, r5
		return -EINVAL;
    5db4:	f06f 0515 	mvn.w	r5, #21
    5db8:	e7d0      	b.n	5d5c <spi_nrfx_transceive+0x64>
	if (spi_cfg->operation & SPI_MODE_LOOP) {
    5dba:	f01c 0f08 	tst.w	ip, #8
    5dbe:	d00b      	beq.n	5dd8 <spi_nrfx_transceive+0xe0>
		LOG_ERR("Loopback mode is not supported");
    5dc0:	4b7f      	ldr	r3, [pc, #508]	; (5fc0 <spi_nrfx_transceive+0x2c8>)
		LOG_ERR("Frequencies lower than 125 kHz are not supported");
    5dc2:	627b      	str	r3, [r7, #36]	; 0x24
    5dc4:	487b      	ldr	r0, [pc, #492]	; (5fb4 <spi_nrfx_transceive+0x2bc>)
    5dc6:	2302      	movs	r3, #2
    5dc8:	f107 0220 	add.w	r2, r7, #32
    5dcc:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5dd0:	623b      	str	r3, [r7, #32]
    5dd2:	f005 fcfd 	bl	b7d0 <z_log_msg2_static_create.constprop.0>
    5dd6:	e7ed      	b.n	5db4 <spi_nrfx_transceive+0xbc>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
    5dd8:	f3cc 1345 	ubfx	r3, ip, #5, #6
    5ddc:	2b08      	cmp	r3, #8
    5dde:	d001      	beq.n	5de4 <spi_nrfx_transceive+0xec>
		LOG_ERR("Word sizes other than 8 bits are not supported");
    5de0:	4b78      	ldr	r3, [pc, #480]	; (5fc4 <spi_nrfx_transceive+0x2cc>)
    5de2:	e7ee      	b.n	5dc2 <spi_nrfx_transceive+0xca>
	if (spi_cfg->frequency < 125000) {
    5de4:	6835      	ldr	r5, [r6, #0]
    5de6:	4b78      	ldr	r3, [pc, #480]	; (5fc8 <spi_nrfx_transceive+0x2d0>)
    5de8:	429d      	cmp	r5, r3
    5dea:	d801      	bhi.n	5df0 <spi_nrfx_transceive+0xf8>
		LOG_ERR("Frequencies lower than 125 kHz are not supported");
    5dec:	4b77      	ldr	r3, [pc, #476]	; (5fcc <spi_nrfx_transceive+0x2d4>)
    5dee:	e7e8      	b.n	5dc2 <spi_nrfx_transceive+0xca>
	const struct spi_nrfx_config *dev_config = dev->config;
    5df0:	f8db 9004 	ldr.w	r9, [fp, #4]
	uint32_t max_freq = dev_config->max_freq;
    5df4:	f8d9 300c 	ldr.w	r3, [r9, #12]
    5df8:	603b      	str	r3, [r7, #0]
	config = dev_config->def_config;
    5dfa:	f109 0a10 	add.w	sl, r9, #16
    5dfe:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
    5e02:	f107 0e10 	add.w	lr, r7, #16
    5e06:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    5e0a:	f8da 3000 	ldr.w	r3, [sl]
    5e0e:	f8ce 3000 	str.w	r3, [lr]
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
    5e12:	683b      	ldr	r3, [r7, #0]
    5e14:	429d      	cmp	r5, r3
    5e16:	bf28      	it	cs
    5e18:	461d      	movcs	r5, r3
	if (frequency < 250000) {
    5e1a:	4b6d      	ldr	r3, [pc, #436]	; (5fd0 <spi_nrfx_transceive+0x2d8>)
    5e1c:	429d      	cmp	r5, r3
    5e1e:	d945      	bls.n	5eac <spi_nrfx_transceive+0x1b4>
	} else if (frequency < 500000) {
    5e20:	4b6c      	ldr	r3, [pc, #432]	; (5fd4 <spi_nrfx_transceive+0x2dc>)
    5e22:	429d      	cmp	r5, r3
    5e24:	d945      	bls.n	5eb2 <spi_nrfx_transceive+0x1ba>
	} else if (frequency < 1000000) {
    5e26:	4b6c      	ldr	r3, [pc, #432]	; (5fd8 <spi_nrfx_transceive+0x2e0>)
    5e28:	429d      	cmp	r5, r3
    5e2a:	d945      	bls.n	5eb8 <spi_nrfx_transceive+0x1c0>
	} else if (frequency < 2000000) {
    5e2c:	4b6b      	ldr	r3, [pc, #428]	; (5fdc <spi_nrfx_transceive+0x2e4>)
    5e2e:	429d      	cmp	r5, r3
    5e30:	d945      	bls.n	5ebe <spi_nrfx_transceive+0x1c6>
	} else if (frequency < 4000000) {
    5e32:	4b6b      	ldr	r3, [pc, #428]	; (5fe0 <spi_nrfx_transceive+0x2e8>)
    5e34:	429d      	cmp	r5, r3
    5e36:	d945      	bls.n	5ec4 <spi_nrfx_transceive+0x1cc>
		return NRF_SPIM_FREQ_8M;
    5e38:	4b6a      	ldr	r3, [pc, #424]	; (5fe4 <spi_nrfx_transceive+0x2ec>)
    5e3a:	429d      	cmp	r5, r3
    5e3c:	bf34      	ite	cc
    5e3e:	f04f 4580 	movcc.w	r5, #1073741824	; 0x40000000
    5e42:	f04f 4500 	movcs.w	r5, #2147483648	; 0x80000000
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    5e46:	f01c 0f02 	tst.w	ip, #2
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
    5e4a:	61bd      	str	r5, [r7, #24]
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
    5e4c:	f00c 0304 	and.w	r3, ip, #4
    5e50:	d03b      	beq.n	5eca <spi_nrfx_transceive+0x1d2>
			return NRF_SPIM_MODE_2;
    5e52:	2b00      	cmp	r3, #0
    5e54:	bf14      	ite	ne
    5e56:	2303      	movne	r3, #3
    5e58:	2302      	moveq	r3, #2
	config.mode      = get_nrf_spim_mode(spi_cfg->operation);
    5e5a:	773b      	strb	r3, [r7, #28]
	if (dev_data->initialized) {
    5e5c:	687b      	ldr	r3, [r7, #4]
	if (operation & SPI_TRANSFER_LSB) {
    5e5e:	f3cc 1c00 	ubfx	ip, ip, #4, #1
	config.bit_order = get_nrf_spim_bit_order(spi_cfg->operation);
    5e62:	f887 c01d 	strb.w	ip, [r7, #29]
	if (dev_data->initialized) {
    5e66:	b12b      	cbz	r3, 5e74 <spi_nrfx_transceive+0x17c>
		nrfx_spim_uninit(&dev_config->spim);
    5e68:	4648      	mov	r0, r9
    5e6a:	f002 f817 	bl	7e9c <nrfx_spim_uninit>
		dev_data->initialized = false;
    5e6e:	2300      	movs	r3, #0
    5e70:	f888 305d 	strb.w	r3, [r8, #93]	; 0x5d
	result = nrfx_spim_init(&dev_config->spim, &config,
    5e74:	4643      	mov	r3, r8
    5e76:	4a5c      	ldr	r2, [pc, #368]	; (5fe8 <spi_nrfx_transceive+0x2f0>)
    5e78:	f107 0110 	add.w	r1, r7, #16
    5e7c:	4648      	mov	r0, r9
    5e7e:	f001 ff65 	bl	7d4c <nrfx_spim_init>
	if (result != NRFX_SUCCESS) {
    5e82:	4b5a      	ldr	r3, [pc, #360]	; (5fec <spi_nrfx_transceive+0x2f4>)
    5e84:	4298      	cmp	r0, r3
    5e86:	d024      	beq.n	5ed2 <spi_nrfx_transceive+0x1da>
		LOG_ERR("Failed to initialize nrfx driver: %08x", result);
    5e88:	466d      	mov	r5, sp
    5e8a:	4b59      	ldr	r3, [pc, #356]	; (5ff0 <spi_nrfx_transceive+0x2f8>)
    5e8c:	b088      	sub	sp, #32
    5e8e:	466a      	mov	r2, sp
    5e90:	e9c2 3005 	strd	r3, r0, [r2, #20]
    5e94:	2303      	movs	r3, #3
    5e96:	f842 3f10 	str.w	r3, [r2, #16]!
    5e9a:	4846      	ldr	r0, [pc, #280]	; (5fb4 <spi_nrfx_transceive+0x2bc>)
    5e9c:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    5ea0:	f005 fc96 	bl	b7d0 <z_log_msg2_static_create.constprop.0>
    5ea4:	46ad      	mov	sp, r5
		return -EIO;
    5ea6:	f06f 0504 	mvn.w	r5, #4
    5eaa:	e757      	b.n	5d5c <spi_nrfx_transceive+0x64>
		return NRF_SPIM_FREQ_125K;
    5eac:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
    5eb0:	e7c9      	b.n	5e46 <spi_nrfx_transceive+0x14e>
		return NRF_SPIM_FREQ_250K;
    5eb2:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
    5eb6:	e7c6      	b.n	5e46 <spi_nrfx_transceive+0x14e>
		return NRF_SPIM_FREQ_500K;
    5eb8:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    5ebc:	e7c3      	b.n	5e46 <spi_nrfx_transceive+0x14e>
		return NRF_SPIM_FREQ_1M;
    5ebe:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    5ec2:	e7c0      	b.n	5e46 <spi_nrfx_transceive+0x14e>
		return NRF_SPIM_FREQ_2M;
    5ec4:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
    5ec8:	e7bd      	b.n	5e46 <spi_nrfx_transceive+0x14e>
			return NRF_SPIM_MODE_0;
    5eca:	3b00      	subs	r3, #0
    5ecc:	bf18      	it	ne
    5ece:	2301      	movne	r3, #1
    5ed0:	e7c3      	b.n	5e5a <spi_nrfx_transceive+0x162>
	dev_data->initialized = true;
    5ed2:	2301      	movs	r3, #1
    5ed4:	f888 305d 	strb.w	r3, [r8, #93]	; 0x5d
	ctx->config = spi_cfg;
    5ed8:	f8c8 6000 	str.w	r6, [r8]
		dev_data->busy = true;
    5edc:	2301      	movs	r3, #1
    5ede:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
    5ee2:	68fb      	ldr	r3, [r7, #12]
    5ee4:	2b00      	cmp	r3, #0
    5ee6:	d152      	bne.n	5f8e <spi_nrfx_transceive+0x296>
    5ee8:	6363      	str	r3, [r4, #52]	; 0x34
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
    5eea:	461a      	mov	r2, r3
    5eec:	63a2      	str	r2, [r4, #56]	; 0x38
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
    5eee:	f104 0138 	add.w	r1, r4, #56	; 0x38
    5ef2:	f104 0248 	add.w	r2, r4, #72	; 0x48
    5ef6:	f104 0034 	add.w	r0, r4, #52	; 0x34
    5efa:	f005 fc58 	bl	b7ae <spi_context_get_next_buf.constprop.0>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    5efe:	68bb      	ldr	r3, [r7, #8]
	ctx->tx_buf = (const uint8_t *)
    5f00:	6460      	str	r0, [r4, #68]	; 0x44
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    5f02:	2b00      	cmp	r3, #0
    5f04:	d14a      	bne.n	5f9c <spi_nrfx_transceive+0x2a4>
    5f06:	63e3      	str	r3, [r4, #60]	; 0x3c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
    5f08:	6423      	str	r3, [r4, #64]	; 0x40
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
    5f0a:	f104 0250 	add.w	r2, r4, #80	; 0x50
    5f0e:	f104 0140 	add.w	r1, r4, #64	; 0x40
    5f12:	f104 003c 	add.w	r0, r4, #60	; 0x3c
    5f16:	f005 fc4a 	bl	b7ae <spi_context_get_next_buf.constprop.0>
	ctx->sync_status = 0;
    5f1a:	2600      	movs	r6, #0
	_spi_context_cs_control(ctx, on, false);
    5f1c:	4632      	mov	r2, r6
	ctx->rx_buf = (uint8_t *)
    5f1e:	64e0      	str	r0, [r4, #76]	; 0x4c
	_spi_context_cs_control(ctx, on, false);
    5f20:	2101      	movs	r1, #1
    5f22:	4620      	mov	r0, r4
	ctx->sync_status = 0;
    5f24:	6326      	str	r6, [r4, #48]	; 0x30
	_spi_context_cs_control(ctx, on, false);
    5f26:	f005 fc6a 	bl	b7fe <_spi_context_cs_control>
		transfer_next_chunk(dev);
    5f2a:	4658      	mov	r0, fp
    5f2c:	f7ff fe30 	bl	5b90 <transfer_next_chunk>
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
    5f30:	6d25      	ldr	r5, [r4, #80]	; 0x50
    5f32:	6ca3      	ldr	r3, [r4, #72]	; 0x48
			     ctx->config->frequency;
    5f34:	46a0      	mov	r8, r4
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
    5f36:	429d      	cmp	r5, r3
    5f38:	bf38      	it	cc
    5f3a:	461d      	movcc	r5, r3
    5f3c:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
    5f40:	435d      	muls	r5, r3
			     ctx->config->frequency;
    5f42:	f858 3b20 	ldr.w	r3, [r8], #32
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    5f46:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
    5f4a:	681b      	ldr	r3, [r3, #0]
    5f4c:	fbb5 f5f3 	udiv	r5, r5, r3
    5f50:	4631      	mov	r1, r6
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
    5f52:	35c8      	adds	r5, #200	; 0xc8
    5f54:	f240 30e7 	movw	r0, #999	; 0x3e7
    5f58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5f5c:	2300      	movs	r3, #0
    5f5e:	fbe5 010c 	umlal	r0, r1, r5, ip
    5f62:	f7fa f8bd 	bl	e0 <__aeabi_uldivmod>
    5f66:	4602      	mov	r2, r0
    5f68:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
    5f6a:	4640      	mov	r0, r8
    5f6c:	f003 fc34 	bl	97d8 <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, timeout)) {
    5f70:	b1e0      	cbz	r0, 5fac <spi_nrfx_transceive+0x2b4>
		LOG_ERR("Timeout waiting for transfer complete");
    5f72:	4b20      	ldr	r3, [pc, #128]	; (5ff4 <spi_nrfx_transceive+0x2fc>)
    5f74:	627b      	str	r3, [r7, #36]	; 0x24
    5f76:	480f      	ldr	r0, [pc, #60]	; (5fb4 <spi_nrfx_transceive+0x2bc>)
    5f78:	2302      	movs	r3, #2
    5f7a:	f107 0220 	add.w	r2, r7, #32
    5f7e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    5f82:	623b      	str	r3, [r7, #32]
		return -ETIMEDOUT;
    5f84:	f06f 0573 	mvn.w	r5, #115	; 0x73
		LOG_ERR("Timeout waiting for transfer complete");
    5f88:	f005 fc22 	bl	b7d0 <z_log_msg2_static_create.constprop.0>
		return -ETIMEDOUT;
    5f8c:	e6e6      	b.n	5d5c <spi_nrfx_transceive+0x64>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
    5f8e:	68fb      	ldr	r3, [r7, #12]
    5f90:	681a      	ldr	r2, [r3, #0]
    5f92:	6362      	str	r2, [r4, #52]	; 0x34
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
    5f94:	2a00      	cmp	r2, #0
    5f96:	d0a9      	beq.n	5eec <spi_nrfx_transceive+0x1f4>
    5f98:	685a      	ldr	r2, [r3, #4]
    5f9a:	e7a7      	b.n	5eec <spi_nrfx_transceive+0x1f4>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
    5f9c:	68bb      	ldr	r3, [r7, #8]
    5f9e:	681b      	ldr	r3, [r3, #0]
    5fa0:	63e3      	str	r3, [r4, #60]	; 0x3c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
    5fa2:	2b00      	cmp	r3, #0
    5fa4:	d0b0      	beq.n	5f08 <spi_nrfx_transceive+0x210>
    5fa6:	68bb      	ldr	r3, [r7, #8]
    5fa8:	685b      	ldr	r3, [r3, #4]
    5faa:	e7ad      	b.n	5f08 <spi_nrfx_transceive+0x210>
	status = ctx->sync_status;
    5fac:	6b25      	ldr	r5, [r4, #48]	; 0x30
	return status;
    5fae:	e6d5      	b.n	5d5c <spi_nrfx_transceive+0x64>
    5fb0:	0000d718 	.word	0x0000d718
    5fb4:	0000c794 	.word	0x0000c794
    5fb8:	0000d732 	.word	0x0000d732
    5fbc:	01000003 	.word	0x01000003
    5fc0:	0000d754 	.word	0x0000d754
    5fc4:	0000d773 	.word	0x0000d773
    5fc8:	0001e847 	.word	0x0001e847
    5fcc:	0000d7a2 	.word	0x0000d7a2
    5fd0:	0003d08f 	.word	0x0003d08f
    5fd4:	0007a11f 	.word	0x0007a11f
    5fd8:	000f423f 	.word	0x000f423f
    5fdc:	001e847f 	.word	0x001e847f
    5fe0:	003d08ff 	.word	0x003d08ff
    5fe4:	007a1200 	.word	0x007a1200
    5fe8:	00005c35 	.word	0x00005c35
    5fec:	0bad0000 	.word	0x0bad0000
    5ff0:	0000d7d3 	.word	0x0000d7d3
    5ff4:	0000d7fa 	.word	0x0000d7fa

00005ff8 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    5ff8:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    5ffa:	2301      	movs	r3, #1
    5ffc:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5ffe:	4a11      	ldr	r2, [pc, #68]	; (6044 <compare_int_lock+0x4c>)
    6000:	f3bf 8f5b 	dmb	ish
    6004:	43dc      	mvns	r4, r3
    6006:	e852 1f00 	ldrex	r1, [r2]
    600a:	ea01 0c04 	and.w	ip, r1, r4
    600e:	e842 ce00 	strex	lr, ip, [r2]
    6012:	f1be 0f00 	cmp.w	lr, #0
    6016:	d1f6      	bne.n	6006 <compare_int_lock+0xe>
    6018:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    601c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    6020:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    6024:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    6028:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    602c:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    6030:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6034:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    6038:	420b      	tst	r3, r1
}
    603a:	bf14      	ite	ne
    603c:	2001      	movne	r0, #1
    603e:	2000      	moveq	r0, #0
    6040:	bd10      	pop	{r4, pc}
    6042:	bf00      	nop
    6044:	200017a4 	.word	0x200017a4

00006048 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    6048:	4919      	ldr	r1, [pc, #100]	; (60b0 <sys_clock_timeout_handler+0x68>)
{
    604a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    604c:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    604e:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    6052:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    6054:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    6058:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    605c:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    605e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    6062:	d222      	bcs.n	60aa <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    6064:	4b13      	ldr	r3, [pc, #76]	; (60b4 <sys_clock_timeout_handler+0x6c>)
    6066:	681b      	ldr	r3, [r3, #0]
    6068:	0a1a      	lsrs	r2, r3, #8
    606a:	061b      	lsls	r3, r3, #24
    606c:	195e      	adds	r6, r3, r5
    606e:	4b12      	ldr	r3, [pc, #72]	; (60b8 <sys_clock_timeout_handler+0x70>)
    6070:	f142 0700 	adc.w	r7, r2, #0
    6074:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
    6078:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    607a:	f004 f97d 	bl	a378 <sys_clock_announce>
    return p_reg->CC[ch];
    607e:	00a3      	lsls	r3, r4, #2
    6080:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6084:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    6088:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    608c:	42aa      	cmp	r2, r5
    608e:	d10b      	bne.n	60a8 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    6090:	b91e      	cbnz	r6, 609a <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
    6092:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    6096:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    609a:	4b08      	ldr	r3, [pc, #32]	; (60bc <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    609c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    60a0:	fa00 f404 	lsl.w	r4, r0, r4
    60a4:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    60a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    60aa:	2600      	movs	r6, #0
    60ac:	e7e5      	b.n	607a <sys_clock_timeout_handler+0x32>
    60ae:	bf00      	nop
    60b0:	200008f0 	.word	0x200008f0
    60b4:	200017a8 	.word	0x200017a8
    60b8:	200008d8 	.word	0x200008d8
    60bc:	40011000 	.word	0x40011000

000060c0 <compare_int_unlock>:
	if (key) {
    60c0:	b319      	cbz	r1, 610a <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    60c2:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    60c6:	2301      	movs	r3, #1
    60c8:	4a10      	ldr	r2, [pc, #64]	; (610c <compare_int_unlock+0x4c>)
    60ca:	4083      	lsls	r3, r0
    60cc:	e852 1f00 	ldrex	r1, [r2]
    60d0:	4319      	orrs	r1, r3
    60d2:	e842 1c00 	strex	ip, r1, [r2]
    60d6:	f1bc 0f00 	cmp.w	ip, #0
    60da:	d1f7      	bne.n	60cc <compare_int_unlock+0xc>
    60dc:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    60e0:	4a0b      	ldr	r2, [pc, #44]	; (6110 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    60e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    60e6:	4083      	lsls	r3, r0
    60e8:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    60ec:	4b09      	ldr	r3, [pc, #36]	; (6114 <compare_int_unlock+0x54>)
    60ee:	f3bf 8f5b 	dmb	ish
    60f2:	681b      	ldr	r3, [r3, #0]
    60f4:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    60f8:	fa23 f000 	lsr.w	r0, r3, r0
    60fc:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    60fe:	bf42      	ittt	mi
    6100:	4b05      	ldrmi	r3, [pc, #20]	; (6118 <compare_int_unlock+0x58>)
    6102:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    6106:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    610a:	4770      	bx	lr
    610c:	200017a4 	.word	0x200017a4
    6110:	40011000 	.word	0x40011000
    6114:	200017a0 	.word	0x200017a0
    6118:	e000e100 	.word	0xe000e100

0000611c <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    611c:	4b0d      	ldr	r3, [pc, #52]	; (6154 <z_nrf_rtc_timer_read+0x38>)
    611e:	6818      	ldr	r0, [r3, #0]
    6120:	0a01      	lsrs	r1, r0, #8
    6122:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    6124:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    6128:	4b0b      	ldr	r3, [pc, #44]	; (6158 <z_nrf_rtc_timer_read+0x3c>)
    612a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    612e:	1818      	adds	r0, r3, r0
    6130:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    6134:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    6138:	d20a      	bcs.n	6150 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    613a:	4b08      	ldr	r3, [pc, #32]	; (615c <z_nrf_rtc_timer_read+0x40>)
    613c:	e9d3 2300 	ldrd	r2, r3, [r3]
    6140:	4290      	cmp	r0, r2
    6142:	eb71 0303 	sbcs.w	r3, r1, r3
    6146:	d203      	bcs.n	6150 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    6148:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    614c:	f141 0100 	adc.w	r1, r1, #0
}
    6150:	4770      	bx	lr
    6152:	bf00      	nop
    6154:	200017a8 	.word	0x200017a8
    6158:	40011000 	.word	0x40011000
    615c:	200008d8 	.word	0x200008d8

00006160 <compare_set>:
{
    6160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6164:	b085      	sub	sp, #20
    6166:	4616      	mov	r6, r2
    6168:	4698      	mov	r8, r3
    616a:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    616c:	f7ff ff44 	bl	5ff8 <compare_int_lock>
    6170:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    6172:	f7ff ffd3 	bl	611c <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    6176:	42b0      	cmp	r0, r6
    6178:	eb71 0308 	sbcs.w	r3, r1, r8
    617c:	d278      	bcs.n	6270 <compare_set+0x110>
		if (target_time - curr_time > COUNTER_SPAN) {
    617e:	4b46      	ldr	r3, [pc, #280]	; (6298 <compare_set+0x138>)
    6180:	1a30      	subs	r0, r6, r0
    6182:	eb68 0101 	sbc.w	r1, r8, r1
    6186:	4298      	cmp	r0, r3
    6188:	f171 0300 	sbcs.w	r3, r1, #0
    618c:	f080 8081 	bcs.w	6292 <compare_set+0x132>
		if (target_time != cc_data[chan].target_time) {
    6190:	4b42      	ldr	r3, [pc, #264]	; (629c <compare_set+0x13c>)
    6192:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    6196:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
    619a:	45d8      	cmp	r8, fp
    619c:	bf08      	it	eq
    619e:	4556      	cmpeq	r6, sl
    61a0:	d051      	beq.n	6246 <compare_set+0xe6>
    61a2:	ea4f 0985 	mov.w	r9, r5, lsl #2
    61a6:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    61aa:	f105 0750 	add.w	r7, r5, #80	; 0x50
    61ae:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    61b2:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    61b4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    61b8:	fa01 f305 	lsl.w	r3, r1, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    61bc:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
    61be:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
    61c2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    61c6:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
    61c8:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    61cc:	4b34      	ldr	r3, [pc, #208]	; (62a0 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    61ce:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    61d2:	4614      	mov	r4, r2
     return p_reg->COUNTER;
    61d4:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    61d8:	1a40      	subs	r0, r0, r1
    61da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    61de:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    61e2:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    61e4:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
    61e8:	d107      	bne.n	61fa <compare_set+0x9a>
    61ea:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
    61ee:	2013      	movs	r0, #19
    61f0:	f006 f888 	bl	c304 <z_impl_k_busy_wait>
    61f4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
    61f8:	4b29      	ldr	r3, [pc, #164]	; (62a0 <compare_set+0x140>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    61fa:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
    61fe:	eba4 000c 	sub.w	r0, r4, ip
    6202:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    6206:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    620a:	bf88      	it	hi
    620c:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    620e:	2000      	movs	r0, #0
    6210:	6038      	str	r0, [r7, #0]
    6212:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
    6214:	9801      	ldr	r0, [sp, #4]
    6216:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    621a:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    621e:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    6222:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    6226:	4281      	cmp	r1, r0
    6228:	d006      	beq.n	6238 <compare_set+0xd8>
	return (a - b) & COUNTER_MAX;
    622a:	1a20      	subs	r0, r4, r0
    622c:	3802      	subs	r0, #2
    622e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    6232:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    6236:	d819      	bhi.n	626c <compare_set+0x10c>
	return (a - b) & COUNTER_MAX;
    6238:	1aa4      	subs	r4, r4, r2
    623a:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    623e:	eb14 0a06 	adds.w	sl, r4, r6
    6242:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
    6246:	4915      	ldr	r1, [pc, #84]	; (629c <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    6248:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
    624a:	012b      	lsls	r3, r5, #4
    624c:	eb01 1205 	add.w	r2, r1, r5, lsl #4
    6250:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
    6254:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    6256:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6258:	6053      	str	r3, [r2, #4]
	return ret;
    625a:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    625c:	4628      	mov	r0, r5
    625e:	9900      	ldr	r1, [sp, #0]
    6260:	f7ff ff2e 	bl	60c0 <compare_int_unlock>
}
    6264:	4620      	mov	r0, r4
    6266:	b005      	add	sp, #20
    6268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    626c:	4620      	mov	r0, r4
    626e:	e7b1      	b.n	61d4 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
    6270:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    6272:	4a0c      	ldr	r2, [pc, #48]	; (62a4 <compare_set+0x144>)
    6274:	f3bf 8f5b 	dmb	ish
    6278:	40ab      	lsls	r3, r5
    627a:	e852 1f00 	ldrex	r1, [r2]
    627e:	4319      	orrs	r1, r3
    6280:	e842 1000 	strex	r0, r1, [r2]
    6284:	2800      	cmp	r0, #0
    6286:	d1f8      	bne.n	627a <compare_set+0x11a>
    6288:	f3bf 8f5b 	dmb	ish
    628c:	46b2      	mov	sl, r6
    628e:	46c3      	mov	fp, r8
    6290:	e7d9      	b.n	6246 <compare_set+0xe6>
			return -EINVAL;
    6292:	f06f 0415 	mvn.w	r4, #21
    6296:	e7e1      	b.n	625c <compare_set+0xfc>
    6298:	01000001 	.word	0x01000001
    629c:	200008e0 	.word	0x200008e0
    62a0:	40011000 	.word	0x40011000
    62a4:	200017a0 	.word	0x200017a0

000062a8 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    62a8:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    62aa:	4b19      	ldr	r3, [pc, #100]	; (6310 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    62ac:	4d19      	ldr	r5, [pc, #100]	; (6314 <sys_clock_driver_init+0x6c>)
    62ae:	2400      	movs	r4, #0
    62b0:	f04f 30ff 	mov.w	r0, #4294967295
    62b4:	f04f 31ff 	mov.w	r1, #4294967295
    62b8:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    62bc:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    62c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    62c4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    62c8:	4b13      	ldr	r3, [pc, #76]	; (6318 <sys_clock_driver_init+0x70>)
    62ca:	2602      	movs	r6, #2
    62cc:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    62d0:	2101      	movs	r1, #1
    62d2:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    62d6:	2011      	movs	r0, #17
    62d8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    62dc:	4622      	mov	r2, r4
    62de:	f7fd f847 	bl	3370 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    62e2:	2011      	movs	r0, #17
    62e4:	f7fd f812 	bl	330c <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    62e8:	4a0c      	ldr	r2, [pc, #48]	; (631c <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    62ea:	2301      	movs	r3, #1
    62ec:	60ab      	str	r3, [r5, #8]
    62ee:	602b      	str	r3, [r5, #0]
    62f0:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    62f2:	4b0b      	ldr	r3, [pc, #44]	; (6320 <sys_clock_driver_init+0x78>)
    62f4:	4a0b      	ldr	r2, [pc, #44]	; (6324 <sys_clock_driver_init+0x7c>)
    62f6:	9300      	str	r3, [sp, #0]
    62f8:	9401      	str	r4, [sp, #4]
    62fa:	2300      	movs	r3, #0
    62fc:	4620      	mov	r0, r4
    62fe:	f7ff ff2f 	bl	6160 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    6302:	4630      	mov	r0, r6
    6304:	f7fe ff7c 	bl	5200 <z_nrf_clock_control_lf_on>

	return 0;
}
    6308:	4620      	mov	r0, r4
    630a:	b002      	add	sp, #8
    630c:	bd70      	pop	{r4, r5, r6, pc}
    630e:	bf00      	nop
    6310:	200008e0 	.word	0x200008e0
    6314:	40011000 	.word	0x40011000
    6318:	e000e100 	.word	0xe000e100
    631c:	200017a4 	.word	0x200017a4
    6320:	00006049 	.word	0x00006049
    6324:	007fffff 	.word	0x007fffff

00006328 <rtc_nrf_isr>:
{
    6328:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    632c:	4c35      	ldr	r4, [pc, #212]	; (6404 <rtc_nrf_isr+0xdc>)
    632e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    6332:	079a      	lsls	r2, r3, #30
    6334:	d50b      	bpl.n	634e <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6336:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    633a:	b143      	cbz	r3, 634e <rtc_nrf_isr+0x26>
		overflow_cnt++;
    633c:	4a32      	ldr	r2, [pc, #200]	; (6408 <rtc_nrf_isr+0xe0>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    633e:	2300      	movs	r3, #0
    6340:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    6344:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    6348:	6813      	ldr	r3, [r2, #0]
    634a:	3301      	adds	r3, #1
    634c:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    634e:	f04f 0320 	mov.w	r3, #32
    6352:	f3ef 8211 	mrs	r2, BASEPRI
    6356:	f383 8812 	msr	BASEPRI_MAX, r3
    635a:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    635e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    6362:	03db      	lsls	r3, r3, #15
    6364:	d512      	bpl.n	638c <rtc_nrf_isr+0x64>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    6366:	f3bf 8f5b 	dmb	ish
    636a:	4b28      	ldr	r3, [pc, #160]	; (640c <rtc_nrf_isr+0xe4>)
    636c:	e853 1f00 	ldrex	r1, [r3]
    6370:	f021 0001 	bic.w	r0, r1, #1
    6374:	e843 0600 	strex	r6, r0, [r3]
    6378:	2e00      	cmp	r6, #0
    637a:	d1f7      	bne.n	636c <rtc_nrf_isr+0x44>
    637c:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    6380:	2900      	cmp	r1, #0
    6382:	d136      	bne.n	63f2 <rtc_nrf_isr+0xca>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6384:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		if (result) {
    6388:	2b00      	cmp	r3, #0
    638a:	d132      	bne.n	63f2 <rtc_nrf_isr+0xca>
{
    638c:	2300      	movs	r3, #0
	__asm__ volatile(
    638e:	f382 8811 	msr	BASEPRI, r2
    6392:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    6396:	b34b      	cbz	r3, 63ec <rtc_nrf_isr+0xc4>
		curr_time = z_nrf_rtc_timer_read();
    6398:	f7ff fec0 	bl	611c <z_nrf_rtc_timer_read>
	__asm__ volatile(
    639c:	f04f 0320 	mov.w	r3, #32
    63a0:	f3ef 8c11 	mrs	ip, BASEPRI
    63a4:	f383 8812 	msr	BASEPRI_MAX, r3
    63a8:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    63ac:	4b18      	ldr	r3, [pc, #96]	; (6410 <rtc_nrf_isr+0xe8>)
    63ae:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    63b2:	42b0      	cmp	r0, r6
    63b4:	eb71 0207 	sbcs.w	r2, r1, r7
    63b8:	f04f 0200 	mov.w	r2, #0
    63bc:	d320      	bcc.n	6400 <rtc_nrf_isr+0xd8>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    63be:	f04f 38ff 	mov.w	r8, #4294967295
    63c2:	f04f 39ff 	mov.w	r9, #4294967295
			user_context = cc_data[chan].user_context;
    63c6:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    63ca:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    63ce:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    63d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    63d4:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    63d8:	f38c 8811 	msr	BASEPRI, ip
    63dc:	f3bf 8f6f 	isb	sy
		if (handler) {
    63e0:	b121      	cbz	r1, 63ec <rtc_nrf_isr+0xc4>
			handler(chan, expire_time, user_context);
    63e2:	9500      	str	r5, [sp, #0]
    63e4:	4632      	mov	r2, r6
    63e6:	463b      	mov	r3, r7
    63e8:	2000      	movs	r0, #0
    63ea:	4788      	blx	r1
}
    63ec:	b003      	add	sp, #12
    63ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    63f2:	2300      	movs	r3, #0
    63f4:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
    63f8:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    63fc:	2301      	movs	r3, #1
}
    63fe:	e7c6      	b.n	638e <rtc_nrf_isr+0x66>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    6400:	4611      	mov	r1, r2
    6402:	e7e9      	b.n	63d8 <rtc_nrf_isr+0xb0>
    6404:	40011000 	.word	0x40011000
    6408:	200017a8 	.word	0x200017a8
    640c:	200017a0 	.word	0x200017a0
    6410:	200008e0 	.word	0x200008e0

00006414 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    6414:	1c43      	adds	r3, r0, #1
{
    6416:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    6418:	d021      	beq.n	645e <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    641a:	2801      	cmp	r0, #1
    641c:	dd21      	ble.n	6462 <sys_clock_set_timeout+0x4e>
    641e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    6422:	da20      	bge.n	6466 <sys_clock_set_timeout+0x52>
    6424:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    6426:	f7ff fe79 	bl	611c <z_nrf_rtc_timer_read>
    642a:	4b10      	ldr	r3, [pc, #64]	; (646c <sys_clock_set_timeout+0x58>)
    642c:	e9d3 1300 	ldrd	r1, r3, [r3]
    6430:	1a40      	subs	r0, r0, r1
		ticks = 0;
    6432:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    6436:	bf28      	it	cs
    6438:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    643a:	3001      	adds	r0, #1
    643c:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
    643e:	480c      	ldr	r0, [pc, #48]	; (6470 <sys_clock_set_timeout+0x5c>)
    6440:	4282      	cmp	r2, r0
    6442:	bf28      	it	cs
    6444:	4602      	movcs	r2, r0
    6446:	1852      	adds	r2, r2, r1
    6448:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    644c:	4909      	ldr	r1, [pc, #36]	; (6474 <sys_clock_set_timeout+0x60>)
    644e:	9001      	str	r0, [sp, #4]
    6450:	9100      	str	r1, [sp, #0]
    6452:	f143 0300 	adc.w	r3, r3, #0
    6456:	f7ff fe83 	bl	6160 <compare_set>
}
    645a:	b002      	add	sp, #8
    645c:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    645e:	4804      	ldr	r0, [pc, #16]	; (6470 <sys_clock_set_timeout+0x5c>)
    6460:	e7e0      	b.n	6424 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    6462:	2400      	movs	r4, #0
    6464:	e7df      	b.n	6426 <sys_clock_set_timeout+0x12>
    6466:	4c02      	ldr	r4, [pc, #8]	; (6470 <sys_clock_set_timeout+0x5c>)
    6468:	e7dd      	b.n	6426 <sys_clock_set_timeout+0x12>
    646a:	bf00      	nop
    646c:	200008f0 	.word	0x200008f0
    6470:	007fffff 	.word	0x007fffff
    6474:	00006049 	.word	0x00006049

00006478 <sys_clock_elapsed>:
{
    6478:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    647a:	f7ff fe4f 	bl	611c <z_nrf_rtc_timer_read>
    647e:	4b02      	ldr	r3, [pc, #8]	; (6488 <sys_clock_elapsed+0x10>)
    6480:	681b      	ldr	r3, [r3, #0]
}
    6482:	1ac0      	subs	r0, r0, r3
    6484:	bd08      	pop	{r3, pc}
    6486:	bf00      	nop
    6488:	200008f0 	.word	0x200008f0

0000648c <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    648c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	z_impl_log_panic();
    648e:	f7fb fb37 	bl	1b00 <z_impl_log_panic>
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    6492:	4b07      	ldr	r3, [pc, #28]	; (64b0 <k_sys_fatal_error_handler+0x24>)
    6494:	9305      	str	r3, [sp, #20]
    6496:	2302      	movs	r3, #2
    6498:	9304      	str	r3, [sp, #16]
    649a:	4806      	ldr	r0, [pc, #24]	; (64b4 <k_sys_fatal_error_handler+0x28>)
    649c:	2300      	movs	r3, #0
    649e:	aa04      	add	r2, sp, #16
    64a0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    64a4:	f004 ff4e 	bl	b344 <z_impl_z_log_msg2_static_create>
		sys_arch_reboot(0);
    64a8:	2000      	movs	r0, #0
    64aa:	f7fd fcad 	bl	3e08 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    64ae:	bf00      	nop
    64b0:	0000d834 	.word	0x0000d834
    64b4:	0000c744 	.word	0x0000c744

000064b8 <RADIO_IRQHandler>:
	irq_unlock(key);
}

static void radio_irq_handler(void)
{
	if (NRF_RADIO->EVENTS_READY &&
    64b8:	4b19      	ldr	r3, [pc, #100]	; (6520 <RADIO_IRQHandler+0x68>)
			event_handler(&event);
		}
	}
}

ISR_DIRECT_DECLARE(RADIO_IRQHandler)
    64ba:	4668      	mov	r0, sp
    64bc:	f020 0107 	bic.w	r1, r0, #7
	if (NRF_RADIO->EVENTS_READY &&
    64c0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
ISR_DIRECT_DECLARE(RADIO_IRQHandler)
    64c4:	468d      	mov	sp, r1
    64c6:	b501      	push	{r0, lr}
	if (NRF_RADIO->EVENTS_READY &&
    64c8:	b14a      	cbz	r2, 64de <RADIO_IRQHandler+0x26>
	    (NRF_RADIO->INTENSET & RADIO_INTENSET_READY_Msk)) {
    64ca:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (NRF_RADIO->EVENTS_READY &&
    64ce:	07d0      	lsls	r0, r2, #31
		NRF_RADIO->EVENTS_READY = 0;
    64d0:	bf41      	itttt	mi
    64d2:	2200      	movmi	r2, #0
    64d4:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
		ESB_SYS_TIMER->TASKS_START;
    64d8:	f503 4310 	addmi.w	r3, r3, #36864	; 0x9000
    64dc:	681b      	ldrmi	r3, [r3, #0]
	if (NRF_RADIO->EVENTS_END &&
    64de:	4b10      	ldr	r3, [pc, #64]	; (6520 <RADIO_IRQHandler+0x68>)
    64e0:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    64e4:	b132      	cbz	r2, 64f4 <RADIO_IRQHandler+0x3c>
	    (NRF_RADIO->INTENSET & RADIO_INTENSET_END_Msk)) {
    64e6:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (NRF_RADIO->EVENTS_END &&
    64ea:	0711      	lsls	r1, r2, #28
		NRF_RADIO->EVENTS_END = 0;
    64ec:	bf44      	itt	mi
    64ee:	2200      	movmi	r2, #0
    64f0:	f8c3 210c 	strmi.w	r2, [r3, #268]	; 0x10c
	if (NRF_RADIO->EVENTS_DISABLED &&
    64f4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    64f8:	b152      	cbz	r2, 6510 <RADIO_IRQHandler+0x58>
	    (NRF_RADIO->INTENSET & RADIO_INTENSET_DISABLED_Msk)) {
    64fa:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (NRF_RADIO->EVENTS_DISABLED &&
    64fe:	06d2      	lsls	r2, r2, #27
    6500:	d506      	bpl.n	6510 <RADIO_IRQHandler+0x58>
		NRF_RADIO->EVENTS_DISABLED = 0;
    6502:	2200      	movs	r2, #0
    6504:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
		if (on_radio_disabled) {
    6508:	4b06      	ldr	r3, [pc, #24]	; (6524 <RADIO_IRQHandler+0x6c>)
    650a:	681b      	ldr	r3, [r3, #0]
    650c:	b103      	cbz	r3, 6510 <RADIO_IRQHandler+0x58>
			on_radio_disabled();
    650e:	4798      	blx	r3
{
	radio_irq_handler();

	ISR_DIRECT_PM();
    6510:	f7fc ff46 	bl	33a0 <_arch_isr_direct_pm>
{
#ifdef CONFIG_TRACING_ISR
	sys_trace_isr_exit();
#endif
	if (maybe_swap != 0) {
		z_arm_int_exit();
    6514:	f7fd f828 	bl	3568 <z_arm_exc_exit>
ISR_DIRECT_DECLARE(RADIO_IRQHandler)
    6518:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    651c:	4685      	mov	sp, r0
    651e:	4770      	bx	lr
    6520:	40001000 	.word	0x40001000
    6524:	200017b8 	.word	0x200017b8

00006528 <SWI0_EGU0_IRQHandler>:

	return 1;
}


ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    6528:	4668      	mov	r0, sp
    652a:	f020 0107 	bic.w	r1, r0, #7
    652e:	468d      	mov	sp, r1
    6530:	b531      	push	{r0, r4, r5, lr}
	event.tx_attempts = last_tx_attempts;
    6532:	4b1b      	ldr	r3, [pc, #108]	; (65a0 <SWI0_EGU0_IRQHandler+0x78>)
ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    6534:	b082      	sub	sp, #8
	event.tx_attempts = last_tx_attempts;
    6536:	681b      	ldr	r3, [r3, #0]
    6538:	9301      	str	r3, [sp, #4]
	__asm__ volatile(
    653a:	f04f 0320 	mov.w	r3, #32
    653e:	f3ef 8111 	mrs	r1, BASEPRI
    6542:	f383 8812 	msr	BASEPRI_MAX, r3
    6546:	f3bf 8f6f 	isb	sy
	*interrupts = interrupt_flags;
    654a:	4b16      	ldr	r3, [pc, #88]	; (65a4 <SWI0_EGU0_IRQHandler+0x7c>)
	interrupt_flags = 0;
    654c:	2200      	movs	r2, #0
	*interrupts = interrupt_flags;
    654e:	681d      	ldr	r5, [r3, #0]
	interrupt_flags = 0;
    6550:	601a      	str	r2, [r3, #0]
	__asm__ volatile(
    6552:	f381 8811 	msr	BASEPRI, r1
    6556:	f3bf 8f6f 	isb	sy
	if (event_handler != NULL) {
    655a:	4c13      	ldr	r4, [pc, #76]	; (65a8 <SWI0_EGU0_IRQHandler+0x80>)
    655c:	6823      	ldr	r3, [r4, #0]
    655e:	b1ab      	cbz	r3, 658c <SWI0_EGU0_IRQHandler+0x64>
		if (interrupts & INT_TX_SUCCESS_MSK) {
    6560:	07e9      	lsls	r1, r5, #31
    6562:	d503      	bpl.n	656c <SWI0_EGU0_IRQHandler+0x44>
			event.evt_id = ESB_EVENT_TX_SUCCESS;
    6564:	f88d 2000 	strb.w	r2, [sp]
			event_handler(&event);
    6568:	4668      	mov	r0, sp
    656a:	4798      	blx	r3
		if (interrupts & INT_TX_FAILED_MSK) {
    656c:	07aa      	lsls	r2, r5, #30
    656e:	d505      	bpl.n	657c <SWI0_EGU0_IRQHandler+0x54>
			event.evt_id = ESB_EVENT_TX_FAILED;
    6570:	2301      	movs	r3, #1
    6572:	f88d 3000 	strb.w	r3, [sp]
			event_handler(&event);
    6576:	4668      	mov	r0, sp
    6578:	6823      	ldr	r3, [r4, #0]
    657a:	4798      	blx	r3
		if (interrupts & INT_RX_DATA_RECEIVED_MSK) {
    657c:	076b      	lsls	r3, r5, #29
    657e:	d505      	bpl.n	658c <SWI0_EGU0_IRQHandler+0x64>
			event.evt_id = ESB_EVENT_RX_RECEIVED;
    6580:	2302      	movs	r3, #2
    6582:	f88d 3000 	strb.w	r3, [sp]
			event_handler(&event);
    6586:	4668      	mov	r0, sp
    6588:	6823      	ldr	r3, [r4, #0]
    658a:	4798      	blx	r3
{
	esb_evt_irq_handler();

	ISR_DIRECT_PM();
    658c:	f7fc ff08 	bl	33a0 <_arch_isr_direct_pm>
    6590:	f7fc ffea 	bl	3568 <z_arm_exc_exit>
ISR_DIRECT_DECLARE(ESB_EVT_IRQHandler)
    6594:	b002      	add	sp, #8
    6596:	e8bd 4031 	ldmia.w	sp!, {r0, r4, r5, lr}
    659a:	4685      	mov	sp, r0
    659c:	4770      	bx	lr
    659e:	bf00      	nop
    65a0:	200017b4 	.word	0x200017b4
    65a4:	200017b0 	.word	0x200017b0
    65a8:	200017ac 	.word	0x200017ac

000065ac <pmw3360_channel_get>:
{
	struct pmw3360_data *dev_data = &pmw3360_data;

	ARG_UNUSED(dev);

	if (unlikely(!dev_data->ready)) {
    65ac:	4b0b      	ldr	r3, [pc, #44]	; (65dc <pmw3360_channel_get+0x30>)
    65ae:	f893 0068 	ldrb.w	r0, [r3, #104]	; 0x68
    65b2:	b178      	cbz	r0, 65d4 <pmw3360_channel_get+0x28>
		LOG_DBG("Device is not initialized yet");
		return -EBUSY;
	}

	switch (chan) {
    65b4:	2923      	cmp	r1, #35	; 0x23
    65b6:	d004      	beq.n	65c2 <pmw3360_channel_get+0x16>
    65b8:	2924      	cmp	r1, #36	; 0x24
    65ba:	d008      	beq.n	65ce <pmw3360_channel_get+0x22>
    65bc:	f06f 0085 	mvn.w	r0, #133	; 0x85
    65c0:	4770      	bx	lr
	case SENSOR_CHAN_POS_DX:
		val->val1 = dev_data->x;
    65c2:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
		val->val2 = 0;
		break;

	case SENSOR_CHAN_POS_DY:
		val->val1 = dev_data->y;
    65c6:	6013      	str	r3, [r2, #0]
		val->val2 = 0;
    65c8:	2000      	movs	r0, #0
    65ca:	6050      	str	r0, [r2, #4]
		break;
    65cc:	4770      	bx	lr
		val->val1 = dev_data->y;
    65ce:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
    65d2:	e7f8      	b.n	65c6 <pmw3360_channel_get+0x1a>
		return -EBUSY;
    65d4:	f06f 000f 	mvn.w	r0, #15
	default:
		return -ENOTSUP;
	}

	return 0;
}
    65d8:	4770      	bx	lr
    65da:	bf00      	nop
    65dc:	200008f8 	.word	0x200008f8

000065e0 <pmw3360_async_init>:
{
    65e0:	b570      	push	{r4, r5, r6, lr}
	dev_data->err = async_init_fn[dev_data->async_init_step](dev_data);
    65e2:	4c22      	ldr	r4, [pc, #136]	; (666c <pmw3360_async_init+0x8c>)
    65e4:	4b22      	ldr	r3, [pc, #136]	; (6670 <pmw3360_async_init+0x90>)
    65e6:	f894 2060 	ldrb.w	r2, [r4, #96]	; 0x60
{
    65ea:	b086      	sub	sp, #24
	dev_data->err = async_init_fn[dev_data->async_init_step](dev_data);
    65ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    65f0:	4620      	mov	r0, r4
    65f2:	4798      	blx	r3
    65f4:	4601      	mov	r1, r0
    65f6:	6660      	str	r0, [r4, #100]	; 0x64
	if (dev_data->err) {
    65f8:	b158      	cbz	r0, 6612 <pmw3360_async_init+0x32>
		LOG_ERR("PMW3360 initialization failed");
    65fa:	4b1e      	ldr	r3, [pc, #120]	; (6674 <pmw3360_async_init+0x94>)
    65fc:	9305      	str	r3, [sp, #20]
    65fe:	2302      	movs	r3, #2
    6600:	9304      	str	r3, [sp, #16]
    6602:	aa04      	add	r2, sp, #16
    6604:	f44f 5182 	mov.w	r1, #4160	; 0x1040
			LOG_INF("PMW3360 initialized");
    6608:	481b      	ldr	r0, [pc, #108]	; (6678 <pmw3360_async_init+0x98>)
    660a:	f005 f9f3 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
}
    660e:	b006      	add	sp, #24
    6610:	bd70      	pop	{r4, r5, r6, pc}
		dev_data->async_init_step++;
    6612:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
    6616:	3301      	adds	r3, #1
    6618:	b2db      	uxtb	r3, r3
		if (dev_data->async_init_step == ASYNC_INIT_STEP_COUNT) {
    661a:	2b05      	cmp	r3, #5
		dev_data->async_init_step++;
    661c:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
		if (dev_data->async_init_step == ASYNC_INIT_STEP_COUNT) {
    6620:	d10a      	bne.n	6638 <pmw3360_async_init+0x58>
			dev_data->ready = true;
    6622:	2301      	movs	r3, #1
    6624:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
			LOG_INF("PMW3360 initialized");
    6628:	4b14      	ldr	r3, [pc, #80]	; (667c <pmw3360_async_init+0x9c>)
    662a:	9305      	str	r3, [sp, #20]
    662c:	2302      	movs	r3, #2
    662e:	9304      	str	r3, [sp, #16]
    6630:	aa04      	add	r2, sp, #16
    6632:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    6636:	e7e7      	b.n	6608 <pmw3360_async_init+0x28>
					K_MSEC(async_init_delay[
    6638:	4a11      	ldr	r2, [pc, #68]	; (6680 <pmw3360_async_init+0xa0>)
    663a:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    663e:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    6642:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
    6646:	f240 30e7 	movw	r0, #999	; 0x3e7
    664a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    664e:	2300      	movs	r3, #0
    6650:	fbc5 0106 	smlal	r0, r1, r5, r6
    6654:	f7f9 fd44 	bl	e0 <__aeabi_uldivmod>
    6658:	4602      	mov	r2, r0
    665a:	460b      	mov	r3, r1
			k_work_schedule(&dev_data->init_work,
    665c:	f104 0030 	add.w	r0, r4, #48	; 0x30
}
    6660:	b006      	add	sp, #24
    6662:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			k_work_schedule(&dev_data->init_work,
    6666:	f003 ba47 	b.w	9af8 <k_work_schedule>
    666a:	bf00      	nop
    666c:	200008f8 	.word	0x200008f8
    6670:	0000ca10 	.word	0x0000ca10
    6674:	0000d851 	.word	0x0000d851
    6678:	0000c774 	.word	0x0000c774
    667c:	0000d86f 	.word	0x0000d86f
    6680:	0000c9fc 	.word	0x0000c9fc

00006684 <spi_write.constprop.0>:
 * @param tx_bufs Buffer array where data to be sent originates from.
 *
 * @retval 0 If successful.
 * @retval -errno Negative errno code on failure.
 */
static inline int spi_write(const struct device *dev,
    6684:	b410      	push	{r4}
    6686:	460a      	mov	r2, r1
	return api->transceive(dev, config, tx_bufs, rx_bufs);
    6688:	6883      	ldr	r3, [r0, #8]
    668a:	4903      	ldr	r1, [pc, #12]	; (6698 <spi_write.constprop.0+0x14>)
    668c:	681c      	ldr	r4, [r3, #0]
    668e:	2300      	movs	r3, #0
    6690:	46a4      	mov	ip, r4
			    const struct spi_config *config,
			    const struct spi_buf_set *tx_bufs)
{
	return spi_transceive(dev, config, tx_bufs, NULL);
}
    6692:	bc10      	pop	{r4}
	return api->transceive(dev, config, tx_bufs, rx_bufs);
    6694:	4760      	bx	ip
    6696:	bf00      	nop
    6698:	0000ca38 	.word	0x0000ca38

0000669c <spi_cs_ctrl>:
{
    669c:	b530      	push	{r4, r5, lr}
    669e:	4604      	mov	r4, r0
    66a0:	b087      	sub	sp, #28
	if (!enable) {
    66a2:	460d      	mov	r5, r1
    66a4:	b911      	cbnz	r1, 66ac <spi_cs_ctrl+0x10>
		k_busy_wait(T_NCS_SCLK);
    66a6:	2001      	movs	r0, #1
    66a8:	f005 f9a2 	bl	b9f0 <k_busy_wait>
	err = gpio_pin_set_raw(dev_data->cs_gpio_dev, PMW3360_CS_GPIO_PIN, val);
    66ac:	6820      	ldr	r0, [r4, #0]
	if (value != 0)	{
    66ae:	b9b5      	cbnz	r5, 66de <spi_cs_ctrl+0x42>
	return api->port_set_bits_raw(port, pins);
    66b0:	6883      	ldr	r3, [r0, #8]
    66b2:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    66b4:	2140      	movs	r1, #64	; 0x40
    66b6:	4798      	blx	r3
    66b8:	4604      	mov	r4, r0
	if (err) {
    66ba:	b148      	cbz	r0, 66d0 <spi_cs_ctrl+0x34>
		LOG_ERR("SPI CS ctrl failed");
    66bc:	4b09      	ldr	r3, [pc, #36]	; (66e4 <spi_cs_ctrl+0x48>)
    66be:	9305      	str	r3, [sp, #20]
    66c0:	4809      	ldr	r0, [pc, #36]	; (66e8 <spi_cs_ctrl+0x4c>)
    66c2:	2302      	movs	r3, #2
    66c4:	aa04      	add	r2, sp, #16
    66c6:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    66ca:	9304      	str	r3, [sp, #16]
    66cc:	f005 f992 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
	if (enable) {
    66d0:	b115      	cbz	r5, 66d8 <spi_cs_ctrl+0x3c>
		k_busy_wait(T_NCS_SCLK);
    66d2:	2001      	movs	r0, #1
    66d4:	f005 f98c 	bl	b9f0 <k_busy_wait>
}
    66d8:	4620      	mov	r0, r4
    66da:	b007      	add	sp, #28
    66dc:	bd30      	pop	{r4, r5, pc}
    66de:	6883      	ldr	r3, [r0, #8]
    66e0:	691b      	ldr	r3, [r3, #16]
    66e2:	e7e7      	b.n	66b4 <spi_cs_ctrl+0x18>
    66e4:	0000d883 	.word	0x0000d883
    66e8:	0000c774 	.word	0x0000c774

000066ec <reg_write.part.0>:
static int reg_write(struct pmw3360_data *dev_data, uint8_t reg, uint8_t val)
    66ec:	b570      	push	{r4, r5, r6, lr}
    66ee:	b08c      	sub	sp, #48	; 0x30
	const struct spi_buf tx_buf = {
    66f0:	ab01      	add	r3, sp, #4
	uint8_t buf[] = {
    66f2:	f061 017f 	orn	r1, r1, #127	; 0x7f
	const struct spi_buf tx_buf = {
    66f6:	9302      	str	r3, [sp, #8]
	const struct spi_buf_set tx = {
    66f8:	ab02      	add	r3, sp, #8
	uint8_t buf[] = {
    66fa:	f88d 1004 	strb.w	r1, [sp, #4]
	const struct spi_buf_set tx = {
    66fe:	9304      	str	r3, [sp, #16]
static int reg_write(struct pmw3360_data *dev_data, uint8_t reg, uint8_t val)
    6700:	4605      	mov	r5, r0
	const struct spi_buf_set tx = {
    6702:	2301      	movs	r3, #1
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6704:	6880      	ldr	r0, [r0, #8]
	uint8_t buf[] = {
    6706:	f88d 2005 	strb.w	r2, [sp, #5]
	const struct spi_buf tx_buf = {
    670a:	2602      	movs	r6, #2
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    670c:	a904      	add	r1, sp, #16
	const struct spi_buf tx_buf = {
    670e:	9603      	str	r6, [sp, #12]
	const struct spi_buf_set tx = {
    6710:	9305      	str	r3, [sp, #20]
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6712:	f7ff ffb7 	bl	6684 <spi_write.constprop.0>
	if (err) {
    6716:	4604      	mov	r4, r0
    6718:	b158      	cbz	r0, 6732 <reg_write.part.0+0x46>
		LOG_ERR("Reg write failed on SPI write");
    671a:	4b0e      	ldr	r3, [pc, #56]	; (6754 <reg_write.part.0+0x68>)
    671c:	480e      	ldr	r0, [pc, #56]	; (6758 <reg_write.part.0+0x6c>)
    671e:	aa0a      	add	r2, sp, #40	; 0x28
    6720:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6724:	e9cd 630a 	strd	r6, r3, [sp, #40]	; 0x28
    6728:	f005 f964 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
}
    672c:	4620      	mov	r0, r4
    672e:	b00c      	add	sp, #48	; 0x30
    6730:	bd70      	pop	{r4, r5, r6, pc}
	k_busy_wait(T_SCLK_NCS_WR);
    6732:	2022      	movs	r0, #34	; 0x22
    6734:	f005 f95c 	bl	b9f0 <k_busy_wait>
	err = spi_cs_ctrl(dev_data, false);
    6738:	4621      	mov	r1, r4
    673a:	4628      	mov	r0, r5
    673c:	f7ff ffae 	bl	669c <spi_cs_ctrl>
	if (err) {
    6740:	4604      	mov	r4, r0
    6742:	2800      	cmp	r0, #0
    6744:	d1f2      	bne.n	672c <reg_write.part.0+0x40>
	k_busy_wait(T_SWX);
    6746:	2092      	movs	r0, #146	; 0x92
    6748:	f005 f952 	bl	b9f0 <k_busy_wait>
	dev_data->last_read_burst = false;
    674c:	f885 4069 	strb.w	r4, [r5, #105]	; 0x69
	return 0;
    6750:	e7ec      	b.n	672c <reg_write.part.0+0x40>
    6752:	bf00      	nop
    6754:	0000d896 	.word	0x0000d896
    6758:	0000c774 	.word	0x0000c774

0000675c <update_cpi>:
{
    675c:	b5f0      	push	{r4, r5, r6, r7, lr}
	if ((cpi > PMW3360_MAX_CPI) || (cpi < PMW3360_MIN_CPI)) {
    675e:	f1a1 0264 	sub.w	r2, r1, #100	; 0x64
    6762:	f642 637c 	movw	r3, #11900	; 0x2e7c
{
    6766:	b087      	sub	sp, #28
	if ((cpi > PMW3360_MAX_CPI) || (cpi < PMW3360_MIN_CPI)) {
    6768:	429a      	cmp	r2, r3
{
    676a:	4605      	mov	r5, r0
    676c:	af00      	add	r7, sp, #0
	if ((cpi > PMW3360_MAX_CPI) || (cpi < PMW3360_MIN_CPI)) {
    676e:	d914      	bls.n	679a <update_cpi+0x3e>
		LOG_ERR("CPI value %u out of range", cpi);
    6770:	466c      	mov	r4, sp
    6772:	4b1e      	ldr	r3, [pc, #120]	; (67ec <update_cpi+0x90>)
    6774:	481e      	ldr	r0, [pc, #120]	; (67f0 <update_cpi+0x94>)
    6776:	b088      	sub	sp, #32
    6778:	466a      	mov	r2, sp
    677a:	e9c2 3105 	strd	r3, r1, [r2, #20]
    677e:	2303      	movs	r3, #3
    6780:	f842 3f10 	str.w	r3, [r2, #16]!
    6784:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
    6788:	f005 f934 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
    678c:	46a5      	mov	sp, r4
		return -EINVAL;
    678e:	f06f 0415 	mvn.w	r4, #21
}
    6792:	4620      	mov	r0, r4
    6794:	371c      	adds	r7, #28
    6796:	46bd      	mov	sp, r7
    6798:	bdf0      	pop	{r4, r5, r6, r7, pc}
	LOG_INF("Setting CPI to %u (reg value 0x%x)", cpi, value);
    679a:	4b16      	ldr	r3, [pc, #88]	; (67f4 <update_cpi+0x98>)
    679c:	4814      	ldr	r0, [pc, #80]	; (67f0 <update_cpi+0x94>)
    679e:	466e      	mov	r6, sp
    67a0:	b088      	sub	sp, #32
    67a2:	466a      	mov	r2, sp
	uint8_t value = (cpi / 100) - 1;
    67a4:	2464      	movs	r4, #100	; 0x64
    67a6:	fbb1 f4f4 	udiv	r4, r1, r4
    67aa:	3c01      	subs	r4, #1
	LOG_INF("Setting CPI to %u (reg value 0x%x)", cpi, value);
    67ac:	e9c2 3105 	strd	r3, r1, [r2, #20]
	uint8_t value = (cpi / 100) - 1;
    67b0:	b2e4      	uxtb	r4, r4
	LOG_INF("Setting CPI to %u (reg value 0x%x)", cpi, value);
    67b2:	2304      	movs	r3, #4
    67b4:	61d4      	str	r4, [r2, #28]
    67b6:	f44f 5103 	mov.w	r1, #8384	; 0x20c0
    67ba:	f842 3f10 	str.w	r3, [r2, #16]!
    67be:	f005 f919 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
	int err = reg_write(dev_data, PMW3360_REG_CONFIG1, value);
    67c2:	4622      	mov	r2, r4
    67c4:	46b5      	mov	sp, r6
    67c6:	210f      	movs	r1, #15
    67c8:	4628      	mov	r0, r5
    67ca:	f005 f916 	bl	b9fa <reg_write>
	if (err) {
    67ce:	4604      	mov	r4, r0
    67d0:	2800      	cmp	r0, #0
    67d2:	d0de      	beq.n	6792 <update_cpi+0x36>
		LOG_ERR("Failed to change CPI");
    67d4:	4b08      	ldr	r3, [pc, #32]	; (67f8 <update_cpi+0x9c>)
    67d6:	617b      	str	r3, [r7, #20]
    67d8:	4805      	ldr	r0, [pc, #20]	; (67f0 <update_cpi+0x94>)
    67da:	2302      	movs	r3, #2
    67dc:	f107 0210 	add.w	r2, r7, #16
    67e0:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    67e4:	613b      	str	r3, [r7, #16]
    67e6:	f005 f905 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
    67ea:	e7d2      	b.n	6792 <update_cpi+0x36>
    67ec:	0000d8b4 	.word	0x0000d8b4
    67f0:	0000c774 	.word	0x0000c774
    67f4:	0000d8ce 	.word	0x0000d8ce
    67f8:	0000d8f1 	.word	0x0000d8f1

000067fc <update_downshift_time>:
{
    67fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	switch (reg_addr) {
    6800:	2917      	cmp	r1, #23
{
    6802:	b086      	sub	sp, #24
    6804:	4606      	mov	r6, r0
    6806:	af00      	add	r7, sp, #0
    6808:	460d      	mov	r5, r1
    680a:	4614      	mov	r4, r2
	switch (reg_addr) {
    680c:	d015      	beq.n	683a <update_downshift_time+0x3e>
    680e:	291a      	cmp	r1, #26
    6810:	d02c      	beq.n	686c <update_downshift_time+0x70>
    6812:	2914      	cmp	r1, #20
    6814:	d02e      	beq.n	6874 <update_downshift_time+0x78>
		LOG_ERR("Not supported");
    6816:	4b2d      	ldr	r3, [pc, #180]	; (68cc <update_downshift_time+0xd0>)
    6818:	617b      	str	r3, [r7, #20]
    681a:	482d      	ldr	r0, [pc, #180]	; (68d0 <update_downshift_time+0xd4>)
    681c:	2302      	movs	r3, #2
    681e:	f107 0210 	add.w	r2, r7, #16
    6822:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -ENOTSUP;
    6826:	f06f 0485 	mvn.w	r4, #133	; 0x85
		LOG_ERR("Not supported");
    682a:	613b      	str	r3, [r7, #16]
    682c:	f005 f8e2 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
}
    6830:	4620      	mov	r0, r4
    6832:	3718      	adds	r7, #24
    6834:	46bd      	mov	sp, r7
    6836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		maxtime = 81600;
    683a:	4a26      	ldr	r2, [pc, #152]	; (68d4 <update_downshift_time+0xd8>)
		mintime = 320;
    683c:	f44f 73a0 	mov.w	r3, #320	; 0x140
	if ((time > maxtime) || (time < mintime)) {
    6840:	4294      	cmp	r4, r2
    6842:	d801      	bhi.n	6848 <update_downshift_time+0x4c>
    6844:	429c      	cmp	r4, r3
    6846:	d219      	bcs.n	687c <update_downshift_time+0x80>
		LOG_WRN("Downshift time %u out of range", time);
    6848:	4b23      	ldr	r3, [pc, #140]	; (68d8 <update_downshift_time+0xdc>)
    684a:	4821      	ldr	r0, [pc, #132]	; (68d0 <update_downshift_time+0xd4>)
    684c:	466d      	mov	r5, sp
    684e:	b088      	sub	sp, #32
    6850:	466a      	mov	r2, sp
    6852:	e9c2 3405 	strd	r3, r4, [r2, #20]
    6856:	2303      	movs	r3, #3
    6858:	f842 3f10 	str.w	r3, [r2, #16]!
    685c:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    6860:	f005 f8c8 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
		return -EINVAL;
    6864:	f06f 0415 	mvn.w	r4, #21
    6868:	46ad      	mov	sp, r5
    686a:	e7e1      	b.n	6830 <update_downshift_time+0x34>
	switch (reg_addr) {
    686c:	4a1b      	ldr	r2, [pc, #108]	; (68dc <update_downshift_time+0xe0>)
    686e:	f44f 6348 	mov.w	r3, #3200	; 0xc80
    6872:	e7e5      	b.n	6840 <update_downshift_time+0x44>
		mintime = 10;
    6874:	230a      	movs	r3, #10
		maxtime = 2550;
    6876:	f640 12f6 	movw	r2, #2550	; 0x9f6
    687a:	e7e1      	b.n	6840 <update_downshift_time+0x44>
	LOG_INF("Set downshift time to %u ms (reg value 0x%x)", time, value);
    687c:	4918      	ldr	r1, [pc, #96]	; (68e0 <update_downshift_time+0xe4>)
	uint8_t value = time / mintime;
    687e:	fbb4 f3f3 	udiv	r3, r4, r3
	LOG_INF("Set downshift time to %u ms (reg value 0x%x)", time, value);
    6882:	46e8      	mov	r8, sp
    6884:	b088      	sub	sp, #32
    6886:	466a      	mov	r2, sp
    6888:	e9c2 1405 	strd	r1, r4, [r2, #20]
    688c:	b2dc      	uxtb	r4, r3
    688e:	2304      	movs	r3, #4
    6890:	61d4      	str	r4, [r2, #28]
    6892:	480f      	ldr	r0, [pc, #60]	; (68d0 <update_downshift_time+0xd4>)
    6894:	f842 3f10 	str.w	r3, [r2, #16]!
    6898:	f44f 5103 	mov.w	r1, #8384	; 0x20c0
    689c:	f005 f8aa 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
	int err = reg_write(dev_data, reg_addr, value);
    68a0:	4622      	mov	r2, r4
    68a2:	46c5      	mov	sp, r8
    68a4:	4629      	mov	r1, r5
    68a6:	4630      	mov	r0, r6
    68a8:	f005 f8a7 	bl	b9fa <reg_write>
	if (err) {
    68ac:	4604      	mov	r4, r0
    68ae:	2800      	cmp	r0, #0
    68b0:	d0be      	beq.n	6830 <update_downshift_time+0x34>
		LOG_ERR("Failed to change downshift time");
    68b2:	4b0c      	ldr	r3, [pc, #48]	; (68e4 <update_downshift_time+0xe8>)
    68b4:	617b      	str	r3, [r7, #20]
    68b6:	4806      	ldr	r0, [pc, #24]	; (68d0 <update_downshift_time+0xd4>)
    68b8:	2302      	movs	r3, #2
    68ba:	f107 0210 	add.w	r2, r7, #16
    68be:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    68c2:	613b      	str	r3, [r7, #16]
    68c4:	f005 f896 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
    68c8:	e7b2      	b.n	6830 <update_downshift_time+0x34>
    68ca:	bf00      	nop
    68cc:	0000d906 	.word	0x0000d906
    68d0:	0000c774 	.word	0x0000c774
    68d4:	00013ec0 	.word	0x00013ec0
    68d8:	0000d914 	.word	0x0000d914
    68dc:	000c7380 	.word	0x000c7380
    68e0:	0000d933 	.word	0x0000d933
    68e4:	0000d960 	.word	0x0000d960

000068e8 <pmw3360_async_init_configure>:
{
    68e8:	b510      	push	{r4, lr}
	err = update_cpi(dev_data, CONFIG_PMW3360_CPI);
    68ea:	f44f 61c8 	mov.w	r1, #1600	; 0x640
{
    68ee:	4604      	mov	r4, r0
	err = update_cpi(dev_data, CONFIG_PMW3360_CPI);
    68f0:	f7ff ff34 	bl	675c <update_cpi>
	if (!err) {
    68f4:	b9a0      	cbnz	r0, 6920 <pmw3360_async_init_configure+0x38>
		err = update_downshift_time(dev_data,
    68f6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    68fa:	2114      	movs	r1, #20
    68fc:	4620      	mov	r0, r4
    68fe:	f7ff ff7d 	bl	67fc <update_downshift_time>
	if (!err) {
    6902:	b968      	cbnz	r0, 6920 <pmw3360_async_init_configure+0x38>
		err = update_downshift_time(dev_data,
    6904:	f242 4204 	movw	r2, #9220	; 0x2404
    6908:	2117      	movs	r1, #23
    690a:	4620      	mov	r0, r4
    690c:	f7ff ff76 	bl	67fc <update_downshift_time>
	if (!err) {
    6910:	b930      	cbnz	r0, 6920 <pmw3360_async_init_configure+0x38>
		err = update_downshift_time(dev_data,
    6912:	4620      	mov	r0, r4
    6914:	4a03      	ldr	r2, [pc, #12]	; (6924 <pmw3360_async_init_configure+0x3c>)
}
    6916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		err = update_downshift_time(dev_data,
    691a:	211a      	movs	r1, #26
    691c:	f7ff bf6e 	b.w	67fc <update_downshift_time>
}
    6920:	bd10      	pop	{r4, pc}
    6922:	bf00      	nop
    6924:	000249f0 	.word	0x000249f0

00006928 <update_sample_time.constprop.0>:
static int update_sample_time(struct pmw3360_data *dev_data,
    6928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if ((sample_time > maxtime) || (sample_time < mintime)) {
    692c:	1e56      	subs	r6, r2, #1
static int update_sample_time(struct pmw3360_data *dev_data,
    692e:	b086      	sub	sp, #24
	if ((sample_time > maxtime) || (sample_time < mintime)) {
    6930:	f5b6 6f1b 	cmp.w	r6, #2480	; 0x9b0
static int update_sample_time(struct pmw3360_data *dev_data,
    6934:	4604      	mov	r4, r0
    6936:	af00      	add	r7, sp, #0
    6938:	460d      	mov	r5, r1
    693a:	4613      	mov	r3, r2
	if ((sample_time > maxtime) || (sample_time < mintime)) {
    693c:	d315      	bcc.n	696a <update_sample_time.constprop.0+0x42>
		LOG_WRN("Sample time %u out of range", sample_time);
    693e:	466c      	mov	r4, sp
    6940:	491f      	ldr	r1, [pc, #124]	; (69c0 <update_sample_time.constprop.0+0x98>)
    6942:	4820      	ldr	r0, [pc, #128]	; (69c4 <update_sample_time.constprop.0+0x9c>)
    6944:	b088      	sub	sp, #32
    6946:	466a      	mov	r2, sp
    6948:	e9c2 1305 	strd	r1, r3, [r2, #20]
    694c:	2303      	movs	r3, #3
    694e:	f842 3f10 	str.w	r3, [r2, #16]!
    6952:	f44f 51c4 	mov.w	r1, #6272	; 0x1880
    6956:	f005 f84d 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
    695a:	46a5      	mov	sp, r4
		return -EINVAL;
    695c:	f06f 0415 	mvn.w	r4, #21
}
    6960:	4620      	mov	r0, r4
    6962:	3718      	adds	r7, #24
    6964:	46bd      	mov	sp, r7
    6966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	LOG_INF("Set sample time to %u ms", sample_time);
    696a:	4917      	ldr	r1, [pc, #92]	; (69c8 <update_sample_time.constprop.0+0xa0>)
    696c:	4815      	ldr	r0, [pc, #84]	; (69c4 <update_sample_time.constprop.0+0x9c>)
    696e:	46e8      	mov	r8, sp
    6970:	b088      	sub	sp, #32
    6972:	466a      	mov	r2, sp
    6974:	e9c2 1305 	strd	r1, r3, [r2, #20]
    6978:	2303      	movs	r3, #3
    697a:	f842 3f10 	str.w	r3, [r2, #16]!
    697e:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
    6982:	f005 f837 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
	int err = reg_write(dev_data, reg_addr_lower, buf[0]);
    6986:	4621      	mov	r1, r4
    6988:	4810      	ldr	r0, [pc, #64]	; (69cc <update_sample_time.constprop.0+0xa4>)
    698a:	46c5      	mov	sp, r8
    698c:	b2f2      	uxtb	r2, r6
    698e:	f005 f834 	bl	b9fa <reg_write>
	if (!err) {
    6992:	4604      	mov	r4, r0
    6994:	b938      	cbnz	r0, 69a6 <update_sample_time.constprop.0+0x7e>
		err = reg_write(dev_data, reg_addr_upper, buf[1]);
    6996:	480d      	ldr	r0, [pc, #52]	; (69cc <update_sample_time.constprop.0+0xa4>)
    6998:	f3c6 2207 	ubfx	r2, r6, #8, #8
    699c:	4629      	mov	r1, r5
    699e:	f005 f82c 	bl	b9fa <reg_write>
    69a2:	4604      	mov	r4, r0
    69a4:	e7dc      	b.n	6960 <update_sample_time.constprop.0+0x38>
		LOG_ERR("Failed to change sample time");
    69a6:	4b0a      	ldr	r3, [pc, #40]	; (69d0 <update_sample_time.constprop.0+0xa8>)
    69a8:	617b      	str	r3, [r7, #20]
    69aa:	4806      	ldr	r0, [pc, #24]	; (69c4 <update_sample_time.constprop.0+0x9c>)
    69ac:	2302      	movs	r3, #2
    69ae:	f107 0210 	add.w	r2, r7, #16
    69b2:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    69b6:	613b      	str	r3, [r7, #16]
    69b8:	f005 f81c 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
    69bc:	e7d0      	b.n	6960 <update_sample_time.constprop.0+0x38>
    69be:	bf00      	nop
    69c0:	0000d980 	.word	0x0000d980
    69c4:	0000c774 	.word	0x0000c774
    69c8:	0000d99c 	.word	0x0000d99c
    69cc:	200008f8 	.word	0x200008f8
    69d0:	0000d9b5 	.word	0x0000d9b5

000069d4 <pmw3360_async_init_fw_load_continue>:
{
    69d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    69d6:	b08f      	sub	sp, #60	; 0x3c
	LOG_INF("Uploading optical sensor firmware...");
    69d8:	4b35      	ldr	r3, [pc, #212]	; (6ab0 <pmw3360_async_init_fw_load_continue+0xdc>)
    69da:	930d      	str	r3, [sp, #52]	; 0x34
{
    69dc:	4605      	mov	r5, r0
	LOG_INF("Uploading optical sensor firmware...");
    69de:	aa0c      	add	r2, sp, #48	; 0x30
    69e0:	4834      	ldr	r0, [pc, #208]	; (6ab4 <pmw3360_async_init_fw_load_continue+0xe0>)
    69e2:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
    69e6:	2602      	movs	r6, #2
    69e8:	960c      	str	r6, [sp, #48]	; 0x30
    69ea:	f005 f803 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
	err = reg_write(dev_data, PMW3360_REG_SROM_ENABLE, 0x18);
    69ee:	2218      	movs	r2, #24
    69f0:	2113      	movs	r1, #19
    69f2:	4628      	mov	r0, r5
    69f4:	f005 f801 	bl	b9fa <reg_write>
	if (err) {
    69f8:	4604      	mov	r4, r0
    69fa:	b148      	cbz	r0, 6a10 <pmw3360_async_init_fw_load_continue+0x3c>
		LOG_ERR("Cannot start SROM download");
    69fc:	4b2e      	ldr	r3, [pc, #184]	; (6ab8 <pmw3360_async_init_fw_load_continue+0xe4>)
    69fe:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
		LOG_ERR("Cannot write firmware to sensor");
    6a02:	482c      	ldr	r0, [pc, #176]	; (6ab4 <pmw3360_async_init_fw_load_continue+0xe0>)
    6a04:	aa0c      	add	r2, sp, #48	; 0x30
    6a06:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6a0a:	f004 fff3 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
    6a0e:	e029      	b.n	6a64 <pmw3360_async_init_fw_load_continue+0x90>
	err = burst_write(dev_data, PMW3360_REG_SROM_LOAD_BURST,
    6a10:	4b2a      	ldr	r3, [pc, #168]	; (6abc <pmw3360_async_init_fw_load_continue+0xe8>)
	err = spi_cs_ctrl(dev_data, true);
    6a12:	2101      	movs	r1, #1
	err = burst_write(dev_data, PMW3360_REG_SROM_LOAD_BURST,
    6a14:	681b      	ldr	r3, [r3, #0]
    6a16:	9301      	str	r3, [sp, #4]
	err = spi_cs_ctrl(dev_data, true);
    6a18:	4628      	mov	r0, r5
    6a1a:	f7ff fe3f 	bl	669c <spi_cs_ctrl>
	if (err) {
    6a1e:	4604      	mov	r4, r0
    6a20:	bb60      	cbnz	r0, 6a7c <pmw3360_async_init_fw_load_continue+0xa8>
	uint8_t write_buf = reg | SPI_WRITE_BIT;
    6a22:	23e2      	movs	r3, #226	; 0xe2
    6a24:	f88d 300f 	strb.w	r3, [sp, #15]
	struct spi_buf tx_buf = {
    6a28:	f10d 030f 	add.w	r3, sp, #15
    6a2c:	9304      	str	r3, [sp, #16]
	const struct spi_buf_set tx = {
    6a2e:	aa04      	add	r2, sp, #16
	struct spi_buf tx_buf = {
    6a30:	2301      	movs	r3, #1
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6a32:	68a8      	ldr	r0, [r5, #8]
	struct spi_buf tx_buf = {
    6a34:	9305      	str	r3, [sp, #20]
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6a36:	a906      	add	r1, sp, #24
	const struct spi_buf_set tx = {
    6a38:	e9cd 2306 	strd	r2, r3, [sp, #24]
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6a3c:	f7ff fe22 	bl	6684 <spi_write.constprop.0>
	if (err) {
    6a40:	4604      	mov	r4, r0
    6a42:	b990      	cbnz	r0, 6a6a <pmw3360_async_init_fw_load_continue+0x96>
    6a44:	4f1e      	ldr	r7, [pc, #120]	; (6ac0 <pmw3360_async_init_fw_load_continue+0xec>)
	for (size_t i = 0; i < size; i++) {
    6a46:	4606      	mov	r6, r0
    6a48:	9b01      	ldr	r3, [sp, #4]
    6a4a:	42b3      	cmp	r3, r6
    6a4c:	d11b      	bne.n	6a86 <pmw3360_async_init_fw_load_continue+0xb2>
	err = spi_cs_ctrl(dev_data, false);
    6a4e:	2100      	movs	r1, #0
    6a50:	4628      	mov	r0, r5
    6a52:	f7ff fe23 	bl	669c <spi_cs_ctrl>
	if (err) {
    6a56:	4604      	mov	r4, r0
    6a58:	b980      	cbnz	r0, 6a7c <pmw3360_async_init_fw_load_continue+0xa8>
	k_busy_wait(T_BEXIT);
    6a5a:	2001      	movs	r0, #1
    6a5c:	f004 ffc8 	bl	b9f0 <k_busy_wait>
	dev_data->last_read_burst = false;
    6a60:	f885 4069 	strb.w	r4, [r5, #105]	; 0x69
}
    6a64:	4620      	mov	r0, r4
    6a66:	b00f      	add	sp, #60	; 0x3c
    6a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Burst write failed on SPI write");
    6a6a:	4b16      	ldr	r3, [pc, #88]	; (6ac4 <pmw3360_async_init_fw_load_continue+0xf0>)
    6a6c:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
			LOG_ERR("Burst write failed on SPI write (data)");
    6a70:	4810      	ldr	r0, [pc, #64]	; (6ab4 <pmw3360_async_init_fw_load_continue+0xe0>)
    6a72:	aa0c      	add	r2, sp, #48	; 0x30
    6a74:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6a78:	f004 ffbc 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
		LOG_ERR("Cannot write firmware to sensor");
    6a7c:	4b12      	ldr	r3, [pc, #72]	; (6ac8 <pmw3360_async_init_fw_load_continue+0xf4>)
    6a7e:	930d      	str	r3, [sp, #52]	; 0x34
    6a80:	2302      	movs	r3, #2
    6a82:	930c      	str	r3, [sp, #48]	; 0x30
    6a84:	e7bd      	b.n	6a02 <pmw3360_async_init_fw_load_continue+0x2e>
		write_buf = buf[i];
    6a86:	f817 3b01 	ldrb.w	r3, [r7], #1
		err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6a8a:	68a8      	ldr	r0, [r5, #8]
		write_buf = buf[i];
    6a8c:	f88d 300f 	strb.w	r3, [sp, #15]
		err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6a90:	a906      	add	r1, sp, #24
    6a92:	f7ff fdf7 	bl	6684 <spi_write.constprop.0>
		if (err) {
    6a96:	4604      	mov	r4, r0
    6a98:	b120      	cbz	r0, 6aa4 <pmw3360_async_init_fw_load_continue+0xd0>
			LOG_ERR("Burst write failed on SPI write (data)");
    6a9a:	4b0c      	ldr	r3, [pc, #48]	; (6acc <pmw3360_async_init_fw_load_continue+0xf8>)
    6a9c:	930d      	str	r3, [sp, #52]	; 0x34
    6a9e:	2302      	movs	r3, #2
    6aa0:	930c      	str	r3, [sp, #48]	; 0x30
    6aa2:	e7e5      	b.n	6a70 <pmw3360_async_init_fw_load_continue+0x9c>
		k_busy_wait(T_BRSEP);
    6aa4:	200f      	movs	r0, #15
    6aa6:	f004 ffa3 	bl	b9f0 <k_busy_wait>
	for (size_t i = 0; i < size; i++) {
    6aaa:	3601      	adds	r6, #1
    6aac:	e7cc      	b.n	6a48 <pmw3360_async_init_fw_load_continue+0x74>
    6aae:	bf00      	nop
    6ab0:	0000d9d2 	.word	0x0000d9d2
    6ab4:	0000c774 	.word	0x0000c774
    6ab8:	0000d9f7 	.word	0x0000d9f7
    6abc:	0000ca44 	.word	0x0000ca44
    6ac0:	0000dcef 	.word	0x0000dcef
    6ac4:	0000da12 	.word	0x0000da12
    6ac8:	0000da59 	.word	0x0000da59
    6acc:	0000da32 	.word	0x0000da32

00006ad0 <irq_handler>:
{
    6ad0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	err = gpio_pin_interrupt_configure(pmw3360_data.irq_gpio_dev,
    6ad2:	4b0e      	ldr	r3, [pc, #56]	; (6b0c <irq_handler+0x3c>)
    6ad4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    6ad8:	6858      	ldr	r0, [r3, #4]
    6ada:	f004 ffa2 	bl	ba22 <gpio_pin_interrupt_configure.constprop.0>
	if (unlikely(err)) {
    6ade:	b178      	cbz	r0, 6b00 <irq_handler+0x30>
		LOG_ERR("Cannot disable IRQ");
    6ae0:	4b0b      	ldr	r3, [pc, #44]	; (6b10 <irq_handler+0x40>)
    6ae2:	9305      	str	r3, [sp, #20]
    6ae4:	480b      	ldr	r0, [pc, #44]	; (6b14 <irq_handler+0x44>)
    6ae6:	2302      	movs	r3, #2
    6ae8:	aa04      	add	r2, sp, #16
    6aea:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6aee:	9304      	str	r3, [sp, #16]
    6af0:	f004 ff80 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
		k_panic();
    6af4:	4040      	eors	r0, r0
    6af6:	f380 8811 	msr	BASEPRI, r0
    6afa:	f04f 0004 	mov.w	r0, #4
    6afe:	df02      	svc	2
	k_work_submit(&pmw3360_data.trigger_handler_work);
    6b00:	4805      	ldr	r0, [pc, #20]	; (6b18 <irq_handler+0x48>)
}
    6b02:	b007      	add	sp, #28
    6b04:	f85d eb04 	ldr.w	lr, [sp], #4
	k_work_submit(&pmw3360_data.trigger_handler_work);
    6b08:	f002 bf8e 	b.w	9a28 <k_work_submit>
    6b0c:	200008f8 	.word	0x200008f8
    6b10:	0000da79 	.word	0x0000da79
    6b14:	0000c774 	.word	0x0000c774
    6b18:	20000918 	.word	0x20000918

00006b1c <trigger_handler>:
{
    6b1c:	b530      	push	{r4, r5, lr}
    6b1e:	b089      	sub	sp, #36	; 0x24
	__asm__ volatile(
    6b20:	f04f 0320 	mov.w	r3, #32
    6b24:	f3ef 8211 	mrs	r2, BASEPRI
    6b28:	f383 8812 	msr	BASEPRI_MAX, r3
    6b2c:	f3bf 8f6f 	isb	sy
	handler = pmw3360_data.data_ready_handler;
    6b30:	4c1a      	ldr	r4, [pc, #104]	; (6b9c <trigger_handler+0x80>)
    6b32:	69e3      	ldr	r3, [r4, #28]
	__asm__ volatile(
    6b34:	f382 8811 	msr	BASEPRI, r2
    6b38:	f3bf 8f6f 	isb	sy
	if (!handler) {
    6b3c:	b363      	cbz	r3, 6b98 <trigger_handler+0x7c>
	struct sensor_trigger trig = {
    6b3e:	2201      	movs	r2, #1
    6b40:	f8ad 2004 	strh.w	r2, [sp, #4]
    6b44:	2239      	movs	r2, #57	; 0x39
	handler(DEVICE_DT_INST_GET(0), &trig);
    6b46:	4816      	ldr	r0, [pc, #88]	; (6ba0 <trigger_handler+0x84>)
	struct sensor_trigger trig = {
    6b48:	f8ad 2006 	strh.w	r2, [sp, #6]
	handler(DEVICE_DT_INST_GET(0), &trig);
    6b4c:	a901      	add	r1, sp, #4
    6b4e:	4798      	blx	r3
	__asm__ volatile(
    6b50:	f04f 0320 	mov.w	r3, #32
    6b54:	f3ef 8511 	mrs	r5, BASEPRI
    6b58:	f383 8812 	msr	BASEPRI_MAX, r3
    6b5c:	f3bf 8f6f 	isb	sy
	if (pmw3360_data.data_ready_handler) {
    6b60:	69e0      	ldr	r0, [r4, #28]
    6b62:	b120      	cbz	r0, 6b6e <trigger_handler+0x52>
		err = gpio_pin_interrupt_configure(pmw3360_data.irq_gpio_dev,
    6b64:	6860      	ldr	r0, [r4, #4]
    6b66:	f04f 7110 	mov.w	r1, #37748736	; 0x2400000
    6b6a:	f004 ff5a 	bl	ba22 <gpio_pin_interrupt_configure.constprop.0>
	__asm__ volatile(
    6b6e:	f385 8811 	msr	BASEPRI, r5
    6b72:	f3bf 8f6f 	isb	sy
	if (unlikely(err)) {
    6b76:	b178      	cbz	r0, 6b98 <trigger_handler+0x7c>
		LOG_ERR("Cannot re-enable IRQ");
    6b78:	4b0a      	ldr	r3, [pc, #40]	; (6ba4 <trigger_handler+0x88>)
    6b7a:	9307      	str	r3, [sp, #28]
    6b7c:	480a      	ldr	r0, [pc, #40]	; (6ba8 <trigger_handler+0x8c>)
    6b7e:	2302      	movs	r3, #2
    6b80:	aa06      	add	r2, sp, #24
    6b82:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6b86:	9306      	str	r3, [sp, #24]
    6b88:	f004 ff34 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
		k_panic();
    6b8c:	4040      	eors	r0, r0
    6b8e:	f380 8811 	msr	BASEPRI, r0
    6b92:	f04f 0004 	mov.w	r0, #4
    6b96:	df02      	svc	2
}
    6b98:	b009      	add	sp, #36	; 0x24
    6b9a:	bd30      	pop	{r4, r5, pc}
    6b9c:	200008f8 	.word	0x200008f8
    6ba0:	0000c5bc 	.word	0x0000c5bc
    6ba4:	0000da8c 	.word	0x0000da8c
    6ba8:	0000c774 	.word	0x0000c774

00006bac <pmw3360_trigger_set>:
	struct pmw3360_data *dev_data = &pmw3360_data;
	int err;

	ARG_UNUSED(dev);

	if (unlikely(trig->type != SENSOR_TRIG_DATA_READY)) {
    6bac:	880b      	ldrh	r3, [r1, #0]
    6bae:	2b01      	cmp	r3, #1
{
    6bb0:	b570      	push	{r4, r5, r6, lr}
    6bb2:	4615      	mov	r5, r2
	if (unlikely(trig->type != SENSOR_TRIG_DATA_READY)) {
    6bb4:	d11e      	bne.n	6bf4 <pmw3360_trigger_set+0x48>
		return -ENOTSUP;
	}

	if (unlikely(trig->chan != SENSOR_CHAN_ALL)) {
    6bb6:	884b      	ldrh	r3, [r1, #2]
    6bb8:	2b39      	cmp	r3, #57	; 0x39
    6bba:	d11b      	bne.n	6bf4 <pmw3360_trigger_set+0x48>
		return -ENOTSUP;
	}

	if (unlikely(!dev_data->ready)) {
    6bbc:	4c10      	ldr	r4, [pc, #64]	; (6c00 <pmw3360_trigger_set+0x54>)
    6bbe:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
    6bc2:	b1d3      	cbz	r3, 6bfa <pmw3360_trigger_set+0x4e>
	__asm__ volatile(
    6bc4:	f04f 0320 	mov.w	r3, #32
    6bc8:	f3ef 8611 	mrs	r6, BASEPRI
    6bcc:	f383 8812 	msr	BASEPRI_MAX, r3
    6bd0:	f3bf 8f6f 	isb	sy
		return -EBUSY;
	}

	k_spinlock_key_t key = k_spin_lock(&dev_data->lock);

	if (handler) {
    6bd4:	b15a      	cbz	r2, 6bee <pmw3360_trigger_set+0x42>
		err = gpio_pin_interrupt_configure(dev_data->irq_gpio_dev,
    6bd6:	f04f 7110 	mov.w	r1, #37748736	; 0x2400000
						   PMW3360_IRQ_GPIO_PIN,
						   GPIO_INT_LEVEL_LOW);
	} else {
		err = gpio_pin_interrupt_configure(dev_data->irq_gpio_dev,
    6bda:	6860      	ldr	r0, [r4, #4]
    6bdc:	f004 ff21 	bl	ba22 <gpio_pin_interrupt_configure.constprop.0>
						   PMW3360_IRQ_GPIO_PIN,
						   GPIO_INT_DISABLE);
	}

	if (!err) {
    6be0:	b900      	cbnz	r0, 6be4 <pmw3360_trigger_set+0x38>
		dev_data->data_ready_handler = handler;
    6be2:	61e5      	str	r5, [r4, #28]
	__asm__ volatile(
    6be4:	f386 8811 	msr	BASEPRI, r6
    6be8:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&dev_data->lock, key);

	return err;
}
    6bec:	bd70      	pop	{r4, r5, r6, pc}
		err = gpio_pin_interrupt_configure(dev_data->irq_gpio_dev,
    6bee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    6bf2:	e7f2      	b.n	6bda <pmw3360_trigger_set+0x2e>
		return -ENOTSUP;
    6bf4:	f06f 0085 	mvn.w	r0, #133	; 0x85
    6bf8:	e7f8      	b.n	6bec <pmw3360_trigger_set+0x40>
		return -EBUSY;
    6bfa:	f06f 000f 	mvn.w	r0, #15
    6bfe:	e7f5      	b.n	6bec <pmw3360_trigger_set+0x40>
    6c00:	200008f8 	.word	0x200008f8

00006c04 <reg_read>:
{
    6c04:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c06:	b091      	sub	sp, #68	; 0x44
    6c08:	4607      	mov	r7, r0
    6c0a:	f88d 1007 	strb.w	r1, [sp, #7]
	err = spi_cs_ctrl(dev_data, true);
    6c0e:	2101      	movs	r1, #1
{
    6c10:	4616      	mov	r6, r2
	err = spi_cs_ctrl(dev_data, true);
    6c12:	f7ff fd43 	bl	669c <spi_cs_ctrl>
	if (err) {
    6c16:	4604      	mov	r4, r0
    6c18:	b9b8      	cbnz	r0, 6c4a <reg_read+0x46>
	const struct spi_buf tx_buf = {
    6c1a:	f10d 0307 	add.w	r3, sp, #7
    6c1e:	9302      	str	r3, [sp, #8]
    6c20:	2501      	movs	r5, #1
	const struct spi_buf_set tx = {
    6c22:	ab02      	add	r3, sp, #8
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6c24:	68b8      	ldr	r0, [r7, #8]
	const struct spi_buf tx_buf = {
    6c26:	9503      	str	r5, [sp, #12]
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6c28:	a904      	add	r1, sp, #16
	const struct spi_buf_set tx = {
    6c2a:	e9cd 3504 	strd	r3, r5, [sp, #16]
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6c2e:	f7ff fd29 	bl	6684 <spi_write.constprop.0>
	if (err) {
    6c32:	4604      	mov	r4, r0
    6c34:	b160      	cbz	r0, 6c50 <reg_read+0x4c>
		LOG_ERR("Reg read failed on SPI write");
    6c36:	4b16      	ldr	r3, [pc, #88]	; (6c90 <reg_read+0x8c>)
		LOG_ERR("Reg read failed on SPI read");
    6c38:	930f      	str	r3, [sp, #60]	; 0x3c
    6c3a:	4816      	ldr	r0, [pc, #88]	; (6c94 <reg_read+0x90>)
    6c3c:	2302      	movs	r3, #2
    6c3e:	aa0e      	add	r2, sp, #56	; 0x38
    6c40:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6c44:	930e      	str	r3, [sp, #56]	; 0x38
    6c46:	f004 fed5 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
}
    6c4a:	4620      	mov	r0, r4
    6c4c:	b011      	add	sp, #68	; 0x44
    6c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	k_busy_wait(T_SRAD);
    6c50:	20a0      	movs	r0, #160	; 0xa0
    6c52:	f004 fecd 	bl	b9f0 <k_busy_wait>
	const struct spi_buf_set rx = {
    6c56:	ab06      	add	r3, sp, #24
	struct spi_buf rx_buf = {
    6c58:	e9cd 6506 	strd	r6, r5, [sp, #24]
	const struct spi_buf_set rx = {
    6c5c:	e9cd 3508 	strd	r3, r5, [sp, #32]
	err = spi_read(dev_data->spi_dev, &spi_cfg, &rx);
    6c60:	68b8      	ldr	r0, [r7, #8]
    6c62:	6883      	ldr	r3, [r0, #8]
    6c64:	490c      	ldr	r1, [pc, #48]	; (6c98 <reg_read+0x94>)
    6c66:	681d      	ldr	r5, [r3, #0]
    6c68:	4622      	mov	r2, r4
    6c6a:	ab08      	add	r3, sp, #32
    6c6c:	47a8      	blx	r5
	if (err) {
    6c6e:	4604      	mov	r4, r0
    6c70:	b108      	cbz	r0, 6c76 <reg_read+0x72>
		LOG_ERR("Reg read failed on SPI read");
    6c72:	4b0a      	ldr	r3, [pc, #40]	; (6c9c <reg_read+0x98>)
    6c74:	e7e0      	b.n	6c38 <reg_read+0x34>
	err = spi_cs_ctrl(dev_data, false);
    6c76:	4601      	mov	r1, r0
    6c78:	4638      	mov	r0, r7
    6c7a:	f7ff fd0f 	bl	669c <spi_cs_ctrl>
	if (err) {
    6c7e:	4604      	mov	r4, r0
    6c80:	2800      	cmp	r0, #0
    6c82:	d1e2      	bne.n	6c4a <reg_read+0x46>
	k_busy_wait(T_SRX);
    6c84:	2013      	movs	r0, #19
    6c86:	f004 feb3 	bl	b9f0 <k_busy_wait>
	dev_data->last_read_burst = false;
    6c8a:	f887 4069 	strb.w	r4, [r7, #105]	; 0x69
	return 0;
    6c8e:	e7dc      	b.n	6c4a <reg_read+0x46>
    6c90:	0000daa1 	.word	0x0000daa1
    6c94:	0000c774 	.word	0x0000c774
    6c98:	0000ca38 	.word	0x0000ca38
    6c9c:	0000dabe 	.word	0x0000dabe

00006ca0 <pmw3360_async_init_fw_load_verify>:
{
    6ca0:	b530      	push	{r4, r5, lr}
    6ca2:	b089      	sub	sp, #36	; 0x24
	err = reg_read(dev_data, PMW3360_REG_SROM_ID, &fw_id);
    6ca4:	f10d 0206 	add.w	r2, sp, #6
    6ca8:	212a      	movs	r1, #42	; 0x2a
{
    6caa:	4605      	mov	r5, r0
	err = reg_read(dev_data, PMW3360_REG_SROM_ID, &fw_id);
    6cac:	f7ff ffaa 	bl	6c04 <reg_read>
	if (err) {
    6cb0:	4604      	mov	r4, r0
    6cb2:	b150      	cbz	r0, 6cca <pmw3360_async_init_fw_load_verify+0x2a>
		LOG_ERR("Cannot obtain firmware id");
    6cb4:	4b1b      	ldr	r3, [pc, #108]	; (6d24 <pmw3360_async_init_fw_load_verify+0x84>)
		LOG_ERR("Cannot enable REST modes");
    6cb6:	9307      	str	r3, [sp, #28]
    6cb8:	481b      	ldr	r0, [pc, #108]	; (6d28 <pmw3360_async_init_fw_load_verify+0x88>)
    6cba:	2302      	movs	r3, #2
    6cbc:	aa06      	add	r2, sp, #24
    6cbe:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6cc2:	9306      	str	r3, [sp, #24]
    6cc4:	f004 fe96 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
    6cc8:	e00f      	b.n	6cea <pmw3360_async_init_fw_load_verify+0x4a>
	if (fw_id != PMW3360_FIRMWARE_ID) {
    6cca:	f89d 3006 	ldrb.w	r3, [sp, #6]
    6cce:	2b04      	cmp	r3, #4
    6cd0:	d00e      	beq.n	6cf0 <pmw3360_async_init_fw_load_verify+0x50>
		LOG_ERR("Chip is not running from SROM!");
    6cd2:	4b16      	ldr	r3, [pc, #88]	; (6d2c <pmw3360_async_init_fw_load_verify+0x8c>)
		LOG_ERR("Invalid product id!");
    6cd4:	9307      	str	r3, [sp, #28]
    6cd6:	4814      	ldr	r0, [pc, #80]	; (6d28 <pmw3360_async_init_fw_load_verify+0x88>)
    6cd8:	2302      	movs	r3, #2
    6cda:	aa06      	add	r2, sp, #24
    6cdc:	f44f 5182 	mov.w	r1, #4160	; 0x1040
		return -EIO;
    6ce0:	f06f 0404 	mvn.w	r4, #4
		LOG_ERR("Invalid product id!");
    6ce4:	9306      	str	r3, [sp, #24]
    6ce6:	f004 fe85 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
}
    6cea:	4620      	mov	r0, r4
    6cec:	b009      	add	sp, #36	; 0x24
    6cee:	bd30      	pop	{r4, r5, pc}
	err = reg_read(dev_data, PMW3360_REG_PRODUCT_ID, &product_id);
    6cf0:	4601      	mov	r1, r0
    6cf2:	f10d 0207 	add.w	r2, sp, #7
    6cf6:	4628      	mov	r0, r5
    6cf8:	f7ff ff84 	bl	6c04 <reg_read>
	if (err) {
    6cfc:	4604      	mov	r4, r0
    6cfe:	b108      	cbz	r0, 6d04 <pmw3360_async_init_fw_load_verify+0x64>
		LOG_ERR("Cannot obtain product id");
    6d00:	4b0b      	ldr	r3, [pc, #44]	; (6d30 <pmw3360_async_init_fw_load_verify+0x90>)
    6d02:	e7d8      	b.n	6cb6 <pmw3360_async_init_fw_load_verify+0x16>
	if (product_id != PMW3360_PRODUCT_ID) {
    6d04:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6d08:	2b42      	cmp	r3, #66	; 0x42
    6d0a:	d001      	beq.n	6d10 <pmw3360_async_init_fw_load_verify+0x70>
		LOG_ERR("Invalid product id!");
    6d0c:	4b09      	ldr	r3, [pc, #36]	; (6d34 <pmw3360_async_init_fw_load_verify+0x94>)
    6d0e:	e7e1      	b.n	6cd4 <pmw3360_async_init_fw_load_verify+0x34>
	err = reg_write(dev_data, PMW3360_REG_CONFIG2, 0x20);
    6d10:	2220      	movs	r2, #32
    6d12:	2110      	movs	r1, #16
    6d14:	4628      	mov	r0, r5
    6d16:	f004 fe70 	bl	b9fa <reg_write>
	if (err) {
    6d1a:	4604      	mov	r4, r0
    6d1c:	2800      	cmp	r0, #0
    6d1e:	d0e4      	beq.n	6cea <pmw3360_async_init_fw_load_verify+0x4a>
		LOG_ERR("Cannot enable REST modes");
    6d20:	4b05      	ldr	r3, [pc, #20]	; (6d38 <pmw3360_async_init_fw_load_verify+0x98>)
    6d22:	e7c8      	b.n	6cb6 <pmw3360_async_init_fw_load_verify+0x16>
    6d24:	0000dada 	.word	0x0000dada
    6d28:	0000c774 	.word	0x0000c774
    6d2c:	0000daf4 	.word	0x0000daf4
    6d30:	0000db13 	.word	0x0000db13
    6d34:	0000db2c 	.word	0x0000db2c
    6d38:	0000db40 	.word	0x0000db40

00006d3c <pmw3360_async_init_fw_load_start>:
{
    6d3c:	b570      	push	{r4, r5, r6, lr}
    6d3e:	4606      	mov	r6, r0
    6d40:	b086      	sub	sp, #24
	for (uint8_t reg = 0x02; (reg <= 0x06) && !err; reg++) {
    6d42:	2502      	movs	r5, #2
		err = reg_read(dev_data, reg, buf);
    6d44:	4629      	mov	r1, r5
    6d46:	466a      	mov	r2, sp
    6d48:	4630      	mov	r0, r6
    6d4a:	f7ff ff5b 	bl	6c04 <reg_read>
	for (uint8_t reg = 0x02; (reg <= 0x06) && !err; reg++) {
    6d4e:	3501      	adds	r5, #1
    6d50:	b2ed      	uxtb	r5, r5
    6d52:	2d07      	cmp	r5, #7
		err = reg_read(dev_data, reg, buf);
    6d54:	4604      	mov	r4, r0
	for (uint8_t reg = 0x02; (reg <= 0x06) && !err; reg++) {
    6d56:	d00e      	beq.n	6d76 <pmw3360_async_init_fw_load_start+0x3a>
    6d58:	2800      	cmp	r0, #0
    6d5a:	d0f3      	beq.n	6d44 <pmw3360_async_init_fw_load_start+0x8>
		LOG_ERR("Cannot read from data registers");
    6d5c:	4b10      	ldr	r3, [pc, #64]	; (6da0 <pmw3360_async_init_fw_load_start+0x64>)
		LOG_ERR("Cannot initialize SROM");
    6d5e:	9305      	str	r3, [sp, #20]
    6d60:	4810      	ldr	r0, [pc, #64]	; (6da4 <pmw3360_async_init_fw_load_start+0x68>)
    6d62:	2302      	movs	r3, #2
    6d64:	aa04      	add	r2, sp, #16
    6d66:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6d6a:	9304      	str	r3, [sp, #16]
    6d6c:	f004 fe42 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
}
    6d70:	4620      	mov	r0, r4
    6d72:	b006      	add	sp, #24
    6d74:	bd70      	pop	{r4, r5, r6, pc}
	if (err) {
    6d76:	2800      	cmp	r0, #0
    6d78:	d1f0      	bne.n	6d5c <pmw3360_async_init_fw_load_start+0x20>
	err = reg_write(dev_data, PMW3360_REG_CONFIG2, 0x00);
    6d7a:	4602      	mov	r2, r0
    6d7c:	2110      	movs	r1, #16
    6d7e:	4630      	mov	r0, r6
    6d80:	f004 fe3b 	bl	b9fa <reg_write>
	if (err) {
    6d84:	4604      	mov	r4, r0
    6d86:	b108      	cbz	r0, 6d8c <pmw3360_async_init_fw_load_start+0x50>
		LOG_ERR("Cannot disable REST mode");
    6d88:	4b07      	ldr	r3, [pc, #28]	; (6da8 <pmw3360_async_init_fw_load_start+0x6c>)
    6d8a:	e7e8      	b.n	6d5e <pmw3360_async_init_fw_load_start+0x22>
	err = reg_write(dev_data, PMW3360_REG_SROM_ENABLE, 0x1D);
    6d8c:	221d      	movs	r2, #29
    6d8e:	2113      	movs	r1, #19
    6d90:	4630      	mov	r0, r6
    6d92:	f004 fe32 	bl	b9fa <reg_write>
	if (err) {
    6d96:	4604      	mov	r4, r0
    6d98:	2800      	cmp	r0, #0
    6d9a:	d0e9      	beq.n	6d70 <pmw3360_async_init_fw_load_start+0x34>
		LOG_ERR("Cannot initialize SROM");
    6d9c:	4b03      	ldr	r3, [pc, #12]	; (6dac <pmw3360_async_init_fw_load_start+0x70>)
    6d9e:	e7de      	b.n	6d5e <pmw3360_async_init_fw_load_start+0x22>
    6da0:	0000db59 	.word	0x0000db59
    6da4:	0000c774 	.word	0x0000c774
    6da8:	0000db79 	.word	0x0000db79
    6dac:	0000db92 	.word	0x0000db92

00006db0 <pmw3360_attr_set>:

static int pmw3360_attr_set(const struct device *dev, enum sensor_channel chan,
			    enum sensor_attribute attr,
			    const struct sensor_value *val)
{
    6db0:	b5b0      	push	{r4, r5, r7, lr}
	struct pmw3360_data *dev_data = &pmw3360_data;
	int err;

	ARG_UNUSED(dev);

	if (unlikely(chan != SENSOR_CHAN_ALL)) {
    6db2:	2939      	cmp	r1, #57	; 0x39
{
    6db4:	b088      	sub	sp, #32
    6db6:	af00      	add	r7, sp, #0
	if (unlikely(chan != SENSOR_CHAN_ALL)) {
    6db8:	d179      	bne.n	6eae <pmw3360_attr_set+0xfe>
		return -ENOTSUP;
	}

	if (unlikely(!dev_data->ready)) {
    6dba:	4940      	ldr	r1, [pc, #256]	; (6ebc <pmw3360_attr_set+0x10c>)
    6dbc:	f891 1068 	ldrb.w	r1, [r1, #104]	; 0x68
    6dc0:	2900      	cmp	r1, #0
    6dc2:	d077      	beq.n	6eb4 <pmw3360_attr_set+0x104>
		LOG_DBG("Device is not initialized yet");
		return -EBUSY;
	}

	switch ((uint32_t)attr) {
    6dc4:	3a0e      	subs	r2, #14
    6dc6:	2a07      	cmp	r2, #7
    6dc8:	d866      	bhi.n	6e98 <pmw3360_attr_set+0xe8>
    6dca:	e8df f002 	tbb	[pc, r2]
    6dce:	0a04      	.short	0x0a04
    6dd0:	5754514b 	.word	0x5754514b
    6dd4:	615d      	.short	0x615d
	case PMW3360_ATTR_CPI:
		err = update_cpi(dev_data, PMW3360_SVALUE_TO_CPI(*val));
    6dd6:	6819      	ldr	r1, [r3, #0]
    6dd8:	4838      	ldr	r0, [pc, #224]	; (6ebc <pmw3360_attr_set+0x10c>)
    6dda:	f7ff fcbf 	bl	675c <update_cpi>
					PMW3360_REG_CONFIG2,
					PMW3360_SVALUE_TO_BOOL(*val));
		break;

	case PMW3360_ATTR_RUN_DOWNSHIFT_TIME:
		err = update_downshift_time(dev_data,
    6dde:	4604      	mov	r4, r0
					    PMW3360_REG_RUN_DOWNSHIFT,
					    PMW3360_SVALUE_TO_TIME(*val));
		break;
    6de0:	e012      	b.n	6e08 <pmw3360_attr_set+0x58>
	int err = reg_read(dev_data, reg_addr, &value);
    6de2:	4836      	ldr	r0, [pc, #216]	; (6ebc <pmw3360_attr_set+0x10c>)
					PMW3360_SVALUE_TO_BOOL(*val));
    6de4:	681d      	ldr	r5, [r3, #0]
	int err = reg_read(dev_data, reg_addr, &value);
    6de6:	1dfa      	adds	r2, r7, #7
    6de8:	2110      	movs	r1, #16
    6dea:	f7ff ff0b 	bl	6c04 <reg_read>
	if (err) {
    6dee:	4604      	mov	r4, r0
    6df0:	b170      	cbz	r0, 6e10 <pmw3360_attr_set+0x60>
		LOG_ERR("Failed to read Config2 register");
    6df2:	4b33      	ldr	r3, [pc, #204]	; (6ec0 <pmw3360_attr_set+0x110>)
    6df4:	61fb      	str	r3, [r7, #28]
    6df6:	2302      	movs	r3, #2
    6df8:	61bb      	str	r3, [r7, #24]
		LOG_ERR("Failed to set rest mode");
    6dfa:	4832      	ldr	r0, [pc, #200]	; (6ec4 <pmw3360_attr_set+0x114>)
    6dfc:	f107 0218 	add.w	r2, r7, #24
    6e00:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6e04:	f004 fdf6 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
		LOG_ERR("Unknown attribute");
		return -ENOTSUP;
	}

	return err;
}
    6e08:	4620      	mov	r0, r4
    6e0a:	3720      	adds	r7, #32
    6e0c:	46bd      	mov	sp, r7
    6e0e:	bdb0      	pop	{r4, r5, r7, pc}
	WRITE_BIT(value, PMW3360_REST_EN_POS, enable);
    6e10:	79fb      	ldrb	r3, [r7, #7]
    6e12:	b325      	cbz	r5, 6e5e <pmw3360_attr_set+0xae>
    6e14:	f043 0320 	orr.w	r3, r3, #32
	LOG_INF("%sable rest modes", (enable) ? ("En") : ("Dis"));
    6e18:	4a2b      	ldr	r2, [pc, #172]	; (6ec8 <pmw3360_attr_set+0x118>)
	WRITE_BIT(value, PMW3360_REST_EN_POS, enable);
    6e1a:	71fb      	strb	r3, [r7, #7]
	LOG_INF("%sable rest modes", (enable) ? ("En") : ("Dis"));
    6e1c:	4b2b      	ldr	r3, [pc, #172]	; (6ecc <pmw3360_attr_set+0x11c>)
    6e1e:	492c      	ldr	r1, [pc, #176]	; (6ed0 <pmw3360_attr_set+0x120>)
    6e20:	4828      	ldr	r0, [pc, #160]	; (6ec4 <pmw3360_attr_set+0x114>)
    6e22:	466c      	mov	r4, sp
    6e24:	b088      	sub	sp, #32
    6e26:	2d00      	cmp	r5, #0
    6e28:	bf08      	it	eq
    6e2a:	4613      	moveq	r3, r2
    6e2c:	466a      	mov	r2, sp
    6e2e:	e9c2 1305 	strd	r1, r3, [r2, #20]
    6e32:	2502      	movs	r5, #2
    6e34:	4b27      	ldr	r3, [pc, #156]	; (6ed4 <pmw3360_attr_set+0x124>)
    6e36:	7715      	strb	r5, [r2, #28]
    6e38:	f44f 51d6 	mov.w	r1, #6848	; 0x1ac0
    6e3c:	f842 3f10 	str.w	r3, [r2, #16]!
    6e40:	f004 fdd8 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
	err = reg_write(dev_data, reg_addr, value);
    6e44:	481d      	ldr	r0, [pc, #116]	; (6ebc <pmw3360_attr_set+0x10c>)
    6e46:	79fa      	ldrb	r2, [r7, #7]
    6e48:	46a5      	mov	sp, r4
    6e4a:	2110      	movs	r1, #16
    6e4c:	f004 fdd5 	bl	b9fa <reg_write>
	if (err) {
    6e50:	4604      	mov	r4, r0
    6e52:	2800      	cmp	r0, #0
    6e54:	d0d8      	beq.n	6e08 <pmw3360_attr_set+0x58>
		LOG_ERR("Failed to set rest mode");
    6e56:	4b20      	ldr	r3, [pc, #128]	; (6ed8 <pmw3360_attr_set+0x128>)
    6e58:	e9c7 5306 	strd	r5, r3, [r7, #24]
    6e5c:	e7cd      	b.n	6dfa <pmw3360_attr_set+0x4a>
	WRITE_BIT(value, PMW3360_REST_EN_POS, enable);
    6e5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    6e62:	e7d9      	b.n	6e18 <pmw3360_attr_set+0x68>
		err = update_downshift_time(dev_data,
    6e64:	681a      	ldr	r2, [r3, #0]
    6e66:	2114      	movs	r1, #20
    6e68:	4814      	ldr	r0, [pc, #80]	; (6ebc <pmw3360_attr_set+0x10c>)
    6e6a:	f7ff fcc7 	bl	67fc <update_downshift_time>
    6e6e:	e7b6      	b.n	6dde <pmw3360_attr_set+0x2e>
		err = update_downshift_time(dev_data,
    6e70:	681a      	ldr	r2, [r3, #0]
    6e72:	2117      	movs	r1, #23
    6e74:	e7f8      	b.n	6e68 <pmw3360_attr_set+0xb8>
		err = update_downshift_time(dev_data,
    6e76:	681a      	ldr	r2, [r3, #0]
    6e78:	211a      	movs	r1, #26
    6e7a:	e7f5      	b.n	6e68 <pmw3360_attr_set+0xb8>
		err = update_sample_time(dev_data,
    6e7c:	681a      	ldr	r2, [r3, #0]
    6e7e:	2116      	movs	r1, #22
    6e80:	2015      	movs	r0, #21
		err = update_sample_time(dev_data,
    6e82:	f7ff fd51 	bl	6928 <update_sample_time.constprop.0>
    6e86:	e7aa      	b.n	6dde <pmw3360_attr_set+0x2e>
		err = update_sample_time(dev_data,
    6e88:	681a      	ldr	r2, [r3, #0]
    6e8a:	2119      	movs	r1, #25
    6e8c:	2018      	movs	r0, #24
    6e8e:	e7f8      	b.n	6e82 <pmw3360_attr_set+0xd2>
		err = update_sample_time(dev_data,
    6e90:	681a      	ldr	r2, [r3, #0]
    6e92:	211c      	movs	r1, #28
    6e94:	201b      	movs	r0, #27
    6e96:	e7f4      	b.n	6e82 <pmw3360_attr_set+0xd2>
		LOG_ERR("Unknown attribute");
    6e98:	4b10      	ldr	r3, [pc, #64]	; (6edc <pmw3360_attr_set+0x12c>)
    6e9a:	61fb      	str	r3, [r7, #28]
    6e9c:	4809      	ldr	r0, [pc, #36]	; (6ec4 <pmw3360_attr_set+0x114>)
    6e9e:	2302      	movs	r3, #2
    6ea0:	f107 0218 	add.w	r2, r7, #24
    6ea4:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6ea8:	61bb      	str	r3, [r7, #24]
    6eaa:	f004 fda3 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
		return -ENOTSUP;
    6eae:	f06f 0485 	mvn.w	r4, #133	; 0x85
    6eb2:	e7a9      	b.n	6e08 <pmw3360_attr_set+0x58>
		return -EBUSY;
    6eb4:	f06f 040f 	mvn.w	r4, #15
    6eb8:	e7a6      	b.n	6e08 <pmw3360_attr_set+0x58>
    6eba:	bf00      	nop
    6ebc:	200008f8 	.word	0x200008f8
    6ec0:	0000dbb0 	.word	0x0000dbb0
    6ec4:	0000c774 	.word	0x0000c774
    6ec8:	0000dbac 	.word	0x0000dbac
    6ecc:	0000dba9 	.word	0x0000dba9
    6ed0:	0000dbd0 	.word	0x0000dbd0
    6ed4:	01000003 	.word	0x01000003
    6ed8:	0000dbe2 	.word	0x0000dbe2
    6edc:	0000dbfa 	.word	0x0000dbfa

00006ee0 <pmw3360_sample_fetch>:
{
    6ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (unlikely(chan != SENSOR_CHAN_ALL)) {
    6ee2:	2939      	cmp	r1, #57	; 0x39
{
    6ee4:	b093      	sub	sp, #76	; 0x4c
	if (unlikely(chan != SENSOR_CHAN_ALL)) {
    6ee6:	d15b      	bne.n	6fa0 <pmw3360_sample_fetch+0xc0>
	if (unlikely(!dev_data->ready)) {
    6ee8:	4d30      	ldr	r5, [pc, #192]	; (6fac <pmw3360_sample_fetch+0xcc>)
    6eea:	f895 3068 	ldrb.w	r3, [r5, #104]	; 0x68
    6eee:	2b00      	cmp	r3, #0
    6ef0:	d059      	beq.n	6fa6 <pmw3360_sample_fetch+0xc6>
	if (!dev_data->last_read_burst) {
    6ef2:	f895 2069 	ldrb.w	r2, [r5, #105]	; 0x69
    6ef6:	b302      	cbz	r2, 6f3a <pmw3360_sample_fetch+0x5a>
	err = spi_cs_ctrl(dev_data, true);
    6ef8:	482c      	ldr	r0, [pc, #176]	; (6fac <pmw3360_sample_fetch+0xcc>)
    6efa:	2101      	movs	r1, #1
    6efc:	f7ff fbce 	bl	669c <spi_cs_ctrl>
	if (err) {
    6f00:	4604      	mov	r4, r0
    6f02:	bb08      	cbnz	r0, 6f48 <pmw3360_sample_fetch+0x68>
	uint8_t reg_buf[] = {
    6f04:	2350      	movs	r3, #80	; 0x50
    6f06:	f88d 3004 	strb.w	r3, [sp, #4]
	const struct spi_buf tx_buf = {
    6f0a:	ab01      	add	r3, sp, #4
    6f0c:	9304      	str	r3, [sp, #16]
    6f0e:	2601      	movs	r6, #1
	const struct spi_buf_set tx = {
    6f10:	ab04      	add	r3, sp, #16
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6f12:	68a8      	ldr	r0, [r5, #8]
	const struct spi_buf tx_buf = {
    6f14:	9605      	str	r6, [sp, #20]
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6f16:	a906      	add	r1, sp, #24
	const struct spi_buf_set tx = {
    6f18:	e9cd 3606 	strd	r3, r6, [sp, #24]
	err = spi_write(dev_data->spi_dev, &spi_cfg, &tx);
    6f1c:	f7ff fbb2 	bl	6684 <spi_write.constprop.0>
	if (err) {
    6f20:	4604      	mov	r4, r0
    6f22:	b1a0      	cbz	r0, 6f4e <pmw3360_sample_fetch+0x6e>
		LOG_ERR("Motion burst failed on SPI write");
    6f24:	4b22      	ldr	r3, [pc, #136]	; (6fb0 <pmw3360_sample_fetch+0xd0>)
		LOG_ERR("Motion burst failed on SPI read");
    6f26:	9311      	str	r3, [sp, #68]	; 0x44
    6f28:	4822      	ldr	r0, [pc, #136]	; (6fb4 <pmw3360_sample_fetch+0xd4>)
    6f2a:	2302      	movs	r3, #2
    6f2c:	aa10      	add	r2, sp, #64	; 0x40
    6f2e:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6f32:	9310      	str	r3, [sp, #64]	; 0x40
    6f34:	f004 fd5e 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
		return err;
    6f38:	e006      	b.n	6f48 <pmw3360_sample_fetch+0x68>
		err = reg_write(dev_data, PMW3360_REG_MOTION_BURST, 0x00);
    6f3a:	2150      	movs	r1, #80	; 0x50
    6f3c:	4628      	mov	r0, r5
    6f3e:	f004 fd5c 	bl	b9fa <reg_write>
		if (err) {
    6f42:	4604      	mov	r4, r0
    6f44:	2800      	cmp	r0, #0
    6f46:	d0d7      	beq.n	6ef8 <pmw3360_sample_fetch+0x18>
}
    6f48:	4620      	mov	r0, r4
    6f4a:	b013      	add	sp, #76	; 0x4c
    6f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	k_busy_wait(T_SRAD_MOTBR);
    6f4e:	2023      	movs	r0, #35	; 0x23
    6f50:	f004 fd4e 	bl	b9f0 <k_busy_wait>
	const struct spi_buf rx_buf = {
    6f54:	ab02      	add	r3, sp, #8
    6f56:	9308      	str	r3, [sp, #32]
    6f58:	2306      	movs	r3, #6
    6f5a:	9309      	str	r3, [sp, #36]	; 0x24
	const struct spi_buf_set rx = {
    6f5c:	ab08      	add	r3, sp, #32
    6f5e:	e9cd 360a 	strd	r3, r6, [sp, #40]	; 0x28
	err = spi_read(dev_data->spi_dev, &spi_cfg, &rx);
    6f62:	68a8      	ldr	r0, [r5, #8]
    6f64:	6883      	ldr	r3, [r0, #8]
    6f66:	4914      	ldr	r1, [pc, #80]	; (6fb8 <pmw3360_sample_fetch+0xd8>)
    6f68:	681f      	ldr	r7, [r3, #0]
    6f6a:	4622      	mov	r2, r4
    6f6c:	ab0a      	add	r3, sp, #40	; 0x28
    6f6e:	47b8      	blx	r7
	if (err) {
    6f70:	4604      	mov	r4, r0
    6f72:	b108      	cbz	r0, 6f78 <pmw3360_sample_fetch+0x98>
		LOG_ERR("Motion burst failed on SPI read");
    6f74:	4b11      	ldr	r3, [pc, #68]	; (6fbc <pmw3360_sample_fetch+0xdc>)
    6f76:	e7d6      	b.n	6f26 <pmw3360_sample_fetch+0x46>
	err = spi_cs_ctrl(dev_data, false);
    6f78:	4601      	mov	r1, r0
    6f7a:	480c      	ldr	r0, [pc, #48]	; (6fac <pmw3360_sample_fetch+0xcc>)
    6f7c:	f7ff fb8e 	bl	669c <spi_cs_ctrl>
	if (err) {
    6f80:	4604      	mov	r4, r0
    6f82:	2800      	cmp	r0, #0
    6f84:	d1e0      	bne.n	6f48 <pmw3360_sample_fetch+0x68>
	k_busy_wait(T_BEXIT);
    6f86:	4630      	mov	r0, r6
    6f88:	f004 fd32 	bl	b9f0 <k_busy_wait>
			dev_data->x = -x;
    6f8c:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 *
 *  @return 16-bit integer in host endianness.
 */
static inline uint16_t sys_get_le16(const uint8_t src[2])
{
	return ((uint16_t)src[1] << 8) | src[0];
    6f90:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
	dev_data->last_read_burst = true;
    6f94:	f885 6069 	strb.w	r6, [r5, #105]	; 0x69
			dev_data->x = -x;
    6f98:	425b      	negs	r3, r3
    6f9a:	832b      	strh	r3, [r5, #24]
			dev_data->y = y;
    6f9c:	836a      	strh	r2, [r5, #26]
    6f9e:	e7d3      	b.n	6f48 <pmw3360_sample_fetch+0x68>
		return -ENOTSUP;
    6fa0:	f06f 0485 	mvn.w	r4, #133	; 0x85
    6fa4:	e7d0      	b.n	6f48 <pmw3360_sample_fetch+0x68>
		return -EBUSY;
    6fa6:	f06f 040f 	mvn.w	r4, #15
    6faa:	e7cd      	b.n	6f48 <pmw3360_sample_fetch+0x68>
    6fac:	200008f8 	.word	0x200008f8
    6fb0:	0000dc0c 	.word	0x0000dc0c
    6fb4:	0000c774 	.word	0x0000c774
    6fb8:	0000ca38 	.word	0x0000ca38
    6fbc:	0000dc2d 	.word	0x0000dc2d

00006fc0 <pmw3360_init>:
{
    6fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
	k_work_init(&dev_data->trigger_handler_work, trigger_handler);
    6fc2:	4d45      	ldr	r5, [pc, #276]	; (70d8 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xd8>)
    6fc4:	4945      	ldr	r1, [pc, #276]	; (70dc <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xdc>)
{
    6fc6:	b087      	sub	sp, #28
	k_work_init(&dev_data->trigger_handler_work, trigger_handler);
    6fc8:	f105 0020 	add.w	r0, r5, #32
    6fcc:	f005 f817 	bl	bffe <k_work_init>
    6fd0:	4843      	ldr	r0, [pc, #268]	; (70e0 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xe0>)
    6fd2:	f002 f85d 	bl	9090 <z_impl_device_get_binding>
	dev_data->cs_gpio_dev =
    6fd6:	6028      	str	r0, [r5, #0]
	if (!dev_data->cs_gpio_dev) {
    6fd8:	b960      	cbnz	r0, 6ff4 <pmw3360_init+0x34>
		LOG_ERR("Cannot get CS GPIO device");
    6fda:	4b42      	ldr	r3, [pc, #264]	; (70e4 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xe4>)
		LOG_ERR("Cannot get SPI device");
    6fdc:	9305      	str	r3, [sp, #20]
    6fde:	4842      	ldr	r0, [pc, #264]	; (70e8 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xe8>)
    6fe0:	2302      	movs	r3, #2
    6fe2:	aa04      	add	r2, sp, #16
    6fe4:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    6fe8:	9304      	str	r3, [sp, #16]
		return -ENXIO;
    6fea:	f06f 0405 	mvn.w	r4, #5
		LOG_ERR("Cannot get SPI device");
    6fee:	f004 fd01 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
	if (err) {
    6ff2:	e012      	b.n	701a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1a>
	struct gpio_driver_data *data =
    6ff4:	6902      	ldr	r2, [r0, #16]
	const struct gpio_driver_api *api =
    6ff6:	6881      	ldr	r1, [r0, #8]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    6ff8:	6813      	ldr	r3, [r2, #0]
    6ffa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    6ffe:	6013      	str	r3, [r2, #0]
	return api->pin_configure(port, pin, flags);
    7000:	680b      	ldr	r3, [r1, #0]
    7002:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    7006:	2106      	movs	r1, #6
    7008:	4798      	blx	r3
	if (!err) {
    700a:	4604      	mov	r4, r0
    700c:	b940      	cbnz	r0, 7020 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x20>
		err = spi_cs_ctrl(dev_data, false);
    700e:	4601      	mov	r1, r0
    7010:	4628      	mov	r0, r5
    7012:	f7ff fb43 	bl	669c <spi_cs_ctrl>
	if (err) {
    7016:	4604      	mov	r4, r0
    7018:	b168      	cbz	r0, 7036 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x36>
}
    701a:	4620      	mov	r0, r4
    701c:	b007      	add	sp, #28
    701e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Cannot configure CS PIN");
    7020:	4b32      	ldr	r3, [pc, #200]	; (70ec <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xec>)
		LOG_ERR("Cannot add IRQ GPIO callback");
    7022:	9305      	str	r3, [sp, #20]
    7024:	4830      	ldr	r0, [pc, #192]	; (70e8 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xe8>)
    7026:	2302      	movs	r3, #2
    7028:	aa04      	add	r2, sp, #16
    702a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    702e:	9304      	str	r3, [sp, #16]
    7030:	f004 fce0 	bl	b9f4 <z_log_msg2_static_create.constprop.0>
    7034:	e7f1      	b.n	701a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1a>
    7036:	482a      	ldr	r0, [pc, #168]	; (70e0 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xe0>)
    7038:	f002 f82a 	bl	9090 <z_impl_device_get_binding>
	dev_data->irq_gpio_dev =
    703c:	6068      	str	r0, [r5, #4]
	if (!dev_data->irq_gpio_dev) {
    703e:	b908      	cbnz	r0, 7044 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x44>
		LOG_ERR("Cannot get IRQ GPIO device");
    7040:	4b2b      	ldr	r3, [pc, #172]	; (70f0 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xf0>)
    7042:	e7cb      	b.n	6fdc <pmw3360_init+0x1c>
	struct gpio_driver_data *data =
    7044:	6902      	ldr	r2, [r0, #16]
	const struct gpio_driver_api *api =
    7046:	6881      	ldr	r1, [r0, #8]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    7048:	6813      	ldr	r3, [r2, #0]
    704a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
    704e:	6013      	str	r3, [r2, #0]
	return api->pin_configure(port, pin, flags);
    7050:	680b      	ldr	r3, [r1, #0]
    7052:	4a28      	ldr	r2, [pc, #160]	; (70f4 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xf4>)
    7054:	2114      	movs	r1, #20
    7056:	4798      	blx	r3
	if (err) {
    7058:	4604      	mov	r4, r0
    705a:	b108      	cbz	r0, 7060 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x60>
		LOG_ERR("Cannot configure IRQ GPIO");
    705c:	4b26      	ldr	r3, [pc, #152]	; (70f8 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xf8>)
    705e:	e7e0      	b.n	7022 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x22>
	callback->handler = handler;
    7060:	4b26      	ldr	r3, [pc, #152]	; (70fc <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xfc>)
	err = gpio_add_callback(dev_data->irq_gpio_dev, &dev_data->irq_gpio_cb);
    7062:	6868      	ldr	r0, [r5, #4]
    7064:	612b      	str	r3, [r5, #16]
	callback->pin_mask = pin_mask;
    7066:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    706a:	616b      	str	r3, [r5, #20]
	if (api->manage_callback == NULL) {
    706c:	6883      	ldr	r3, [r0, #8]
    706e:	69db      	ldr	r3, [r3, #28]
    7070:	b13b      	cbz	r3, 7082 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x82>
	return api->manage_callback(port, callback, true);
    7072:	2201      	movs	r2, #1
    7074:	f105 010c 	add.w	r1, r5, #12
    7078:	4798      	blx	r3
	if (err) {
    707a:	4604      	mov	r4, r0
    707c:	b318      	cbz	r0, 70c6 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xc6>
		LOG_ERR("Cannot add IRQ GPIO callback");
    707e:	4b20      	ldr	r3, [pc, #128]	; (7100 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x100>)
    7080:	e7cf      	b.n	7022 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x22>
		return -ENOTSUP;
    7082:	f06f 0485 	mvn.w	r4, #133	; 0x85
    7086:	e7fa      	b.n	707e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x7e>
	k_work_init_delayable(&dev_data->init_work, pmw3360_async_init);
    7088:	f105 0030 	add.w	r0, r5, #48	; 0x30
    708c:	491d      	ldr	r1, [pc, #116]	; (7104 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x104>)
    708e:	f004 ffe1 	bl	c054 <k_work_init_delayable>
			K_MSEC(async_init_delay[dev_data->async_init_step]));
    7092:	f895 2060 	ldrb.w	r2, [r5, #96]	; 0x60
    7096:	4b1c      	ldr	r3, [pc, #112]	; (7108 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x108>)
    7098:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
    709c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    70a0:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
    70a4:	4621      	mov	r1, r4
    70a6:	f240 30e7 	movw	r0, #999	; 0x3e7
    70aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    70ae:	2300      	movs	r3, #0
    70b0:	fbc6 0107 	smlal	r0, r1, r6, r7
    70b4:	f7f9 f814 	bl	e0 <__aeabi_uldivmod>
    70b8:	4602      	mov	r2, r0
    70ba:	460b      	mov	r3, r1
	k_work_schedule(&dev_data->init_work,
    70bc:	f105 0030 	add.w	r0, r5, #48	; 0x30
    70c0:	f002 fd1a 	bl	9af8 <k_work_schedule>
	return err;
    70c4:	e7a9      	b.n	701a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1a>
    70c6:	4811      	ldr	r0, [pc, #68]	; (710c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x10c>)
    70c8:	f001 ffe2 	bl	9090 <z_impl_device_get_binding>
	dev_data->spi_dev = device_get_binding(PMW3360_SPI_DEV_NAME);
    70cc:	60a8      	str	r0, [r5, #8]
	if (!dev_data->spi_dev) {
    70ce:	2800      	cmp	r0, #0
    70d0:	d1da      	bne.n	7088 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x88>
		LOG_ERR("Cannot get SPI device");
    70d2:	4b0f      	ldr	r3, [pc, #60]	; (7110 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x110>)
    70d4:	e782      	b.n	6fdc <pmw3360_init+0x1c>
    70d6:	bf00      	nop
    70d8:	200008f8 	.word	0x200008f8
    70dc:	00006b1d 	.word	0x00006b1d
    70e0:	0000d66a 	.word	0x0000d66a
    70e4:	0000dc4d 	.word	0x0000dc4d
    70e8:	0000c774 	.word	0x0000c774
    70ec:	0000dc67 	.word	0x0000dc67
    70f0:	0000dc7f 	.word	0x0000dc7f
    70f4:	00010010 	.word	0x00010010
    70f8:	0000dc9a 	.word	0x0000dc9a
    70fc:	00006ad1 	.word	0x00006ad1
    7100:	0000dcb4 	.word	0x0000dcb4
    7104:	000065e1 	.word	0x000065e1
    7108:	0000c9fc 	.word	0x0000c9fc
    710c:	0000d820 	.word	0x0000d820
    7110:	0000dcd1 	.word	0x0000dcd1

00007114 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    7114:	4a02      	ldr	r2, [pc, #8]	; (7120 <nvmc_wait+0xc>)
    7116:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    711a:	2b00      	cmp	r3, #0
    711c:	d0fb      	beq.n	7116 <nvmc_wait+0x2>
}
    711e:	4770      	bx	lr
    7120:	4001e000 	.word	0x4001e000

00007124 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    7124:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    7126:	f004 fc87 	bl	ba38 <nrf52_errata_136>
    712a:	b140      	cbz	r0, 713e <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    712c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    7130:	2200      	movs	r2, #0
    7132:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    7136:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    713a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    713e:	f004 fc7b 	bl	ba38 <nrf52_errata_136>
    7142:	2800      	cmp	r0, #0
    7144:	d046      	beq.n	71d4 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    7146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    714a:	4b4c      	ldr	r3, [pc, #304]	; (727c <SystemInit+0x158>)
    714c:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    7150:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    7154:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    7158:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    715c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    7160:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    7164:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    7168:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    716c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    7170:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    7174:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    7178:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    717c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    7180:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    7184:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    7188:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    718c:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    7190:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    7194:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    7198:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    719c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    71a0:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    71a4:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    71a8:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    71ac:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    71b0:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    71b4:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    71b8:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    71bc:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    71c0:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    71c4:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    71c8:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    71cc:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    71d0:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    71d4:	f004 fc30 	bl	ba38 <nrf52_errata_136>
    71d8:	b148      	cbz	r0, 71ee <SystemInit+0xca>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    71da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    71de:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    71e2:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    71e4:	bf44      	itt	mi
    71e6:	f06f 0201 	mvnmi.w	r2, #1
    71ea:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    71ee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)
            if (var1 == 0x10)
    71f2:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    71f6:	2a10      	cmp	r2, #16
    71f8:	d10e      	bne.n	7218 <SystemInit+0xf4>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    71fa:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    71fe:	2b03      	cmp	r3, #3
    7200:	d802      	bhi.n	7208 <SystemInit+0xe4>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    7202:	4a1f      	ldr	r2, [pc, #124]	; (7280 <SystemInit+0x15c>)
    7204:	5cd3      	ldrb	r3, [r2, r3]
    7206:	b13b      	cbz	r3, 7218 <SystemInit+0xf4>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    7208:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    720c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    7210:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    7214:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    7218:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    721c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    7220:	2a00      	cmp	r2, #0
    7222:	db03      	blt.n	722c <SystemInit+0x108>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    7224:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    7228:	2b00      	cmp	r3, #0
    722a:	da22      	bge.n	7272 <SystemInit+0x14e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    722c:	4915      	ldr	r1, [pc, #84]	; (7284 <SystemInit+0x160>)
    722e:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    7230:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    7234:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    7238:	2412      	movs	r4, #18
    nvmc_wait();
    723a:	f7ff ff6b 	bl	7114 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    723e:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    7242:	f7ff ff67 	bl	7114 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    7246:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    724a:	f7ff ff63 	bl	7114 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    724e:	2300      	movs	r3, #0
    7250:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    7254:	f7ff ff5e 	bl	7114 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    7258:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    725c:	490a      	ldr	r1, [pc, #40]	; (7288 <SystemInit+0x164>)
    725e:	4b0b      	ldr	r3, [pc, #44]	; (728c <SystemInit+0x168>)
    7260:	68ca      	ldr	r2, [r1, #12]
    7262:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    7266:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    7268:	60cb      	str	r3, [r1, #12]
    726a:	f3bf 8f4f 	dsb	sy
    __NOP();
    726e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    7270:	e7fd      	b.n	726e <SystemInit+0x14a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    7272:	4b07      	ldr	r3, [pc, #28]	; (7290 <SystemInit+0x16c>)
    7274:	4a07      	ldr	r2, [pc, #28]	; (7294 <SystemInit+0x170>)
    7276:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    7278:	bd10      	pop	{r4, pc}
    727a:	bf00      	nop
    727c:	4000c000 	.word	0x4000c000
    7280:	0000eced 	.word	0x0000eced
    7284:	4001e000 	.word	0x4001e000
    7288:	e000ed00 	.word	0xe000ed00
    728c:	05fa0004 	.word	0x05fa0004
    7290:	20000090 	.word	0x20000090
    7294:	03d09000 	.word	0x03d09000

00007298 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    7298:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    729a:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    729c:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    729e:	fab2 f382 	clz	r3, r2
    72a2:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
    72a6:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
    72a8:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
    72aa:	d014      	beq.n	72d6 <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    72ac:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    72b0:	fa05 f303 	lsl.w	r3, r5, r3
    72b4:	ea22 0303 	bic.w	r3, r2, r3
    72b8:	e850 6f00 	ldrex	r6, [r0]
    72bc:	4296      	cmp	r6, r2
    72be:	d104      	bne.n	72ca <nrfx_flag32_alloc+0x32>
    72c0:	e840 3c00 	strex	ip, r3, [r0]
    72c4:	f1bc 0f00 	cmp.w	ip, #0
    72c8:	d1f6      	bne.n	72b8 <nrfx_flag32_alloc+0x20>
    72ca:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    72ce:	d1e5      	bne.n	729c <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    72d0:	4802      	ldr	r0, [pc, #8]	; (72dc <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
    72d2:	700c      	strb	r4, [r1, #0]
}
    72d4:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    72d6:	4802      	ldr	r0, [pc, #8]	; (72e0 <nrfx_flag32_alloc+0x48>)
    72d8:	e7fc      	b.n	72d4 <nrfx_flag32_alloc+0x3c>
    72da:	bf00      	nop
    72dc:	0bad0000 	.word	0x0bad0000
    72e0:	0bad0002 	.word	0x0bad0002

000072e4 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    72e4:	6803      	ldr	r3, [r0, #0]
    72e6:	40cb      	lsrs	r3, r1
    72e8:	07db      	lsls	r3, r3, #31
{
    72ea:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    72ec:	d415      	bmi.n	731a <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    72ee:	2301      	movs	r3, #1
    72f0:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    72f4:	6803      	ldr	r3, [r0, #0]
    72f6:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    72fa:	ea41 0203 	orr.w	r2, r1, r3
    72fe:	e850 4f00 	ldrex	r4, [r0]
    7302:	429c      	cmp	r4, r3
    7304:	d104      	bne.n	7310 <nrfx_flag32_free+0x2c>
    7306:	e840 2c00 	strex	ip, r2, [r0]
    730a:	f1bc 0f00 	cmp.w	ip, #0
    730e:	d1f6      	bne.n	72fe <nrfx_flag32_free+0x1a>
    7310:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    7314:	d1ee      	bne.n	72f4 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    7316:	4802      	ldr	r0, [pc, #8]	; (7320 <nrfx_flag32_free+0x3c>)
}
    7318:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    731a:	4802      	ldr	r0, [pc, #8]	; (7324 <nrfx_flag32_free+0x40>)
    731c:	e7fc      	b.n	7318 <nrfx_flag32_free+0x34>
    731e:	bf00      	nop
    7320:	0bad0000 	.word	0x0bad0000
    7324:	0bad0004 	.word	0x0bad0004

00007328 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    7328:	4b05      	ldr	r3, [pc, #20]	; (7340 <nrfx_clock_init+0x18>)
    732a:	791a      	ldrb	r2, [r3, #4]
    732c:	b92a      	cbnz	r2, 733a <nrfx_clock_init+0x12>
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    }
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
    732e:	715a      	strb	r2, [r3, #5]
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    7330:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    7332:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    7334:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    7336:	4803      	ldr	r0, [pc, #12]	; (7344 <nrfx_clock_init+0x1c>)
    7338:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    733a:	4803      	ldr	r0, [pc, #12]	; (7348 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    733c:	4770      	bx	lr
    733e:	bf00      	nop
    7340:	200017bc 	.word	0x200017bc
    7344:	0bad0000 	.word	0x0bad0000
    7348:	0bad000c 	.word	0x0bad000c

0000734c <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    734c:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    734e:	2000      	movs	r0, #0
    7350:	f7fc f800 	bl	3354 <arch_irq_is_enabled>
    7354:	b908      	cbnz	r0, 735a <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    7356:	f7fb ffd9 	bl	330c <arch_irq_enable>
    return false;
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    735a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    735e:	2200      	movs	r2, #0
    7360:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#endif
#if NRF_CLOCK_HAS_HFCLK192M
    nrf_clock_hfclk192m_src_set(NRF_CLOCK, (nrf_clock_hfclk_t)NRFX_CLOCK_CONFIG_HFCLK192M_SRC);
#endif
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
    7364:	4b01      	ldr	r3, [pc, #4]	; (736c <nrfx_clock_enable+0x20>)
    7366:	2201      	movs	r2, #1
    7368:	701a      	strb	r2, [r3, #0]
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    736a:	bd08      	pop	{r3, pc}
    736c:	20001b4b 	.word	0x20001b4b

00007370 <nrfx_clock_calibration_start>:
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    7370:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    7374:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    7378:	f8d3 140c 	ldr.w	r1, [r3, #1036]	; 0x40c
    737c:	03c8      	lsls	r0, r1, #15
    737e:	d516      	bpl.n	73ae <nrfx_clock_calibration_start+0x3e>
    if (!nrfx_clock_is_running(NRF_CLOCK_DOMAIN_HFCLK, &clk_src))
    {
        return NRFX_ERROR_INVALID_STATE;
    }

    if (clk_src != NRF_CLOCK_HFCLK_HIGH_ACCURACY)
    7380:	07d1      	lsls	r1, r2, #31
    7382:	d514      	bpl.n	73ae <nrfx_clock_calibration_start+0x3e>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    7384:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
    7388:	03d2      	lsls	r2, r2, #15
    738a:	d510      	bpl.n	73ae <nrfx_clock_calibration_start+0x3e>
    if (!nrfx_clock_is_running(NRF_CLOCK_DOMAIN_LFCLK, NULL))
    {
        return NRFX_ERROR_INVALID_STATE;
    }

    if (m_clock_cb.cal_state == CAL_STATE_IDLE)
    738c:	490a      	ldr	r1, [pc, #40]	; (73b8 <nrfx_clock_calibration_start+0x48>)
    738e:	794a      	ldrb	r2, [r1, #5]
    7390:	f002 00ff 	and.w	r0, r2, #255	; 0xff
    7394:	b96a      	cbnz	r2, 73b2 <nrfx_clock_calibration_start+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7396:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
    739a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    nrfx_err_t err_code = NRFX_SUCCESS;
    739e:	4807      	ldr	r0, [pc, #28]	; (73bc <nrfx_clock_calibration_start+0x4c>)
    p_reg->INTENSET = mask;
    73a0:	2208      	movs	r2, #8
    73a2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_DONE);
        nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_DONE_MASK);
        m_clock_cb.cal_state = CAL_STATE_CAL;
    73a6:	2201      	movs	r2, #1
    73a8:	714a      	strb	r2, [r1, #5]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    73aa:	611a      	str	r2, [r3, #16]
}
    73ac:	4770      	bx	lr
        return NRFX_ERROR_INVALID_STATE;
    73ae:	4804      	ldr	r0, [pc, #16]	; (73c0 <nrfx_clock_calibration_start+0x50>)
    73b0:	4770      	bx	lr
#endif
        nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_CAL);
    }
    else
    {
        err_code = NRFX_ERROR_BUSY;
    73b2:	4804      	ldr	r0, [pc, #16]	; (73c4 <nrfx_clock_calibration_start+0x54>)

    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    73b4:	4770      	bx	lr
    73b6:	bf00      	nop
    73b8:	200017bc 	.word	0x200017bc
    73bc:	0bad0000 	.word	0x0bad0000
    73c0:	0bad0005 	.word	0x0bad0005
    73c4:	0bad000b 	.word	0x0bad000b

000073c8 <nrfx_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    73c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    73cc:	b510      	push	{r4, lr}
    73ce:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    73d2:	b152      	cbz	r2, 73ea <nrfx_clock_irq_handler+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    73d4:	2000      	movs	r0, #0
    73d6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    73da:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    73de:	2201      	movs	r2, #1
    73e0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    73e4:	4b16      	ldr	r3, [pc, #88]	; (7440 <nrfx_clock_irq_handler+0x78>)
    73e6:	681b      	ldr	r3, [r3, #0]
    73e8:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    73ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    73ee:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    73f2:	b15a      	cbz	r2, 740c <nrfx_clock_irq_handler+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    73f4:	2200      	movs	r2, #0
    73f6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    73fa:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENCLR = mask;
    73fe:	2202      	movs	r2, #2
    7400:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        else
#endif
        {
            // After the LF clock external source start invoke user callback.
            nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_LF_STARTED_MASK);
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    7404:	4b0e      	ldr	r3, [pc, #56]	; (7440 <nrfx_clock_irq_handler+0x78>)
    7406:	2001      	movs	r0, #1
    7408:	681b      	ldr	r3, [r3, #0]
    740a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    740c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    7410:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CTTO);
    }
#endif // NRF_CLOCK_HAS_CALIBRATION_TIMER && NRFX_CHECK(NRFX_CLOCK_CONFIG_CT_ENABLED)

    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_DONE) &&
    7414:	b192      	cbz	r2, 743c <nrfx_clock_irq_handler+0x74>
    return p_reg->INTENSET & mask;
    7416:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    741a:	0712      	lsls	r2, r2, #28
    741c:	d50e      	bpl.n	743c <nrfx_clock_irq_handler+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    741e:	2200      	movs	r2, #0
    7420:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    7424:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    p_reg->INTENCLR = mask;
    7428:	2108      	movs	r1, #8
    742a:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
        *(volatile uint32_t *)0x40000C34 = 0x00000000;
#endif
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_DONE);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_DONE");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_DONE_MASK);
        m_clock_cb.cal_state = CAL_STATE_IDLE;
    742e:	4b04      	ldr	r3, [pc, #16]	; (7440 <nrfx_clock_irq_handler+0x78>)
    7430:	715a      	strb	r2, [r3, #5]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    7432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    7436:	681b      	ldr	r3, [r3, #0]
    7438:	2003      	movs	r0, #3
    743a:	4718      	bx	r3
}
    743c:	bd10      	pop	{r4, pc}
    743e:	bf00      	nop
    7440:	200017bc 	.word	0x200017bc

00007444 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    7444:	4b03      	ldr	r3, [pc, #12]	; (7454 <pin_in_use_by_te+0x10>)
    7446:	3008      	adds	r0, #8
    7448:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    744c:	f3c0 1040 	ubfx	r0, r0, #5, #1
    7450:	4770      	bx	lr
    7452:	bf00      	nop
    7454:	20000094 	.word	0x20000094

00007458 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    7458:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    745a:	f100 0308 	add.w	r3, r0, #8
    745e:	4c0c      	ldr	r4, [pc, #48]	; (7490 <call_handler+0x38>)
    7460:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    7464:	05da      	lsls	r2, r3, #23
{
    7466:	4605      	mov	r5, r0
    7468:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    746a:	d507      	bpl.n	747c <call_handler+0x24>
    746c:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    7470:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    7474:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    7478:	6852      	ldr	r2, [r2, #4]
    747a:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    747c:	68a3      	ldr	r3, [r4, #8]
    747e:	b12b      	cbz	r3, 748c <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    7480:	68e2      	ldr	r2, [r4, #12]
    7482:	4631      	mov	r1, r6
    7484:	4628      	mov	r0, r5
    }
}
    7486:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    748a:	4718      	bx	r3
}
    748c:	bd70      	pop	{r4, r5, r6, pc}
    748e:	bf00      	nop
    7490:	20000094 	.word	0x20000094

00007494 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    7494:	4a12      	ldr	r2, [pc, #72]	; (74e0 <release_handler+0x4c>)
    7496:	3008      	adds	r0, #8
{
    7498:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    749a:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    749e:	05d9      	lsls	r1, r3, #23
    74a0:	d51b      	bpl.n	74da <release_handler+0x46>
    74a2:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    74a6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    74aa:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    74ae:	f102 0410 	add.w	r4, r2, #16
    74b2:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    74b4:	f834 3b02 	ldrh.w	r3, [r4], #2
    74b8:	f413 7f80 	tst.w	r3, #256	; 0x100
    74bc:	d003      	beq.n	74c6 <release_handler+0x32>
    74be:	f3c3 2343 	ubfx	r3, r3, #9, #4
    74c2:	4299      	cmp	r1, r3
    74c4:	d009      	beq.n	74da <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    74c6:	3001      	adds	r0, #1
    74c8:	2820      	cmp	r0, #32
    74ca:	d1f3      	bne.n	74b4 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    74cc:	2300      	movs	r3, #0
    74ce:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    74d2:	4804      	ldr	r0, [pc, #16]	; (74e4 <release_handler+0x50>)
}
    74d4:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    74d6:	f7ff bf05 	b.w	72e4 <nrfx_flag32_free>
}
    74da:	bc10      	pop	{r4}
    74dc:	4770      	bx	lr
    74de:	bf00      	nop
    74e0:	20000094 	.word	0x20000094
    74e4:	200000e8 	.word	0x200000e8

000074e8 <pin_handler_trigger_uninit>:
{
    74e8:	b538      	push	{r3, r4, r5, lr}
    74ea:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    74ec:	f7ff ffaa 	bl	7444 <pin_in_use_by_te>
    74f0:	4c09      	ldr	r4, [pc, #36]	; (7518 <pin_handler_trigger_uninit+0x30>)
    74f2:	f102 0508 	add.w	r5, r2, #8
    74f6:	b140      	cbz	r0, 750a <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    74f8:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    74fc:	4907      	ldr	r1, [pc, #28]	; (751c <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    74fe:	0b5b      	lsrs	r3, r3, #13
    7500:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    7504:	2000      	movs	r0, #0
    7506:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    750a:	4610      	mov	r0, r2
    750c:	f7ff ffc2 	bl	7494 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    7510:	2300      	movs	r3, #0
    7512:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    7516:	bd38      	pop	{r3, r4, r5, pc}
    7518:	20000094 	.word	0x20000094
    751c:	40006000 	.word	0x40006000

00007520 <nrfx_gpiote_input_configure>:
{
    7520:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    7524:	4604      	mov	r4, r0
    7526:	461e      	mov	r6, r3
    if (p_input_config)
    7528:	b309      	cbz	r1, 756e <nrfx_gpiote_input_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    752a:	4f4d      	ldr	r7, [pc, #308]	; (7660 <nrfx_gpiote_input_configure+0x140>)
    752c:	f100 0808 	add.w	r8, r0, #8
    7530:	f837 5018 	ldrh.w	r5, [r7, r8, lsl #1]
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    7534:	07ab      	lsls	r3, r5, #30
    7536:	d506      	bpl.n	7546 <nrfx_gpiote_input_configure+0x26>
    7538:	f7ff ff84 	bl	7444 <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    753c:	b118      	cbz	r0, 7546 <nrfx_gpiote_input_configure+0x26>
            return NRFX_ERROR_INVALID_PARAM;
    753e:	4849      	ldr	r0, [pc, #292]	; (7664 <nrfx_gpiote_input_configure+0x144>)
}
    7540:	b002      	add	sp, #8
    7542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    *p_pin = pin_number & 0x1F;
    7546:	f004 001f 	and.w	r0, r4, #31
    754a:	0080      	lsls	r0, r0, #2
    754c:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    7550:	7809      	ldrb	r1, [r1, #0]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7552:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    7556:	f025 0502 	bic.w	r5, r5, #2
    cnf &= ~to_update;
    755a:	f023 030f 	bic.w	r3, r3, #15
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    755e:	f045 0501 	orr.w	r5, r5, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    7562:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
    7566:	f827 5018 	strh.w	r5, [r7, r8, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    756a:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    if (p_trigger_config)
    756e:	b192      	cbz	r2, 7596 <nrfx_gpiote_input_configure+0x76>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    7570:	4b3b      	ldr	r3, [pc, #236]	; (7660 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    7572:	7815      	ldrb	r5, [r2, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    7574:	6852      	ldr	r2, [r2, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    7576:	f104 0008 	add.w	r0, r4, #8
    757a:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    757e:	078f      	lsls	r7, r1, #30
    7580:	d50c      	bpl.n	759c <nrfx_gpiote_input_configure+0x7c>
            if (use_evt)
    7582:	2a00      	cmp	r2, #0
    7584:	d1db      	bne.n	753e <nrfx_gpiote_input_configure+0x1e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    7586:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    758a:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    758e:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    7592:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    7596:	bbce      	cbnz	r6, 760c <nrfx_gpiote_input_configure+0xec>
    return NRFX_SUCCESS;
    7598:	4833      	ldr	r0, [pc, #204]	; (7668 <nrfx_gpiote_input_configure+0x148>)
    759a:	e7d1      	b.n	7540 <nrfx_gpiote_input_configure+0x20>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    759c:	f021 0120 	bic.w	r1, r1, #32
    75a0:	04c9      	lsls	r1, r1, #19
    75a2:	0cc9      	lsrs	r1, r1, #19
    75a4:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    75a8:	2a00      	cmp	r2, #0
    75aa:	d0ec      	beq.n	7586 <nrfx_gpiote_input_configure+0x66>
                if (!edge)
    75ac:	2d03      	cmp	r5, #3
    75ae:	d8c6      	bhi.n	753e <nrfx_gpiote_input_configure+0x1e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    75b0:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    75b2:	b92d      	cbnz	r5, 75c0 <nrfx_gpiote_input_configure+0xa0>
    75b4:	4a2d      	ldr	r2, [pc, #180]	; (766c <nrfx_gpiote_input_configure+0x14c>)
    75b6:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    75ba:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    75be:	e7e2      	b.n	7586 <nrfx_gpiote_input_configure+0x66>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    75c0:	00ba      	lsls	r2, r7, #2
    75c2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    75c6:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    75ca:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    75ce:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    75d2:	f02c 0c03 	bic.w	ip, ip, #3
    75d6:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    75da:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    75de:	f42c 3c47 	bic.w	ip, ip, #203776	; 0x31c00
    75e2:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    75e6:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    75ea:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    75ee:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    75f2:	f40c 5cf8 	and.w	ip, ip, #7936	; 0x1f00
    75f6:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
    75fa:	ea4c 0c0e 	orr.w	ip, ip, lr
    75fe:	f041 0120 	orr.w	r1, r1, #32
    7602:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    7606:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    760a:	e7bc      	b.n	7586 <nrfx_gpiote_input_configure+0x66>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    760c:	e9d6 7600 	ldrd	r7, r6, [r6]
    release_handler(pin);
    7610:	4620      	mov	r0, r4
    7612:	f7ff ff3f 	bl	7494 <release_handler>
    if (!handler)
    7616:	2f00      	cmp	r7, #0
    7618:	d0be      	beq.n	7598 <nrfx_gpiote_input_configure+0x78>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    761a:	4d11      	ldr	r5, [pc, #68]	; (7660 <nrfx_gpiote_input_configure+0x140>)
    761c:	682b      	ldr	r3, [r5, #0]
    761e:	429f      	cmp	r7, r3
    7620:	d104      	bne.n	762c <nrfx_gpiote_input_configure+0x10c>
    7622:	686b      	ldr	r3, [r5, #4]
    7624:	429e      	cmp	r6, r3
    7626:	d101      	bne.n	762c <nrfx_gpiote_input_configure+0x10c>
    7628:	2200      	movs	r2, #0
    762a:	e009      	b.n	7640 <nrfx_gpiote_input_configure+0x120>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    762c:	4810      	ldr	r0, [pc, #64]	; (7670 <nrfx_gpiote_input_configure+0x150>)
    762e:	f10d 0107 	add.w	r1, sp, #7
    7632:	f7ff fe31 	bl	7298 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    7636:	4b0c      	ldr	r3, [pc, #48]	; (7668 <nrfx_gpiote_input_configure+0x148>)
    7638:	4298      	cmp	r0, r3
    763a:	d181      	bne.n	7540 <nrfx_gpiote_input_configure+0x20>
        handler_id = (int32_t)id;
    763c:	f89d 2007 	ldrb.w	r2, [sp, #7]
    m_cb.handlers[handler_id].handler = handler;
    7640:	f845 7032 	str.w	r7, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    7644:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    7648:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    764a:	605e      	str	r6, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    764c:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    7650:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    7654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    7658:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    765c:	e79c      	b.n	7598 <nrfx_gpiote_input_configure+0x78>
    765e:	bf00      	nop
    7660:	20000094 	.word	0x20000094
    7664:	0bad0004 	.word	0x0bad0004
    7668:	0bad0000 	.word	0x0bad0000
    766c:	40006000 	.word	0x40006000
    7670:	200000e8 	.word	0x200000e8

00007674 <nrfx_gpiote_output_configure>:
{
    7674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7676:	4604      	mov	r4, r0
    if (p_config)
    7678:	b371      	cbz	r1, 76d8 <nrfx_gpiote_output_configure+0x64>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    767a:	4e37      	ldr	r6, [pc, #220]	; (7758 <nrfx_gpiote_output_configure+0xe4>)
    767c:	f100 0708 	add.w	r7, r0, #8
    7680:	f836 5017 	ldrh.w	r5, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    7684:	07ab      	lsls	r3, r5, #30
    7686:	d404      	bmi.n	7692 <nrfx_gpiote_output_configure+0x1e>
    7688:	f7ff fedc 	bl	7444 <pin_in_use_by_te>
    768c:	b108      	cbz	r0, 7692 <nrfx_gpiote_output_configure+0x1e>
    return NRFX_SUCCESS;
    768e:	4833      	ldr	r0, [pc, #204]	; (775c <nrfx_gpiote_output_configure+0xe8>)
}
    7690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    7692:	f015 0f1c 	tst.w	r5, #28
    7696:	784b      	ldrb	r3, [r1, #1]
    7698:	d001      	beq.n	769e <nrfx_gpiote_output_configure+0x2a>
    769a:	2b01      	cmp	r3, #1
    769c:	d0f7      	beq.n	768e <nrfx_gpiote_output_configure+0x1a>
    *p_pin = pin_number & 0x1F;
    769e:	f004 001f 	and.w	r0, r4, #31
    76a2:	0080      	lsls	r0, r0, #2
    76a4:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    76a8:	f891 e000 	ldrb.w	lr, [r1]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    76ac:	f8d0 c700 	ldr.w	ip, [r0, #1792]	; 0x700
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    76b0:	7889      	ldrb	r1, [r1, #2]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    76b2:	005b      	lsls	r3, r3, #1
    cnf &= ~to_update;
    76b4:	f42c 6ce1 	bic.w	ip, ip, #1800	; 0x708
    76b8:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
    76bc:	f02c 0c07 	bic.w	ip, ip, #7
    76c0:	ea43 030c 	orr.w	r3, r3, ip
    76c4:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    76c8:	f045 0503 	orr.w	r5, r5, #3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    76cc:	f043 0301 	orr.w	r3, r3, #1
    76d0:	f826 5017 	strh.w	r5, [r6, r7, lsl #1]
    reg->PIN_CNF[pin_number] = cnf;
    76d4:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
    if (p_task_config)
    76d8:	b90a      	cbnz	r2, 76de <nrfx_gpiote_output_configure+0x6a>
    return NRFX_SUCCESS;
    76da:	4821      	ldr	r0, [pc, #132]	; (7760 <nrfx_gpiote_output_configure+0xec>)
    76dc:	e7d8      	b.n	7690 <nrfx_gpiote_output_configure+0x1c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    76de:	4e1e      	ldr	r6, [pc, #120]	; (7758 <nrfx_gpiote_output_configure+0xe4>)
    76e0:	f104 0708 	add.w	r7, r4, #8
    76e4:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    76e8:	0783      	lsls	r3, r0, #30
    76ea:	d5d0      	bpl.n	768e <nrfx_gpiote_output_configure+0x1a>
        uint32_t ch = p_task_config->task_ch;
    76ec:	f892 c000 	ldrb.w	ip, [r2]
    p_reg->CONFIG[idx] = 0;
    76f0:	4661      	mov	r1, ip
    76f2:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    76f4:	f020 0020 	bic.w	r0, r0, #32
    76f8:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    76fc:	04c0      	lsls	r0, r0, #19
    76fe:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    7702:	0cc0      	lsrs	r0, r0, #19
    7704:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    7708:	2300      	movs	r3, #0
    770a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    770e:	7855      	ldrb	r5, [r2, #1]
    7710:	2d00      	cmp	r5, #0
    7712:	d0e2      	beq.n	76da <nrfx_gpiote_output_configure+0x66>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    7714:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    7718:	7892      	ldrb	r2, [r2, #2]
    771a:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
    771e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    7722:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    7726:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    772a:	0223      	lsls	r3, r4, #8
    772c:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    7730:	042d      	lsls	r5, r5, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    7732:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    7736:	f405 3540 	and.w	r5, r5, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    773a:	0512      	lsls	r2, r2, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    773c:	432b      	orrs	r3, r5
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    773e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    7742:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    7746:	4313      	orrs	r3, r2
    7748:	f040 0020 	orr.w	r0, r0, #32
    774c:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    7750:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    7754:	e7c1      	b.n	76da <nrfx_gpiote_output_configure+0x66>
    7756:	bf00      	nop
    7758:	20000094 	.word	0x20000094
    775c:	0bad0004 	.word	0x0bad0004
    7760:	0bad0000 	.word	0x0bad0000

00007764 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    7764:	4b01      	ldr	r3, [pc, #4]	; (776c <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    7766:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    776a:	4770      	bx	lr
    776c:	20000094 	.word	0x20000094

00007770 <nrfx_gpiote_channel_get>:
{
    7770:	b508      	push	{r3, lr}
    7772:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    7774:	f7ff fe66 	bl	7444 <pin_in_use_by_te>
    7778:	b138      	cbz	r0, 778a <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    777a:	4b05      	ldr	r3, [pc, #20]	; (7790 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    777c:	4805      	ldr	r0, [pc, #20]	; (7794 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    777e:	3208      	adds	r2, #8
    7780:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7784:	0b5b      	lsrs	r3, r3, #13
    7786:	700b      	strb	r3, [r1, #0]
}
    7788:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    778a:	4803      	ldr	r0, [pc, #12]	; (7798 <nrfx_gpiote_channel_get+0x28>)
    778c:	e7fc      	b.n	7788 <nrfx_gpiote_channel_get+0x18>
    778e:	bf00      	nop
    7790:	20000094 	.word	0x20000094
    7794:	0bad0000 	.word	0x0bad0000
    7798:	0bad0004 	.word	0x0bad0004

0000779c <nrfx_gpiote_init>:
{
    779c:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    779e:	4c0f      	ldr	r4, [pc, #60]	; (77dc <nrfx_gpiote_init+0x40>)
    77a0:	f894 5058 	ldrb.w	r5, [r4, #88]	; 0x58
    77a4:	b9bd      	cbnz	r5, 77d6 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    77a6:	2240      	movs	r2, #64	; 0x40
    77a8:	4629      	mov	r1, r5
    77aa:	f104 0010 	add.w	r0, r4, #16
    77ae:	f003 fe99 	bl	b4e4 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    77b2:	2006      	movs	r0, #6
    77b4:	f7fb fdaa 	bl	330c <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    77b8:	4b09      	ldr	r3, [pc, #36]	; (77e0 <nrfx_gpiote_init+0x44>)
    return err_code;
    77ba:	480a      	ldr	r0, [pc, #40]	; (77e4 <nrfx_gpiote_init+0x48>)
    77bc:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    77c0:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    77c4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    77c8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    77cc:	2301      	movs	r3, #1
    77ce:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    77d2:	6563      	str	r3, [r4, #84]	; 0x54
}
    77d4:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    77d6:	4804      	ldr	r0, [pc, #16]	; (77e8 <nrfx_gpiote_init+0x4c>)
    77d8:	e7fc      	b.n	77d4 <nrfx_gpiote_init+0x38>
    77da:	bf00      	nop
    77dc:	20000094 	.word	0x20000094
    77e0:	40006000 	.word	0x40006000
    77e4:	0bad0000 	.word	0x0bad0000
    77e8:	0bad0005 	.word	0x0bad0005

000077ec <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    77ec:	4b03      	ldr	r3, [pc, #12]	; (77fc <nrfx_gpiote_is_init+0x10>)
    77ee:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
}
    77f2:	3800      	subs	r0, #0
    77f4:	bf18      	it	ne
    77f6:	2001      	movne	r0, #1
    77f8:	4770      	bx	lr
    77fa:	bf00      	nop
    77fc:	20000094 	.word	0x20000094

00007800 <nrfx_gpiote_channel_free>:
{
    7800:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    7802:	4801      	ldr	r0, [pc, #4]	; (7808 <nrfx_gpiote_channel_free+0x8>)
    7804:	f7ff bd6e 	b.w	72e4 <nrfx_flag32_free>
    7808:	200000e4 	.word	0x200000e4

0000780c <nrfx_gpiote_channel_alloc>:
{
    780c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    780e:	4801      	ldr	r0, [pc, #4]	; (7814 <nrfx_gpiote_channel_alloc+0x8>)
    7810:	f7ff bd42 	b.w	7298 <nrfx_flag32_alloc>
    7814:	200000e4 	.word	0x200000e4

00007818 <nrfx_gpiote_trigger_enable>:
{
    7818:	b510      	push	{r4, lr}
    781a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    781c:	f7ff fe12 	bl	7444 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    7820:	f102 0408 	add.w	r4, r2, #8
    7824:	4b1c      	ldr	r3, [pc, #112]	; (7898 <nrfx_gpiote_trigger_enable+0x80>)
    7826:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    782a:	b1e0      	cbz	r0, 7866 <nrfx_gpiote_trigger_enable+0x4e>
    782c:	f013 0402 	ands.w	r4, r3, #2
    7830:	d119      	bne.n	7866 <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    7832:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    7834:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    7836:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    783a:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    783e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    7842:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    7846:	6004      	str	r4, [r0, #0]
    7848:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    784a:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    784e:	f040 0001 	orr.w	r0, r0, #1
    7852:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    7856:	b129      	cbz	r1, 7864 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    7858:	2201      	movs	r2, #1
    785a:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    785e:	4a0f      	ldr	r2, [pc, #60]	; (789c <nrfx_gpiote_trigger_enable+0x84>)
    7860:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    7864:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    7866:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    786a:	2b04      	cmp	r3, #4
    786c:	d010      	beq.n	7890 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    786e:	2b05      	cmp	r3, #5
    7870:	d010      	beq.n	7894 <nrfx_gpiote_trigger_enable+0x7c>
    return p_reg->IN;
    7872:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    7876:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    *p_pin = pin_number & 0x1F;
    787a:	f002 031f 	and.w	r3, r2, #31
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    787e:	40d9      	lsrs	r1, r3
    7880:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    7884:	3102      	adds	r1, #2
}
    7886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    788a:	4610      	mov	r0, r2
    788c:	f004 b965 	b.w	bb5a <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    7890:	2103      	movs	r1, #3
    7892:	e7f8      	b.n	7886 <nrfx_gpiote_trigger_enable+0x6e>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    7894:	2102      	movs	r1, #2
    7896:	e7f6      	b.n	7886 <nrfx_gpiote_trigger_enable+0x6e>
    7898:	20000094 	.word	0x20000094
    789c:	40006000 	.word	0x40006000

000078a0 <nrfx_gpiote_trigger_disable>:
{
    78a0:	b508      	push	{r3, lr}
    78a2:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    78a4:	f7ff fdce 	bl	7444 <pin_in_use_by_te>
    78a8:	b1c0      	cbz	r0, 78dc <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    78aa:	f102 0108 	add.w	r1, r2, #8
    78ae:	4b0e      	ldr	r3, [pc, #56]	; (78e8 <nrfx_gpiote_trigger_disable+0x48>)
    78b0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    78b4:	0799      	lsls	r1, r3, #30
    78b6:	d411      	bmi.n	78dc <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    78b8:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    78ba:	2201      	movs	r2, #1
    78bc:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    78be:	009b      	lsls	r3, r3, #2
    78c0:	490a      	ldr	r1, [pc, #40]	; (78ec <nrfx_gpiote_trigger_disable+0x4c>)
    78c2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    78c6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    78ca:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    78ce:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    78d2:	f022 0203 	bic.w	r2, r2, #3
    78d6:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    78da:	bd08      	pop	{r3, pc}
    78dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    78e0:	2100      	movs	r1, #0
    78e2:	4610      	mov	r0, r2
    78e4:	f004 b939 	b.w	bb5a <nrf_gpio_cfg_sense_set>
    78e8:	20000094 	.word	0x20000094
    78ec:	40006000 	.word	0x40006000

000078f0 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    78f0:	4b0d      	ldr	r3, [pc, #52]	; (7928 <nrfx_gpiote_pin_uninit+0x38>)
    78f2:	f100 0208 	add.w	r2, r0, #8
{
    78f6:	b510      	push	{r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    78f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    78fc:	07db      	lsls	r3, r3, #31
{
    78fe:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    7900:	d50f      	bpl.n	7922 <nrfx_gpiote_pin_uninit+0x32>
    nrfx_gpiote_trigger_disable(pin);
    7902:	f7ff ffcd 	bl	78a0 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    7906:	4620      	mov	r0, r4
    *p_pin = pin_number & 0x1F;
    7908:	f004 041f 	and.w	r4, r4, #31
    790c:	f7ff fdec 	bl	74e8 <pin_handler_trigger_uninit>
    reg->PIN_CNF[pin_number] = cnf;
    7910:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    7914:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    7918:	2202      	movs	r2, #2
    791a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    791e:	4803      	ldr	r0, [pc, #12]	; (792c <nrfx_gpiote_pin_uninit+0x3c>)
}
    7920:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    7922:	4803      	ldr	r0, [pc, #12]	; (7930 <nrfx_gpiote_pin_uninit+0x40>)
    7924:	e7fc      	b.n	7920 <nrfx_gpiote_pin_uninit+0x30>
    7926:	bf00      	nop
    7928:	20000094 	.word	0x20000094
    792c:	0bad0000 	.word	0x0bad0000
    7930:	0bad0004 	.word	0x0bad0004

00007934 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    7934:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7938:	4b4e      	ldr	r3, [pc, #312]	; (7a74 <nrfx_gpiote_irq_handler+0x140>)
    return p_reg->INTENSET & mask;
    793a:	484f      	ldr	r0, [pc, #316]	; (7a78 <nrfx_gpiote_irq_handler+0x144>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    793c:	494f      	ldr	r1, [pc, #316]	; (7a7c <nrfx_gpiote_irq_handler+0x148>)
    uint32_t status = 0;
    793e:	2500      	movs	r5, #0
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    7940:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    7942:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7944:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    7946:	b136      	cbz	r6, 7956 <nrfx_gpiote_irq_handler+0x22>
    return p_reg->INTENSET & mask;
    7948:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    794c:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    794e:	bf1e      	ittt	ne
    7950:	601c      	strne	r4, [r3, #0]
    7952:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    7954:	4315      	orrne	r5, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    7956:	3304      	adds	r3, #4
    7958:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    795a:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    795e:	d1f1      	bne.n	7944 <nrfx_gpiote_irq_handler+0x10>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7960:	4b45      	ldr	r3, [pc, #276]	; (7a78 <nrfx_gpiote_irq_handler+0x144>)
    7962:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    7966:	b1bb      	cbz	r3, 7998 <nrfx_gpiote_irq_handler+0x64>
        *p_masks = gpio_regs[i]->LATCH;
    7968:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    796c:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    7970:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    7972:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    7976:	af01      	add	r7, sp, #4
    7978:	f04f 0801 	mov.w	r8, #1
            while (latch[i])
    797c:	9c01      	ldr	r4, [sp, #4]
    797e:	b96c      	cbnz	r4, 799c <nrfx_gpiote_irq_handler+0x68>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    7980:	4b3d      	ldr	r3, [pc, #244]	; (7a78 <nrfx_gpiote_irq_handler+0x144>)
    7982:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
    7986:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    798a:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    798e:	9301      	str	r3, [sp, #4]
        gpio_regs[i]->LATCH = *p_masks;
    7990:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        if (latch[port_idx])
    7994:	2b00      	cmp	r3, #0
    7996:	d1ee      	bne.n	7976 <nrfx_gpiote_irq_handler+0x42>
        mask &= ~NRFX_BIT(ch);
    7998:	2401      	movs	r4, #1
    799a:	e066      	b.n	7a6a <nrfx_gpiote_irq_handler+0x136>
                uint32_t pin = NRF_CTZ(latch[i]);
    799c:	fa94 f4a4 	rbit	r4, r4
    79a0:	fab4 f484 	clz	r4, r4
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    79a4:	4a36      	ldr	r2, [pc, #216]	; (7a80 <nrfx_gpiote_irq_handler+0x14c>)
    79a6:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    79aa:	08e0      	lsrs	r0, r4, #3
    79ac:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
    bit = BITMASK_RELBIT_GET(bit);
    79b0:	f004 0307 	and.w	r3, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    79b4:	fa08 f203 	lsl.w	r2, r8, r3
    79b8:	5c3b      	ldrb	r3, [r7, r0]
    79ba:	ea23 0302 	bic.w	r3, r3, r2
    79be:	543b      	strb	r3, [r7, r0]
    79c0:	00a3      	lsls	r3, r4, #2
    79c2:	f103 49a0 	add.w	r9, r3, #1342177280	; 0x50000000
    79c6:	f3c1 0a82 	ubfx	sl, r1, #2, #3
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    79ca:	f8d9 2700 	ldr.w	r2, [r9, #1792]	; 0x700
    if (is_level(trigger))
    79ce:	06cb      	lsls	r3, r1, #27
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    79d0:	46d3      	mov	fp, sl
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    79d2:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    79d6:	d518      	bpl.n	7a0a <nrfx_gpiote_irq_handler+0xd6>
        call_handler(pin, trigger);
    79d8:	4659      	mov	r1, fp
    79da:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    79dc:	fa5f fa82 	uxtb.w	sl, r2
    79e0:	f7ff fd3a 	bl	7458 <call_handler>
    79e4:	f8d9 3700 	ldr.w	r3, [r9, #1792]	; 0x700
        if (nrf_gpio_pin_sense_get(pin) == sense)
    79e8:	f3c3 4301 	ubfx	r3, r3, #16, #2
    79ec:	459a      	cmp	sl, r3
    79ee:	d107      	bne.n	7a00 <nrfx_gpiote_irq_handler+0xcc>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    79f0:	2100      	movs	r1, #0
    79f2:	4620      	mov	r0, r4
    79f4:	f004 f8b1 	bl	bb5a <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    79f8:	4651      	mov	r1, sl
    79fa:	4620      	mov	r0, r4
    79fc:	f004 f8ad 	bl	bb5a <nrf_gpio_cfg_sense_set>
    reg->LATCH = (1 << pin_number);
    7a00:	fa08 f404 	lsl.w	r4, r8, r4
    7a04:	f8c6 4520 	str.w	r4, [r6, #1312]	; 0x520
}
    7a08:	e7b8      	b.n	797c <nrfx_gpiote_irq_handler+0x48>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    7a0a:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    7a0c:	bf0c      	ite	eq
    7a0e:	2103      	moveq	r1, #3
    7a10:	2102      	movne	r1, #2
    7a12:	4620      	mov	r0, r4
    7a14:	f004 f8a1 	bl	bb5a <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    7a18:	f1ba 0f03 	cmp.w	sl, #3
    7a1c:	d004      	beq.n	7a28 <nrfx_gpiote_irq_handler+0xf4>
    7a1e:	2a02      	cmp	r2, #2
    7a20:	d107      	bne.n	7a32 <nrfx_gpiote_irq_handler+0xfe>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    7a22:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    7a26:	d1eb      	bne.n	7a00 <nrfx_gpiote_irq_handler+0xcc>
            call_handler(pin, trigger);
    7a28:	4659      	mov	r1, fp
    7a2a:	4620      	mov	r0, r4
    7a2c:	f7ff fd14 	bl	7458 <call_handler>
    7a30:	e7e6      	b.n	7a00 <nrfx_gpiote_irq_handler+0xcc>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    7a32:	2a03      	cmp	r2, #3
    7a34:	d1e4      	bne.n	7a00 <nrfx_gpiote_irq_handler+0xcc>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    7a36:	f1ba 0f02 	cmp.w	sl, #2
    7a3a:	e7f4      	b.n	7a26 <nrfx_gpiote_irq_handler+0xf2>
        uint32_t ch = NRF_CTZ(mask);
    7a3c:	fa95 f3a5 	rbit	r3, r5
    7a40:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    7a44:	fa04 f203 	lsl.w	r2, r4, r3
    7a48:	009b      	lsls	r3, r3, #2
    7a4a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    7a4e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    7a52:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    7a56:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    7a5a:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    7a5e:	f3c0 2004 	ubfx	r0, r0, #8, #5
    7a62:	f3c1 4101 	ubfx	r1, r1, #16, #2
    7a66:	f7ff fcf7 	bl	7458 <call_handler>
    while (mask)
    7a6a:	2d00      	cmp	r5, #0
    7a6c:	d1e6      	bne.n	7a3c <nrfx_gpiote_irq_handler+0x108>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    7a6e:	b003      	add	sp, #12
    7a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7a74:	40006100 	.word	0x40006100
    7a78:	40006000 	.word	0x40006000
    7a7c:	40006120 	.word	0x40006120
    7a80:	20000094 	.word	0x20000094

00007a84 <nrfx_power_init>:
    return m_usbevt_handler;
}
#endif

nrfx_err_t nrfx_power_init(nrfx_power_config_t const * p_config)
{
    7a84:	b510      	push	{r4, lr}
    NRFX_ASSERT(p_config);
    if (m_initialized)
    7a86:	4c0b      	ldr	r4, [pc, #44]	; (7ab4 <nrfx_power_init+0x30>)
{
    7a88:	4603      	mov	r3, r0
    if (m_initialized)
    7a8a:	7820      	ldrb	r0, [r4, #0]
    7a8c:	b978      	cbnz	r0, 7aae <nrfx_power_init+0x2a>
#elif NRF_REGULATORS_HAS_DCDCEN_VDDH
    nrf_regulators_dcdcen_vddh_set(NRF_REGULATORS, p_config->dcdcenhv);
#endif

#if NRF_POWER_HAS_DCDCEN
    nrf_power_dcdcen_set(NRF_POWER, p_config->dcdcen);
    7a8e:	781b      	ldrb	r3, [r3, #0]
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    7a90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    7a94:	f003 0301 	and.w	r3, r3, #1
    7a98:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    7a9c:	f7fb fc5a 	bl	3354 <arch_irq_is_enabled>
    7aa0:	b908      	cbnz	r0, 7aa6 <nrfx_power_init+0x22>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    7aa2:	f7fb fc33 	bl	330c <arch_irq_enable>
#endif
#endif // defined(REGULATORS_PRESENT)

    nrfx_power_clock_irq_init();

    m_initialized = true;
    7aa6:	2301      	movs	r3, #1
    return NRFX_SUCCESS;
    7aa8:	4803      	ldr	r0, [pc, #12]	; (7ab8 <nrfx_power_init+0x34>)
    m_initialized = true;
    7aaa:	7023      	strb	r3, [r4, #0]
}
    7aac:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_ALREADY_INITIALIZED;
    7aae:	4803      	ldr	r0, [pc, #12]	; (7abc <nrfx_power_init+0x38>)
    7ab0:	e7fc      	b.n	7aac <nrfx_power_init+0x28>
    7ab2:	bf00      	nop
    7ab4:	20001b4c 	.word	0x20001b4c
    7ab8:	0bad0000 	.word	0x0bad0000
    7abc:	0bad000c 	.word	0x0bad000c

00007ac0 <nrfx_power_usbevt_uninit>:
    p_reg->INTENCLR = mask;
    7ac0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    7ac4:	f44f 7260 	mov.w	r2, #896	; 0x380
    7ac8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}

void nrfx_power_usbevt_uninit(void)
{
    nrfx_power_usbevt_disable();
    m_usbevt_handler = NULL;
    7acc:	4b01      	ldr	r3, [pc, #4]	; (7ad4 <nrfx_power_usbevt_uninit+0x14>)
    7ace:	2200      	movs	r2, #0
    7ad0:	601a      	str	r2, [r3, #0]
}
    7ad2:	4770      	bx	lr
    7ad4:	200017cc 	.word	0x200017cc

00007ad8 <nrfx_power_usbevt_init>:
{
    7ad8:	b508      	push	{r3, lr}
    nrfx_power_usbevt_uninit();
    7ada:	f7ff fff1 	bl	7ac0 <nrfx_power_usbevt_uninit>
    if (p_config->handler != NULL)
    7ade:	6803      	ldr	r3, [r0, #0]
    7ae0:	b10b      	cbz	r3, 7ae6 <nrfx_power_usbevt_init+0xe>
        m_usbevt_handler = p_config->handler;
    7ae2:	4a01      	ldr	r2, [pc, #4]	; (7ae8 <nrfx_power_usbevt_init+0x10>)
    7ae4:	6013      	str	r3, [r2, #0]
}
    7ae6:	bd08      	pop	{r3, pc}
    7ae8:	200017cc 	.word	0x200017cc

00007aec <nrfx_power_irq_handler>:
    return p_reg->INTENSET;
    7aec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

#endif /* NRF_POWER_HAS_USBREG */


void nrfx_power_irq_handler(void)
{
    7af0:	b510      	push	{r4, lr}
    7af2:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    uint32_t enabled = nrf_power_int_enable_get(NRF_POWER);
    /* Prevent "unused variable" warning when all below blocks are disabled. */
    (void)enabled;

#if NRFX_POWER_SUPPORTS_POFCON
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    7af6:	0762      	lsls	r2, r4, #29
    7af8:	d507      	bpl.n	7b0a <nrfx_power_irq_handler+0x1e>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_POFWARN))
    7afa:	f44f 7084 	mov.w	r0, #264	; 0x108
    7afe:	f004 f83a 	bl	bb76 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
    7b02:	b110      	cbz	r0, 7b0a <nrfx_power_irq_handler+0x1e>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_pofwarn_handler != NULL);
        m_pofwarn_handler();
    7b04:	4b1e      	ldr	r3, [pc, #120]	; (7b80 <nrfx_power_irq_handler+0x94>)
    7b06:	681b      	ldr	r3, [r3, #0]
    7b08:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_SLEEPEVT
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    7b0a:	06a3      	lsls	r3, r4, #26
    7b0c:	d508      	bpl.n	7b20 <nrfx_power_irq_handler+0x34>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER))
    7b0e:	f44f 708a 	mov.w	r0, #276	; 0x114
    7b12:	f004 f830 	bl	bb76 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
    7b16:	b118      	cbz	r0, 7b20 <nrfx_power_irq_handler+0x34>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_ENTER);
    7b18:	4b1a      	ldr	r3, [pc, #104]	; (7b84 <nrfx_power_irq_handler+0x98>)
    7b1a:	2000      	movs	r0, #0
    7b1c:	681b      	ldr	r3, [r3, #0]
    7b1e:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    7b20:	0660      	lsls	r0, r4, #25
    7b22:	d508      	bpl.n	7b36 <nrfx_power_irq_handler+0x4a>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPEXIT))
    7b24:	f44f 708c 	mov.w	r0, #280	; 0x118
    7b28:	f004 f825 	bl	bb76 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
    7b2c:	b118      	cbz	r0, 7b36 <nrfx_power_irq_handler+0x4a>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_EXIT);
    7b2e:	4b15      	ldr	r3, [pc, #84]	; (7b84 <nrfx_power_irq_handler+0x98>)
    7b30:	2001      	movs	r0, #1
    7b32:	681b      	ldr	r3, [r3, #0]
    7b34:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_USBREG
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
    7b36:	0621      	lsls	r1, r4, #24
    7b38:	d508      	bpl.n	7b4c <nrfx_power_irq_handler+0x60>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBDETECTED))
    7b3a:	f44f 708e 	mov.w	r0, #284	; 0x11c
    7b3e:	f004 f81a 	bl	bb76 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
    7b42:	b118      	cbz	r0, 7b4c <nrfx_power_irq_handler+0x60>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_DETECTED);
    7b44:	4b10      	ldr	r3, [pc, #64]	; (7b88 <nrfx_power_irq_handler+0x9c>)
    7b46:	2000      	movs	r0, #0
    7b48:	681b      	ldr	r3, [r3, #0]
    7b4a:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
    7b4c:	05e2      	lsls	r2, r4, #23
    7b4e:	d508      	bpl.n	7b62 <nrfx_power_irq_handler+0x76>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBREMOVED))
    7b50:	f44f 7090 	mov.w	r0, #288	; 0x120
    7b54:	f004 f80f 	bl	bb76 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
    7b58:	b118      	cbz	r0, 7b62 <nrfx_power_irq_handler+0x76>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_REMOVED);
    7b5a:	4b0b      	ldr	r3, [pc, #44]	; (7b88 <nrfx_power_irq_handler+0x9c>)
    7b5c:	2001      	movs	r0, #1
    7b5e:	681b      	ldr	r3, [r3, #0]
    7b60:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
    7b62:	05a3      	lsls	r3, r4, #22
    7b64:	d50a      	bpl.n	7b7c <nrfx_power_irq_handler+0x90>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBPWRRDY))
    7b66:	f44f 7092 	mov.w	r0, #292	; 0x124
    7b6a:	f004 f804 	bl	bb76 <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
    7b6e:	b128      	cbz	r0, 7b7c <nrfx_power_irq_handler+0x90>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    7b70:	4b05      	ldr	r3, [pc, #20]	; (7b88 <nrfx_power_irq_handler+0x9c>)
    }
#endif
}
    7b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
    7b76:	681b      	ldr	r3, [r3, #0]
    7b78:	2002      	movs	r0, #2
    7b7a:	4718      	bx	r3
}
    7b7c:	bd10      	pop	{r4, pc}
    7b7e:	bf00      	nop
    7b80:	200017c4 	.word	0x200017c4
    7b84:	200017c8 	.word	0x200017c8
    7b88:	200017cc 	.word	0x200017cc

00007b8c <nrfx_qdec_irq_handler>:
static nrfx_qdec_event_handler_t m_qdec_event_handler = NULL;
static nrfx_drv_state_t m_state = NRFX_DRV_STATE_UNINITIALIZED;
static bool m_skip_gpio_cfg;

void nrfx_qdec_irq_handler(void)
{
    7b8c:	b513      	push	{r0, r1, r4, lr}
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE bool nrf_qdec_event_check(NRF_QDEC_Type const * p_reg, nrf_qdec_event_t event)
{
    return (bool)*(volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event);
    7b8e:	4c2a      	ldr	r4, [pc, #168]	; (7c38 <nrfx_qdec_irq_handler+0xac>)
    7b90:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    nrfx_qdec_event_t event;
    if ( nrf_qdec_event_check(NRF_QDEC, NRF_QDEC_EVENT_SAMPLERDY) &&
    7b94:	b1b3      	cbz	r3, 7bc4 <nrfx_qdec_irq_handler+0x38>
    return p_reg->INTENSET & mask; // when read this register will return the value of INTEN.
    7b96:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
    7b9a:	07d9      	lsls	r1, r3, #31
    7b9c:	d512      	bpl.n	7bc4 <nrfx_qdec_irq_handler+0x38>
    *( (volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event) ) = 0;
    7b9e:	2300      	movs	r3, #0
    7ba0:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    7ba4:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
         nrf_qdec_int_enable_check(NRF_QDEC, NRF_QDEC_INT_SAMPLERDY_MASK) )
    {
        nrf_qdec_event_clear(NRF_QDEC, NRF_QDEC_EVENT_SAMPLERDY);
        NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRF_QDEC_EVENT_SAMPLERDY));

        event.type = NRF_QDEC_EVENT_SAMPLERDY;
    7ba8:	f44f 7380 	mov.w	r3, #256	; 0x100
    7bac:	f8ad 3000 	strh.w	r3, [sp]
    return (nrf_qdec_sampleper_t)(p_reg->SAMPLEPER);
}

NRF_STATIC_INLINE int32_t nrf_qdec_sample_get(NRF_QDEC_Type const * p_reg)
{
    return p_reg->SAMPLE;
    7bb0:	f8d4 350c 	ldr.w	r3, [r4, #1292]	; 0x50c
        event.data.sample.value = (int8_t)nrf_qdec_sample_get(NRF_QDEC);
    7bb4:	f88d 3002 	strb.w	r3, [sp, #2]
        m_qdec_event_handler(event);
    7bb8:	4b20      	ldr	r3, [pc, #128]	; (7c3c <nrfx_qdec_irq_handler+0xb0>)
    7bba:	aa02      	add	r2, sp, #8
    7bbc:	e912 0003 	ldmdb	r2, {r0, r1}
    7bc0:	681b      	ldr	r3, [r3, #0]
    7bc2:	4798      	blx	r3
    return (bool)*(volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event);
    7bc4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    }

    if ( nrf_qdec_event_check(NRF_QDEC, NRF_QDEC_EVENT_REPORTRDY) &&
    7bc8:	b1d3      	cbz	r3, 7c00 <nrfx_qdec_irq_handler+0x74>
    return p_reg->INTENSET & mask; // when read this register will return the value of INTEN.
    7bca:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
    7bce:	079a      	lsls	r2, r3, #30
    7bd0:	d516      	bpl.n	7c00 <nrfx_qdec_irq_handler+0x74>
    *( (volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event) ) = 0;
    7bd2:	2300      	movs	r3, #0
    7bd4:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    7bd8:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
         nrf_qdec_int_enable_check(NRF_QDEC, NRF_QDEC_INT_REPORTRDY_MASK) )
    {
        nrf_qdec_event_clear(NRF_QDEC, NRF_QDEC_EVENT_REPORTRDY);
        NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRF_QDEC_EVENT_REPORTRDY));

        event.type = NRF_QDEC_EVENT_REPORTRDY;
    7bdc:	f44f 7382 	mov.w	r3, #260	; 0x104
    7be0:	f8ad 3000 	strh.w	r3, [sp]
    return p_reg->ACC;
}

NRF_STATIC_INLINE int32_t nrf_qdec_accread_get(NRF_QDEC_Type const * p_reg)
{
    return p_reg->ACCREAD;
    7be4:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518

        event.data.report.acc    = (int16_t)nrf_qdec_accread_get(NRF_QDEC);
    7be8:	f8ad 3002 	strh.w	r3, [sp, #2]
    return p_reg->ACCDBL;
}

NRF_STATIC_INLINE uint32_t nrf_qdec_accdblread_get(NRF_QDEC_Type const * p_reg)
{
    return p_reg->ACCDBLREAD;
    7bec:	f8d4 3548 	ldr.w	r3, [r4, #1352]	; 0x548
        event.data.report.accdbl = (uint16_t)nrf_qdec_accdblread_get(NRF_QDEC);
    7bf0:	f8ad 3004 	strh.w	r3, [sp, #4]
        m_qdec_event_handler(event);
    7bf4:	4b11      	ldr	r3, [pc, #68]	; (7c3c <nrfx_qdec_irq_handler+0xb0>)
    7bf6:	aa02      	add	r2, sp, #8
    7bf8:	e912 0003 	ldmdb	r2, {r0, r1}
    7bfc:	681b      	ldr	r3, [r3, #0]
    7bfe:	4798      	blx	r3
    return (bool)*(volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event);
    7c00:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
    }

    if ( nrf_qdec_event_check(NRF_QDEC, NRF_QDEC_EVENT_ACCOF) &&
    7c04:	b1ab      	cbz	r3, 7c32 <nrfx_qdec_irq_handler+0xa6>
    return p_reg->INTENSET & mask; // when read this register will return the value of INTEN.
    7c06:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
    7c0a:	075b      	lsls	r3, r3, #29
    7c0c:	d511      	bpl.n	7c32 <nrfx_qdec_irq_handler+0xa6>
    *( (volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)event) ) = 0;
    7c0e:	2300      	movs	r3, #0
    7c10:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
    7c14:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
         nrf_qdec_int_enable_check(NRF_QDEC, NRF_QDEC_INT_ACCOF_MASK) )
    {
        nrf_qdec_event_clear(NRF_QDEC, NRF_QDEC_EVENT_ACCOF);
        NRFX_LOG_DEBUG("Event: %s.", EVT_TO_STR(NRF_QDEC_EVENT_ACCOF));

        event.type = NRF_QDEC_EVENT_ACCOF;
    7c18:	f44f 7384 	mov.w	r3, #264	; 0x108
    7c1c:	f8ad 3000 	strh.w	r3, [sp]
        m_qdec_event_handler(event);
    7c20:	aa02      	add	r2, sp, #8
    7c22:	4b06      	ldr	r3, [pc, #24]	; (7c3c <nrfx_qdec_irq_handler+0xb0>)
    7c24:	e912 0003 	ldmdb	r2, {r0, r1}
    7c28:	681b      	ldr	r3, [r3, #0]
    }
}
    7c2a:	b002      	add	sp, #8
    7c2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_qdec_event_handler(event);
    7c30:	4718      	bx	r3
}
    7c32:	b002      	add	sp, #8
    7c34:	bd10      	pop	{r4, pc}
    7c36:	bf00      	nop
    7c38:	40012000 	.word	0x40012000
    7c3c:	200017d0 	.word	0x200017d0

00007c40 <nrfx_qdec_init>:


nrfx_err_t nrfx_qdec_init(nrfx_qdec_config_t const * p_config,
                          nrfx_qdec_event_handler_t  event_handler)
{
    7c40:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(p_config);
    NRFX_ASSERT(event_handler);
    nrfx_err_t err_code;

    if (m_state != NRFX_DRV_STATE_UNINITIALIZED)
    7c42:	4c2f      	ldr	r4, [pc, #188]	; (7d00 <nrfx_qdec_init+0xc0>)
    7c44:	7823      	ldrb	r3, [r4, #0]
    7c46:	2b00      	cmp	r3, #0
    7c48:	d157      	bne.n	7cfa <nrfx_qdec_init+0xba>
                         __func__,
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }

    m_qdec_event_handler = event_handler;
    7c4a:	4b2e      	ldr	r3, [pc, #184]	; (7d04 <nrfx_qdec_init+0xc4>)
    m_skip_gpio_cfg = p_config->skip_gpio_cfg;
    7c4c:	7e02      	ldrb	r2, [r0, #24]
    m_qdec_event_handler = event_handler;
    7c4e:	6019      	str	r1, [r3, #0]
    m_skip_gpio_cfg = p_config->skip_gpio_cfg;
    7c50:	4b2d      	ldr	r3, [pc, #180]	; (7d08 <nrfx_qdec_init+0xc8>)
    7c52:	701a      	strb	r2, [r3, #0]

    if (!p_config->skip_gpio_cfg)
    7c54:	b9c2      	cbnz	r2, 7c88 <nrfx_qdec_init+0x48>
    *p_pin = pin_number & 0x1F;
    7c56:	6843      	ldr	r3, [r0, #4]
    7c58:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    7c5c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    7c60:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    7c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    *p_pin = pin_number & 0x1F;
    7c68:	6883      	ldr	r3, [r0, #8]
    7c6a:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    7c6e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    7c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    {
        nrf_gpio_cfg_input(p_config->psela, NRF_GPIO_PIN_NOPULL);
        nrf_gpio_cfg_input(p_config->pselb, NRF_GPIO_PIN_NOPULL);
        if (p_config->pselled != NRF_QDEC_LED_NOT_CONNECTED)
    7c76:	68c3      	ldr	r3, [r0, #12]
    7c78:	1c5d      	adds	r5, r3, #1
    *p_pin = pin_number & 0x1F;
    7c7a:	bf1e      	ittt	ne
    7c7c:	f003 031f 	andne.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    7c80:	f503 73e0 	addne.w	r3, r3, #448	; 0x1c0
    7c84:	f841 2023 	strne.w	r2, [r1, r3, lsl #2]
        {
            nrf_gpio_cfg_input(p_config->pselled, NRF_GPIO_PIN_NOPULL);
        }
    }
    if (!p_config->skip_psel_cfg)
    7c88:	7e42      	ldrb	r2, [r0, #25]
    7c8a:	4b20      	ldr	r3, [pc, #128]	; (7d0c <nrfx_qdec_init+0xcc>)
    7c8c:	b942      	cbnz	r2, 7ca0 <nrfx_qdec_init+0x60>
    {
        nrf_qdec_pins_set(NRF_QDEC, p_config->psela, p_config->pselb, p_config->pselled);
    7c8e:	e9d0 5101 	ldrd	r5, r1, [r0, #4]
    7c92:	68c2      	ldr	r2, [r0, #12]
    p_reg->PSEL.A = phase_a_pin;
    7c94:	f8c3 5520 	str.w	r5, [r3, #1312]	; 0x520
    p_reg->PSEL.B = phase_b_pin;
    7c98:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
    p_reg->PSEL.LED = led_pin;
    7c9c:	f8c3 251c 	str.w	r2, [r3, #1308]	; 0x51c
    p_reg->SAMPLEPER = sampleper;
    7ca0:	7842      	ldrb	r2, [r0, #1]
    7ca2:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
    return p_reg->PSEL.LED;
    7ca6:	f8d3 251c 	ldr.w	r2, [r3, #1308]	; 0x51c
    }

    nrf_qdec_sampleper_set(NRF_QDEC, p_config->sampleper);
    // Change the period and polarity of the LED only when it is used,
    // otherwise the ledpre field might have an invalid value.
    if (nrf_qdec_led_pin_get(NRF_QDEC) != NRF_QDEC_LED_NOT_CONNECTED)
    7caa:	3201      	adds	r2, #1
    {
        nrf_qdec_ledpre_set(NRF_QDEC, p_config->ledpre);
    7cac:	bf1f      	itttt	ne
    7cae:	6902      	ldrne	r2, [r0, #16]
}

NRF_STATIC_INLINE void nrf_qdec_ledpre_set(NRF_QDEC_Type * p_reg, uint32_t time_us)
{
    p_reg->LEDPRE = time_us;
    7cb0:	f8c3 2540 	strne.w	r2, [r3, #1344]	; 0x540
    return (reportper == NRF_QDEC_REPORTPER_10) ? 10 : reportper * 40;
}

NRF_STATIC_INLINE void nrf_qdec_ledpol_set(NRF_QDEC_Type * p_reg, nrf_qdec_ledpol_t pol)
{
    p_reg->LEDPOL = pol;
    7cb4:	7d02      	ldrbne	r2, [r0, #20]
    7cb6:	f8c3 2504 	strne.w	r2, [r3, #1284]	; 0x504
        nrf_qdec_ledpol_set(NRF_QDEC, p_config->ledpol);
    }

    if (p_config->dbfen)
    7cba:	7d42      	ldrb	r2, [r0, #21]
    7cbc:	b102      	cbz	r2, 7cc0 <nrfx_qdec_init+0x80>
    p_reg->DBFEN = NRF_QDEC_DBFEN_ENABLE;
    7cbe:	2201      	movs	r2, #1
    p_reg->DBFEN = NRF_QDEC_DBFEN_DISABLE;
    7cc0:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
        nrf_qdec_dbfen_disable(NRF_QDEC);
    }

    uint32_t int_mask = NRF_QDEC_INT_ACCOF_MASK;

    if (p_config->reportper != NRF_QDEC_REPORTPER_DISABLED)
    7cc4:	7801      	ldrb	r1, [r0, #0]
    7cc6:	2910      	cmp	r1, #16
    p_reg->SHORTS |= mask;
    7cc8:	bf1f      	itttt	ne
    7cca:	f8d3 2200 	ldrne.w	r2, [r3, #512]	; 0x200
    7cce:	f042 0201 	orrne.w	r2, r2, #1
    7cd2:	f8c3 2200 	strne.w	r2, [r3, #512]	; 0x200
    p_reg->REPORTPER = reportper;
    7cd6:	f8c3 1510 	strne.w	r1, [r3, #1296]	; 0x510
        nrf_qdec_shorts_enable(NRF_QDEC, NRF_QDEC_SHORT_REPORTRDY_READCLRACC_MASK);
        nrf_qdec_reportper_set(NRF_QDEC, p_config->reportper);
        int_mask |= NRF_QDEC_INT_REPORTRDY_MASK;
    }

    if (p_config->sample_inten)
    7cda:	7d81      	ldrb	r1, [r0, #22]
        int_mask |= NRF_QDEC_INT_REPORTRDY_MASK;
    7cdc:	bf14      	ite	ne
    7cde:	2206      	movne	r2, #6
    uint32_t int_mask = NRF_QDEC_INT_ACCOF_MASK;
    7ce0:	2204      	moveq	r2, #4
    if (p_config->sample_inten)
    7ce2:	b109      	cbz	r1, 7ce8 <nrfx_qdec_init+0xa8>
    {
        int_mask |= NRF_QDEC_INT_SAMPLERDY_MASK;
    7ce4:	f042 0201 	orr.w	r2, r2, #1
    p_reg->INTENSET = mask; // writing 0 has no effect
    7ce8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    }

    nrf_qdec_int_enable(NRF_QDEC, int_mask);
    NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_QDEC), p_config->interrupt_priority);
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_QDEC));
    7cec:	2012      	movs	r0, #18
    7cee:	f7fb fb0d 	bl	330c <arch_irq_enable>

    m_state = NRFX_DRV_STATE_INITIALIZED;
    7cf2:	2301      	movs	r3, #1

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    7cf4:	4806      	ldr	r0, [pc, #24]	; (7d10 <nrfx_qdec_init+0xd0>)
    m_state = NRFX_DRV_STATE_INITIALIZED;
    7cf6:	7023      	strb	r3, [r4, #0]
}
    7cf8:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    7cfa:	4806      	ldr	r0, [pc, #24]	; (7d14 <nrfx_qdec_init+0xd4>)
    7cfc:	e7fc      	b.n	7cf8 <nrfx_qdec_init+0xb8>
    7cfe:	bf00      	nop
    7d00:	20001b4e 	.word	0x20001b4e
    7d04:	200017d0 	.word	0x200017d0
    7d08:	20001b4d 	.word	0x20001b4d
    7d0c:	40012000 	.word	0x40012000
    7d10:	0bad0000 	.word	0x0bad0000
    7d14:	0bad0005 	.word	0x0bad0005

00007d18 <nrfx_qdec_enable>:
    p_reg->ENABLE = NRF_QDEC_ENABLE;
    7d18:	4b04      	ldr	r3, [pc, #16]	; (7d2c <nrfx_qdec_enable+0x14>)
    7d1a:	2201      	movs	r2, #1
    7d1c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *( (volatile uint32_t *)( (uint8_t *)p_reg + (uint32_t)task) ) = 1;
    7d20:	601a      	str	r2, [r3, #0]
void nrfx_qdec_enable(void)
{
    NRFX_ASSERT(m_state == NRFX_DRV_STATE_INITIALIZED);
    nrf_qdec_enable(NRF_QDEC);
    nrf_qdec_task_trigger(NRF_QDEC, NRF_QDEC_TASK_START);
    m_state = NRFX_DRV_STATE_POWERED_ON;
    7d22:	4b03      	ldr	r3, [pc, #12]	; (7d30 <nrfx_qdec_enable+0x18>)
    7d24:	2202      	movs	r2, #2
    7d26:	701a      	strb	r2, [r3, #0]
    NRFX_LOG_INFO("Enabled.");
}
    7d28:	4770      	bx	lr
    7d2a:	bf00      	nop
    7d2c:	40012000 	.word	0x40012000
    7d30:	20001b4e 	.word	0x20001b4e

00007d34 <nrfx_qdec_accumulators_read>:
    7d34:	4b04      	ldr	r3, [pc, #16]	; (7d48 <nrfx_qdec_accumulators_read+0x14>)
    7d36:	2201      	movs	r2, #1
    7d38:	609a      	str	r2, [r3, #8]
    return p_reg->ACCREAD;
    7d3a:	f8d3 2518 	ldr.w	r2, [r3, #1304]	; 0x518
    return p_reg->ACCDBLREAD;
    7d3e:	f8d3 3548 	ldr.w	r3, [r3, #1352]	; 0x548
void nrfx_qdec_accumulators_read(int16_t * p_acc, int16_t * p_accdbl)
{
    NRFX_ASSERT(m_state == NRFX_DRV_STATE_POWERED_ON);
    nrf_qdec_task_trigger(NRF_QDEC, NRF_QDEC_TASK_READCLRACC);

    *p_acc    = (int16_t)nrf_qdec_accread_get(NRF_QDEC);
    7d42:	8002      	strh	r2, [r0, #0]
    *p_accdbl = (int16_t)nrf_qdec_accdblread_get(NRF_QDEC);
    7d44:	800b      	strh	r3, [r1, #0]

    NRFX_LOG_DEBUG("Accumulators data, ACC register:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_acc, sizeof(p_acc[0]));
    NRFX_LOG_DEBUG("Accumulators data, ACCDBL register:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_accdbl, sizeof(p_accdbl[0]));
}
    7d46:	4770      	bx	lr
    7d48:	40012000 	.word	0x40012000

00007d4c <nrfx_spim_init>:

nrfx_err_t nrfx_spim_init(nrfx_spim_t const *        p_instance,
                          nrfx_spim_config_t const * p_config,
                          nrfx_spim_evt_handler_t    handler,
                          void *                     p_context)
{
    7d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7d50:	4606      	mov	r6, r0
    NRFX_ASSERT(p_config);
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    7d52:	4d4f      	ldr	r5, [pc, #316]	; (7e90 <__kernel_ram_size+0xf0>)
{
    7d54:	460c      	mov	r4, r1
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    7d56:	7931      	ldrb	r1, [r6, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    7d58:	014f      	lsls	r7, r1, #5
    7d5a:	eb05 1141 	add.w	r1, r5, r1, lsl #5
{
    7d5e:	4610      	mov	r0, r2
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    7d60:	7f0a      	ldrb	r2, [r1, #28]
    7d62:	2a00      	cmp	r2, #0
    7d64:	f040 8092 	bne.w	7e8c <__kernel_ram_size+0xec>
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    7d68:	6832      	ldr	r2, [r6, #0]
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
    7d6a:	51e8      	str	r0, [r5, r7]
    p_cb->p_context = p_context;
    7d6c:	604b      	str	r3, [r1, #4]

    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    7d6e:	7be0      	ldrb	r0, [r4, #15]
    7d70:	7f8b      	ldrb	r3, [r1, #30]
    p_cb->ss_active_high = p_config->ss_active_high;
    7d72:	f894 c004 	ldrb.w	ip, [r4, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    7d76:	f360 0300 	bfi	r3, r0, #0, #1
    p_cb->ss_active_high = p_config->ss_active_high;
    7d7a:	f36c 0341 	bfi	r3, ip, #1, #1
    7d7e:	778b      	strb	r3, [r1, #30]
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    p_cb->use_hw_ss = p_config->use_hw_ss;
#endif
    p_cb->ss_pin = p_config->ss_pin;
    7d80:	78e3      	ldrb	r3, [r4, #3]
    7d82:	77cb      	strb	r3, [r1, #31]

    configure_pins(p_instance, p_config);
    7d84:	f8d6 8000 	ldr.w	r8, [r6]
    if (!p_config->skip_gpio_cfg)
    7d88:	2800      	cmp	r0, #0
    7d8a:	d13d      	bne.n	7e08 <__kernel_ram_size+0x68>
        nrf_gpio_pin_write(p_config->sck_pin,
    7d8c:	7b21      	ldrb	r1, [r4, #12]
    7d8e:	7820      	ldrb	r0, [r4, #0]
    7d90:	2901      	cmp	r1, #1
    7d92:	bf94      	ite	ls
    7d94:	2100      	movls	r1, #0
    7d96:	2101      	movhi	r1, #1
    7d98:	f003 ff1a 	bl	bbd0 <nrf_gpio_pin_write>
    *p_pin = pin_number & 0x1F;
    7d9c:	7823      	ldrb	r3, [r4, #0]
    7d9e:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    7da2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    7da6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    7daa:	2101      	movs	r1, #1
    7dac:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        if (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
    7db0:	7863      	ldrb	r3, [r4, #1]
    7db2:	2bff      	cmp	r3, #255	; 0xff
    7db4:	d009      	beq.n	7dca <__kernel_ram_size+0x2a>
    *p_pin = pin_number & 0x1F;
    7db6:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    7dba:	4099      	lsls	r1, r3
    reg->PIN_CNF[pin_number] = cnf;
    7dbc:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    p_reg->OUTCLR = clr_mask;
    7dc0:	f8c0 150c 	str.w	r1, [r0, #1292]	; 0x50c
    reg->PIN_CNF[pin_number] = cnf;
    7dc4:	2103      	movs	r1, #3
    7dc6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
    7dca:	78a3      	ldrb	r3, [r4, #2]
    7dcc:	2bff      	cmp	r3, #255	; 0xff
    7dce:	d009      	beq.n	7de4 <__kernel_ram_size+0x44>
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7dd0:	7ba1      	ldrb	r1, [r4, #14]
    *p_pin = pin_number & 0x1F;
    7dd2:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    7dd6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    7dda:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7dde:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    7de0:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    7de4:	78e0      	ldrb	r0, [r4, #3]
    7de6:	28ff      	cmp	r0, #255	; 0xff
    7de8:	d00e      	beq.n	7e08 <__kernel_ram_size+0x68>
                               p_config->ss_active_high ? 0 : 1);
    7dea:	7921      	ldrb	r1, [r4, #4]
            nrf_gpio_pin_write(p_config->ss_pin,
    7dec:	f081 0101 	eor.w	r1, r1, #1
    7df0:	f003 feee 	bl	bbd0 <nrf_gpio_pin_write>
    *p_pin = pin_number & 0x1F;
    7df4:	78e3      	ldrb	r3, [r4, #3]
    7df6:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    7dfa:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    7dfe:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    7e02:	2003      	movs	r0, #3
    7e04:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    if (!p_config->skip_psel_cfg)
    7e08:	7c23      	ldrb	r3, [r4, #16]
    7e0a:	b993      	cbnz	r3, 7e32 <__kernel_ram_size+0x92>
        uint32_t mosi_pin = (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
    7e0c:	7863      	ldrb	r3, [r4, #1]
        nrf_spim_pins_set(p_spim, p_config->sck_pin, mosi_pin, miso_pin);
    7e0e:	7820      	ldrb	r0, [r4, #0]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    7e10:	2bff      	cmp	r3, #255	; 0xff
    7e12:	bf18      	it	ne
    7e14:	4619      	movne	r1, r3
        uint32_t miso_pin = (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
    7e16:	78a3      	ldrb	r3, [r4, #2]
NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
                                         uint32_t        sck_pin,
                                         uint32_t        mosi_pin,
                                         uint32_t        miso_pin)
{
    p_reg->PSEL.SCK  = sck_pin;
    7e18:	f8c8 0508 	str.w	r0, [r8, #1288]	; 0x508
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    7e1c:	bf08      	it	eq
    7e1e:	f04f 31ff 	moveq.w	r1, #4294967295
                            : NRF_SPIM_PIN_NOT_CONNECTED;
    7e22:	2bff      	cmp	r3, #255	; 0xff
    7e24:	bf08      	it	eq
    7e26:	f04f 33ff 	moveq.w	r3, #4294967295
    p_reg->PSEL.MOSI = mosi_pin;
    7e2a:	f8c8 150c 	str.w	r1, [r8, #1292]	; 0x50c
    p_reg->PSEL.MISO = miso_pin;
    7e2e:	f8c8 3510 	str.w	r3, [r8, #1296]	; 0x510
#endif // defined(SPIM_STALLSTAT_TX_Msk)

NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
                                              nrf_spim_frequency_t frequency)
{
    p_reg->FREQUENCY = (uint32_t)frequency;
    7e32:	68a3      	ldr	r3, [r4, #8]
    7e34:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
                                          nrf_spim_mode_t      spi_mode,
                                          nrf_spim_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
        SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
    7e38:	7b63      	ldrb	r3, [r4, #13]
    // Change rx delay
    nrf_spim_iftiming_set(p_spim, p_config->rx_delay);
#endif

    nrf_spim_frequency_set(p_spim, p_config->frequency);
    nrf_spim_configure(p_spim, p_config->mode, p_config->bit_order);
    7e3a:	7b21      	ldrb	r1, [r4, #12]
    7e3c:	3b00      	subs	r3, #0
    7e3e:	bf18      	it	ne
    7e40:	2301      	movne	r3, #1
    switch (spi_mode)
    7e42:	2902      	cmp	r1, #2
    7e44:	d01c      	beq.n	7e80 <__kernel_ram_size+0xe0>
    7e46:	2903      	cmp	r1, #3
    7e48:	d01d      	beq.n	7e86 <__kernel_ram_size+0xe6>
    7e4a:	2901      	cmp	r1, #1
    7e4c:	d101      	bne.n	7e52 <__kernel_ram_size+0xb2>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
        break;

    case NRF_SPIM_MODE_1:
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
    7e4e:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPIM_MODE_3:
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
    7e52:	f8c2 3554 	str.w	r3, [r2, #1364]	; 0x554
}

NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
                                        uint8_t         orc)
{
    p_reg->ORC = orc;
    7e56:	79a3      	ldrb	r3, [r4, #6]
    7e58:	f8c2 35c0 	str.w	r3, [r2, #1472]	; 0x5c0
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
    7e5c:	2307      	movs	r3, #7
    7e5e:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

    nrf_spim_orc_set(p_spim, p_config->orc);

    nrf_spim_enable(p_spim);

    if (p_cb->handler)
    7e62:	59eb      	ldr	r3, [r5, r7]
    7e64:	b123      	cbz	r3, 7e70 <__kernel_ram_size+0xd0>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    7e66:	6830      	ldr	r0, [r6, #0]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
    7e68:	f340 3007 	sbfx	r0, r0, #12, #8
    7e6c:	f7fb fa4e 	bl	330c <arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
    7e70:	443d      	add	r5, r7
    7e72:	2300      	movs	r3, #0
    7e74:	776b      	strb	r3, [r5, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    7e76:	4807      	ldr	r0, [pc, #28]	; (7e94 <__kernel_ram_size+0xf4>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    7e78:	2301      	movs	r3, #1
    7e7a:	772b      	strb	r3, [r5, #28]
}
    7e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    7e80:	f043 0304 	orr.w	r3, r3, #4
        break;
    7e84:	e7e5      	b.n	7e52 <__kernel_ram_size+0xb2>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
    7e86:	f043 0306 	orr.w	r3, r3, #6
        break;
    7e8a:	e7e2      	b.n	7e52 <__kernel_ram_size+0xb2>
        return err_code;
    7e8c:	4802      	ldr	r0, [pc, #8]	; (7e98 <__kernel_ram_size+0xf8>)
    7e8e:	e7f5      	b.n	7e7c <__kernel_ram_size+0xdc>
    7e90:	200017d4 	.word	0x200017d4
    7e94:	0bad0000 	.word	0x0bad0000
    7e98:	0bad0005 	.word	0x0bad0005

00007e9c <nrfx_spim_uninit>:

    nrf_gpio_cfg_default(pin);
}

void nrfx_spim_uninit(nrfx_spim_t const * p_instance)
{
    7e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    7e9e:	7903      	ldrb	r3, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    NRF_SPIM_Type * p_spim = p_instance->p_reg;

    if (p_cb->handler)
    7ea0:	4d20      	ldr	r5, [pc, #128]	; (7f24 <nrfx_spim_uninit+0x88>)
    NRF_SPIM_Type * p_spim = p_instance->p_reg;
    7ea2:	6804      	ldr	r4, [r0, #0]
    if (p_cb->handler)
    7ea4:	015e      	lsls	r6, r3, #5
    7ea6:	eb05 1743 	add.w	r7, r5, r3, lsl #5
    7eaa:	59ab      	ldr	r3, [r5, r6]
    7eac:	b1b3      	cbz	r3, 7edc <nrfx_spim_uninit+0x40>
    {
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
    7eae:	f344 3007 	sbfx	r0, r4, #12, #8
    7eb2:	f7fb fa3b 	bl	332c <arch_irq_disable>
    p_reg->INTENCLR = mask;
    7eb6:	4b1c      	ldr	r3, [pc, #112]	; (7f28 <nrfx_spim_uninit+0x8c>)
    7eb8:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
        nrf_spim_int_disable(p_spim, NRF_SPIM_ALL_INTS_MASK);
        if (p_cb->transfer_in_progress)
    7ebc:	7f7b      	ldrb	r3, [r7, #29]
    7ebe:	b16b      	cbz	r3, 7edc <nrfx_spim_uninit+0x40>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7ec0:	2301      	movs	r3, #1
    7ec2:	6163      	str	r3, [r4, #20]
    7ec4:	2764      	movs	r7, #100	; 0x64
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7ec6:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    NRFX_WAIT_FOR(nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_STOPPED), 100, 1, stopped);
    7eca:	b923      	cbnz	r3, 7ed6 <nrfx_spim_uninit+0x3a>
    7ecc:	2001      	movs	r0, #1
    7ece:	f003 fdbd 	bl	ba4c <nrfx_busy_wait>
    7ed2:	3f01      	subs	r7, #1
    7ed4:	d1f7      	bne.n	7ec6 <nrfx_spim_uninit+0x2a>
    p_cb->transfer_in_progress = false;
    7ed6:	19ab      	adds	r3, r5, r6
    7ed8:	2200      	movs	r2, #0
    7eda:	775a      	strb	r2, [r3, #29]
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
    7edc:	2300      	movs	r3, #0
        }
    }

    nrf_spim_disable(p_spim);

    if (!p_cb->skip_gpio_cfg)
    7ede:	19a9      	adds	r1, r5, r6
    7ee0:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    7ee4:	7f8b      	ldrb	r3, [r1, #30]
    7ee6:	07db      	lsls	r3, r3, #31
    7ee8:	d417      	bmi.n	7f1a <nrfx_spim_uninit+0x7e>
    return p_reg->PSEL.SCK;
    7eea:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
    {
        spim_pin_uninit(nrf_spim_sck_pin_get(p_spim));
    7eee:	f003 fe63 	bl	bbb8 <spim_pin_uninit>
    return p_reg->PSEL.MISO;
    7ef2:	f8d4 0510 	ldr.w	r0, [r4, #1296]	; 0x510
        spim_pin_uninit(nrf_spim_miso_pin_get(p_spim));
    7ef6:	f003 fe5f 	bl	bbb8 <spim_pin_uninit>
    return p_reg->PSEL.MOSI;
    7efa:	f8d4 050c 	ldr.w	r0, [r4, #1292]	; 0x50c
        spim_pin_uninit(nrf_spim_mosi_pin_get(p_spim));
    7efe:	f003 fe5b 	bl	bbb8 <spim_pin_uninit>
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
        {
            spim_pin_uninit(nrf_spim_dcx_pin_get(p_spim));
        }
#endif
        if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    7f02:	7fcb      	ldrb	r3, [r1, #31]
    7f04:	2bff      	cmp	r3, #255	; 0xff
    7f06:	d008      	beq.n	7f1a <nrfx_spim_uninit+0x7e>
    *p_pin = pin_number & 0x1F;
    7f08:	f003 031f 	and.w	r3, r3, #31
    reg->PIN_CNF[pin_number] = cnf;
    7f0c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    7f10:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    7f14:	2102      	movs	r1, #2
    7f16:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

#if NRFX_CHECK(NRFX_PRS_ENABLED)
    nrfx_prs_release(p_instance->p_reg);
#endif

    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
    7f1a:	4435      	add	r5, r6
    7f1c:	2300      	movs	r3, #0
    7f1e:	772b      	strb	r3, [r5, #28]
}
    7f20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7f22:	bf00      	nop
    7f24:	200017d4 	.word	0x200017d4
    7f28:	00080152 	.word	0x00080152

00007f2c <nrfx_spim_xfer>:
}

nrfx_err_t nrfx_spim_xfer(nrfx_spim_t const *           p_instance,
                          nrfx_spim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    7f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    7f30:	4f36      	ldr	r7, [pc, #216]	; (800c <CONFIG_PM_SRAM_SIZE+0xc>)
    7f32:	7903      	ldrb	r3, [r0, #4]
    7f34:	eb07 1843 	add.w	r8, r7, r3, lsl #5
{
    7f38:	4614      	mov	r4, r2
#endif
                (p_cb->ss_pin == NRFX_SPIM_PIN_NOT_USED));

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
    7f3a:	f898 201d 	ldrb.w	r2, [r8, #29]
{
    7f3e:	4681      	mov	r9, r0
    7f40:	460d      	mov	r5, r1
    if (p_cb->transfer_in_progress)
    7f42:	015e      	lsls	r6, r3, #5
    7f44:	2a00      	cmp	r2, #0
    7f46:	d15f      	bne.n	8008 <CONFIG_PM_SRAM_SIZE+0x8>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler && !(flags & (NRFX_SPIM_FLAG_REPEATED_XFER |
    7f48:	59ba      	ldr	r2, [r7, r6]
    7f4a:	b12a      	cbz	r2, 7f58 <nrfx_spim_xfer+0x2c>
    7f4c:	f014 0f14 	tst.w	r4, #20
                                        NRFX_SPIM_FLAG_NO_XFER_EVT_HANDLER)))
        {
            p_cb->transfer_in_progress = true;
    7f50:	bf04      	itt	eq
    7f52:	2201      	moveq	r2, #1
    7f54:	f888 201d 	strbeq.w	r2, [r8, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
    7f58:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    7f5c:	eb07 0c06 	add.w	ip, r7, r6
    7f60:	f10c 0c0c 	add.w	ip, ip, #12
    7f64:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    set_ss_pin_state(p_cb, true);
    7f68:	2101      	movs	r1, #1
    7f6a:	4640      	mov	r0, r8
    7f6c:	f003 fe3d 	bl	bbea <set_ss_pin_state>
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    7f70:	6829      	ldr	r1, [r5, #0]
    7f72:	b121      	cbz	r1, 7f7e <nrfx_spim_xfer+0x52>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    7f74:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
    7f78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    7f7c:	d106      	bne.n	7f8c <nrfx_spim_xfer+0x60>
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
    7f7e:	68aa      	ldr	r2, [r5, #8]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
    7f80:	b152      	cbz	r2, 7f98 <nrfx_spim_xfer+0x6c>
    7f82:	f002 4360 	and.w	r3, r2, #3758096384	; 0xe0000000
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
    7f86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    7f8a:	d005      	beq.n	7f98 <nrfx_spim_xfer+0x6c>
        p_cb->transfer_in_progress = false;
    7f8c:	443e      	add	r6, r7
    7f8e:	2300      	movs	r3, #0
        return err_code;
    7f90:	481f      	ldr	r0, [pc, #124]	; (8010 <CONFIG_PM_SRAM_SIZE+0x10>)
        p_cb->transfer_in_progress = false;
    7f92:	7773      	strb	r3, [r6, #29]

    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
}
    7f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
    7f98:	f8d9 3000 	ldr.w	r3, [r9]
    nrf_spim_tx_buffer_set(p_spim, p_xfer_desc->p_tx_buffer, p_xfer_desc->tx_length);
    7f9c:	6868      	ldr	r0, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    7f9e:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    nrf_spim_rx_buffer_set(p_spim, p_xfer_desc->p_rx_buffer, p_xfer_desc->rx_length);
    7fa2:	68e9      	ldr	r1, [r5, #12]
    p_reg->TXD.MAXCNT = length;
    7fa4:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    7fa8:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7fac:	2200      	movs	r2, #0
    p_reg->RXD.MAXCNT = length;
    7fae:	f8c3 1538 	str.w	r1, [r3, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7fb2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    7fb6:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (NRFX_SPIM_FLAG_TX_POSTINC & flags)
    7fba:	f014 0201 	ands.w	r2, r4, #1
}


NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
    7fbe:	bf18      	it	ne
    7fc0:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
    7fc2:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    if (NRFX_SPIM_FLAG_RX_POSTINC & flags)
    7fc6:	f014 0202 	ands.w	r2, r4, #2
}

NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
    7fca:	bf18      	it	ne
    7fcc:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
    7fce:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
    7fd2:	f014 0208 	ands.w	r2, r4, #8
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7fd6:	bf04      	itt	eq
    7fd8:	2101      	moveq	r1, #1
    7fda:	6119      	streq	r1, [r3, #16]
    if (!p_cb->handler)
    7fdc:	59b9      	ldr	r1, [r7, r6]
    7fde:	b949      	cbnz	r1, 7ff4 <nrfx_spim_xfer+0xc8>
        if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
    7fe0:	b912      	cbnz	r2, 7fe8 <nrfx_spim_xfer+0xbc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7fe2:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    7fe6:	e7fb      	b.n	7fe0 <nrfx_spim_xfer+0xb4>
        set_ss_pin_state(p_cb, false);
    7fe8:	2100      	movs	r1, #0
    7fea:	4640      	mov	r0, r8
    7fec:	f003 fdfd 	bl	bbea <set_ss_pin_state>
    return err_code;
    7ff0:	4808      	ldr	r0, [pc, #32]	; (8014 <CONFIG_PM_SRAM_SIZE+0x14>)
}
    7ff2:	e7cf      	b.n	7f94 <nrfx_spim_xfer+0x68>
    if (!enable)
    7ff4:	f014 0f04 	tst.w	r4, #4
    7ff8:	f04f 0240 	mov.w	r2, #64	; 0x40
    p_reg->INTENCLR = mask;
    7ffc:	bf14      	ite	ne
    7ffe:	f8c3 2308 	strne.w	r2, [r3, #776]	; 0x308
    p_reg->INTENSET = mask;
    8002:	f8c3 2304 	streq.w	r2, [r3, #772]	; 0x304
    8006:	e7f3      	b.n	7ff0 <nrfx_spim_xfer+0xc4>
        return err_code;
    8008:	4803      	ldr	r0, [pc, #12]	; (8018 <CONFIG_PM_SRAM_SIZE+0x18>)
    800a:	e7c3      	b.n	7f94 <nrfx_spim_xfer+0x68>
    800c:	200017d4 	.word	0x200017d4
    8010:	0bad000a 	.word	0x0bad000a
    8014:	0bad0000 	.word	0x0bad0000
    8018:	0bad000b 	.word	0x0bad000b

0000801c <nrfx_spim_0_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    801c:	4b0c      	ldr	r3, [pc, #48]	; (8050 <nrfx_spim_0_irq_handler+0x34>)
    801e:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    }
}

#if NRFX_CHECK(NRFX_SPIM0_ENABLED)
void nrfx_spim_0_irq_handler(void)
{
    8022:	b510      	push	{r4, lr}
    if (nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
    8024:	b192      	cbz	r2, 804c <nrfx_spim_0_irq_handler+0x30>
    set_ss_pin_state(p_cb, false);
    8026:	4a0b      	ldr	r2, [pc, #44]	; (8054 <nrfx_spim_0_irq_handler+0x38>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8028:	2400      	movs	r4, #0
    802a:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
    802e:	4621      	mov	r1, r4
    8030:	4610      	mov	r0, r2
    8032:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
    8036:	f003 fdd8 	bl	bbea <set_ss_pin_state>
    p_cb->evt.type = NRFX_SPIM_EVENT_DONE;
    803a:	7214      	strb	r4, [r2, #8]
    p_cb->transfer_in_progress = false;
    803c:	7754      	strb	r4, [r2, #29]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    803e:	e9d2 3100 	ldrd	r3, r1, [r2]
    irq_handler(NRF_SPIM0, &m_cb[NRFX_SPIM0_INST_IDX]);
}
    8042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    p_cb->handler(&p_cb->evt, p_cb->p_context);
    8046:	f102 0008 	add.w	r0, r2, #8
    804a:	4718      	bx	r3
}
    804c:	bd10      	pop	{r4, pc}
    804e:	bf00      	nop
    8050:	40003000 	.word	0x40003000
    8054:	200017d4 	.word	0x200017d4

00008058 <ep_state_access>:
 * @param ep Endpoint number.
 */
static inline usbd_ep_state_t* ep_state_access(nrfx_usbd_ep_t ep)
{
    NRFX_USBD_ASSERT_EP_VALID(ep);
    return ((NRF_USBD_EPIN_CHECK(ep) ? m_ep_state.ep_in : m_ep_state.ep_out) +
    8058:	4b05      	ldr	r3, [pc, #20]	; (8070 <ep_state_access+0x18>)
    805a:	f010 0f80 	tst.w	r0, #128	; 0x80
    805e:	f1a3 0290 	sub.w	r2, r3, #144	; 0x90
    8062:	bf08      	it	eq
    8064:	4613      	moveq	r3, r2
        NRF_USBD_EP_NR_GET(ep));
    8066:	f000 000f 	and.w	r0, r0, #15
}
    806a:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    806e:	4770      	bx	lr
    8070:	20001964 	.word	0x20001964

00008074 <ev_usbreset_handler>:
 * Interrupt runtimes that would be vectorized using @ref m_isr.
 * @{
 */

static void ev_usbreset_handler(void)
{
    8074:	b507      	push	{r0, r1, r2, lr}
    m_bus_suspend = false;
    8076:	4a09      	ldr	r2, [pc, #36]	; (809c <ev_usbreset_handler+0x28>)
    8078:	2300      	movs	r3, #0
    807a:	7013      	strb	r3, [r2, #0]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    807c:	4a08      	ldr	r2, [pc, #32]	; (80a0 <ev_usbreset_handler+0x2c>)

    const nrfx_usbd_evt_t evt = {
    807e:	f8ad 3005 	strh.w	r3, [sp, #5]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    8082:	7013      	strb	r3, [r2, #0]
    const nrfx_usbd_evt_t evt = {
    8084:	f88d 3007 	strb.w	r3, [sp, #7]
    8088:	2301      	movs	r3, #1
    808a:	f88d 3004 	strb.w	r3, [sp, #4]
            .type = NRFX_USBD_EVT_RESET
    };

    m_event_handler(&evt);
    808e:	4b05      	ldr	r3, [pc, #20]	; (80a4 <ev_usbreset_handler+0x30>)
    8090:	a801      	add	r0, sp, #4
    8092:	681b      	ldr	r3, [r3, #0]
    8094:	4798      	blx	r3
}
    8096:	b003      	add	sp, #12
    8098:	f85d fb04 	ldr.w	pc, [sp], #4
    809c:	20001b4f 	.word	0x20001b4f
    80a0:	20001b52 	.word	0x20001b52
    80a4:	200019f4 	.word	0x200019f4

000080a8 <ev_usbevent_handler>:
    return p_reg->EVENTCAUSE;
    80a8:	4b21      	ldr	r3, [pc, #132]	; (8130 <ev_usbevent_handler+0x88>)
    };
    m_event_handler(&evt);
}

static void ev_usbevent_handler(void)
{
    80aa:	b513      	push	{r0, r1, r4, lr}
    80ac:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
    p_reg->EVENTCAUSE = flags;
    80b0:	f8c3 4400 	str.w	r4, [r3, #1024]	; 0x400
    if (event & NRF_USBD_EVENTCAUSE_ISOOUTCRC_MASK)
    {
        NRFX_LOG_DEBUG("USBD event: ISOOUTCRC");
        /* Currently no support */
    }
    if (event & NRF_USBD_EVENTCAUSE_SUSPEND_MASK)
    80b4:	05e1      	lsls	r1, r4, #23
    (void) p_reg->EVENTCAUSE;
    80b6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    80ba:	d50e      	bpl.n	80da <ev_usbevent_handler+0x32>
    {
        NRFX_LOG_DEBUG("USBD event: SUSPEND");
        m_bus_suspend = true;
    80bc:	4b1d      	ldr	r3, [pc, #116]	; (8134 <ev_usbevent_handler+0x8c>)
    80be:	2201      	movs	r2, #1
    80c0:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
    80c2:	2300      	movs	r3, #0
    80c4:	f8ad 3005 	strh.w	r3, [sp, #5]
    80c8:	f88d 3007 	strb.w	r3, [sp, #7]
    80cc:	2302      	movs	r3, #2
    80ce:	f88d 3004 	strb.w	r3, [sp, #4]
                .type = NRFX_USBD_EVT_SUSPEND
        };
        m_event_handler(&evt);
    80d2:	4b19      	ldr	r3, [pc, #100]	; (8138 <ev_usbevent_handler+0x90>)
    80d4:	a801      	add	r0, sp, #4
    80d6:	681b      	ldr	r3, [r3, #0]
    80d8:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    80da:	05a2      	lsls	r2, r4, #22
    80dc:	d50d      	bpl.n	80fa <ev_usbevent_handler+0x52>
    {
        NRFX_LOG_DEBUG("USBD event: RESUME");
        m_bus_suspend = false;
    80de:	4a15      	ldr	r2, [pc, #84]	; (8134 <ev_usbevent_handler+0x8c>)
    80e0:	2300      	movs	r3, #0
    80e2:	7013      	strb	r3, [r2, #0]
        const nrfx_usbd_evt_t evt = {
    80e4:	f8ad 3005 	strh.w	r3, [sp, #5]
    80e8:	f88d 3007 	strb.w	r3, [sp, #7]
    80ec:	2303      	movs	r3, #3
    80ee:	f88d 3004 	strb.w	r3, [sp, #4]
                .type = NRFX_USBD_EVT_RESUME
        };
        m_event_handler(&evt);
    80f2:	4b11      	ldr	r3, [pc, #68]	; (8138 <ev_usbevent_handler+0x90>)
    80f4:	a801      	add	r0, sp, #4
    80f6:	681b      	ldr	r3, [r3, #0]
    80f8:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_WUREQ_MASK)
    80fa:	0563      	lsls	r3, r4, #21
    80fc:	d515      	bpl.n	812a <ev_usbevent_handler+0x82>
    {
        NRFX_LOG_DEBUG("USBD event: WUREQ (%s)", m_bus_suspend ? "In Suspend" : "Active");
        if (m_bus_suspend)
    80fe:	4a0d      	ldr	r2, [pc, #52]	; (8134 <ev_usbevent_handler+0x8c>)
    8100:	7813      	ldrb	r3, [r2, #0]
    8102:	b193      	cbz	r3, 812a <ev_usbevent_handler+0x82>
        {
            NRFX_ASSERT(!nrf_usbd_lowpower_check(NRF_USBD));
            m_bus_suspend = false;
    8104:	2300      	movs	r3, #0
    8106:	7013      	strb	r3, [r2, #0]
    p_reg->DPDMVALUE = ((uint32_t)val) << USBD_DPDMVALUE_STATE_Pos;
    8108:	4a09      	ldr	r2, [pc, #36]	; (8130 <ev_usbevent_handler+0x88>)
    810a:	2101      	movs	r1, #1
    810c:	f8c2 1508 	str.w	r1, [r2, #1288]	; 0x508
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    8110:	6591      	str	r1, [r2, #88]	; 0x58
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    8112:	6d92      	ldr	r2, [r2, #88]	; 0x58

            nrf_usbd_dpdmvalue_set(NRF_USBD, NRF_USBD_DPDMVALUE_RESUME);
            nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_DRIVEDPDM);

            const nrfx_usbd_evt_t evt = {
    8114:	f8ad 3005 	strh.w	r3, [sp, #5]
    8118:	f88d 3007 	strb.w	r3, [sp, #7]
    811c:	2304      	movs	r3, #4
    811e:	f88d 3004 	strb.w	r3, [sp, #4]
                    .type = NRFX_USBD_EVT_WUREQ
            };
            m_event_handler(&evt);
    8122:	4b05      	ldr	r3, [pc, #20]	; (8138 <ev_usbevent_handler+0x90>)
    8124:	a801      	add	r0, sp, #4
    8126:	681b      	ldr	r3, [r3, #0]
    8128:	4798      	blx	r3
        }
    }
}
    812a:	b002      	add	sp, #8
    812c:	bd10      	pop	{r4, pc}
    812e:	bf00      	nop
    8130:	40027000 	.word	0x40027000
    8134:	20001b4f 	.word	0x20001b4f
    8138:	200019f4 	.word	0x200019f4

0000813c <usbd_errata_187_211_begin>:
	__asm__ volatile(
    813c:	f04f 0320 	mov.w	r3, #32
    8140:	f3ef 8011 	mrs	r0, BASEPRI
    8144:	f383 8812 	msr	BASEPRI_MAX, r3
    8148:	f3bf 8f6f 	isb	sy
 * @brief Begin erratas 187 and 211.
 */
static inline void usbd_errata_187_211_begin(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    814c:	4b0a      	ldr	r3, [pc, #40]	; (8178 <usbd_errata_187_211_begin+0x3c>)
    814e:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    8152:	2203      	movs	r2, #3
    8154:	b961      	cbnz	r1, 8170 <usbd_errata_187_211_begin+0x34>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    8156:	f249 3175 	movw	r1, #37749	; 0x9375
    815a:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    815e:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    8162:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
	__asm__ volatile(
    8166:	f380 8811 	msr	BASEPRI, r0
    816a:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    816e:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    8170:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
    8174:	e7f7      	b.n	8166 <usbd_errata_187_211_begin+0x2a>
    8176:	bf00      	nop
    8178:	4006e000 	.word	0x4006e000

0000817c <usbd_errata_187_211_end>:
	__asm__ volatile(
    817c:	f04f 0320 	mov.w	r3, #32
    8180:	f3ef 8011 	mrs	r0, BASEPRI
    8184:	f383 8812 	msr	BASEPRI_MAX, r3
    8188:	f3bf 8f6f 	isb	sy
 * @brief End erratas 187 and 211.
 */
static inline void usbd_errata_187_211_end(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
    818c:	4b0a      	ldr	r3, [pc, #40]	; (81b8 <usbd_errata_187_211_end+0x3c>)
    818e:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
    8192:	b961      	cbnz	r1, 81ae <usbd_errata_187_211_end+0x32>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    8194:	f249 3275 	movw	r2, #37749	; 0x9375
    8198:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    819c:	f8c3 1d14 	str.w	r1, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
    81a0:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
	__asm__ volatile(
    81a4:	f380 8811 	msr	BASEPRI, r0
    81a8:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    81ac:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    81ae:	2200      	movs	r2, #0
    81b0:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
    81b4:	e7f6      	b.n	81a4 <usbd_errata_187_211_end+0x28>
    81b6:	bf00      	nop
    81b8:	4006e000 	.word	0x4006e000

000081bc <nrfx_usbd_feeder_flash>:
{
    81bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    size_t tx_size  = p_transfer->size;
    81be:	684d      	ldr	r5, [r1, #4]
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    81c0:	4f0b      	ldr	r7, [pc, #44]	; (81f0 <nrfx_usbd_feeder_flash+0x34>)
    81c2:	4295      	cmp	r5, r2
    81c4:	bf28      	it	cs
    81c6:	4615      	movcs	r5, r2
{
    81c8:	460c      	mov	r4, r1
    81ca:	4606      	mov	r6, r0
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    81cc:	462a      	mov	r2, r5
    81ce:	6809      	ldr	r1, [r1, #0]
    81d0:	4638      	mov	r0, r7
    81d2:	f003 f97c 	bl	b4ce <memcpy>
    p_transfer->size -= tx_size;
    81d6:	6860      	ldr	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
    81d8:	6822      	ldr	r2, [r4, #0]
    p_transfer->size -= tx_size;
    81da:	1b40      	subs	r0, r0, r5
    p_next->size = tx_size;
    81dc:	e9c6 7500 	strd	r7, r5, [r6]
    p_transfer->p_data.addr += tx_size;
    81e0:	442a      	add	r2, r5
    p_transfer->size -= tx_size;
    81e2:	6060      	str	r0, [r4, #4]
}
    81e4:	3800      	subs	r0, #0
    p_transfer->p_data.addr += tx_size;
    81e6:	6022      	str	r2, [r4, #0]
}
    81e8:	bf18      	it	ne
    81ea:	2001      	movne	r0, #1
    81ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    81ee:	bf00      	nop
    81f0:	200019f8 	.word	0x200019f8

000081f4 <nrfx_usbd_feeder_flash_zlp>:
{
    81f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    size_t tx_size  = p_transfer->size;
    81f6:	684c      	ldr	r4, [r1, #4]
    if (tx_size > ep_size)
    81f8:	4294      	cmp	r4, r2
    81fa:	bf28      	it	cs
    81fc:	4614      	movcs	r4, r2
{
    81fe:	4606      	mov	r6, r0
    8200:	460d      	mov	r5, r1
    if (tx_size != 0)
    8202:	b18c      	cbz	r4, 8228 <nrfx_usbd_feeder_flash_zlp+0x34>
        memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
    8204:	4f09      	ldr	r7, [pc, #36]	; (822c <nrfx_usbd_feeder_flash_zlp+0x38>)
    8206:	6809      	ldr	r1, [r1, #0]
    8208:	4622      	mov	r2, r4
    820a:	4638      	mov	r0, r7
    820c:	f003 f95f 	bl	b4ce <memcpy>
        p_next->p_data.tx = p_buffer;
    8210:	6037      	str	r7, [r6, #0]
    p_transfer->size -= tx_size;
    8212:	686b      	ldr	r3, [r5, #4]
    p_next->size = tx_size;
    8214:	6074      	str	r4, [r6, #4]
    p_transfer->size -= tx_size;
    8216:	1b1b      	subs	r3, r3, r4
    8218:	606b      	str	r3, [r5, #4]
    p_transfer->p_data.addr += tx_size;
    821a:	682b      	ldr	r3, [r5, #0]
}
    821c:	1e20      	subs	r0, r4, #0
    p_transfer->p_data.addr += tx_size;
    821e:	4423      	add	r3, r4
    8220:	602b      	str	r3, [r5, #0]
}
    8222:	bf18      	it	ne
    8224:	2001      	movne	r0, #1
    8226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        p_next->p_data.tx = NULL;
    8228:	6004      	str	r4, [r0, #0]
    822a:	e7f2      	b.n	8212 <nrfx_usbd_feeder_flash_zlp+0x1e>
    822c:	200019f8 	.word	0x200019f8

00008230 <usbd_enable>:

/**
 * @brief Enable USBD peripheral.
 */
static void usbd_enable(void)
{
    8230:	b508      	push	{r3, lr}
}

/* Errata: USB cannot be enabled. **/
static inline bool nrfx_usbd_errata_187(void)
{
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_187();
    8232:	f003 fce6 	bl	bc02 <nrf52_errata_187>
    if (nrfx_usbd_errata_187())
    8236:	b108      	cbz	r0, 823c <usbd_enable+0xc>
    {
        usbd_errata_187_211_begin();
    8238:	f7ff ff80 	bl	813c <usbd_errata_187_211_begin>
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Enabled << USBD_ENABLE_ENABLE_Pos;
    823c:	4b0b      	ldr	r3, [pc, #44]	; (826c <usbd_enable+0x3c>)
    823e:	2201      	movs	r2, #1
    8240:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    8244:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
    return p_reg->EVENTCAUSE;
    8248:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    while (0 == (eventcause & nrf_usbd_eventcause_get(NRF_USBD)))
    824c:	0512      	lsls	r2, r2, #20
    824e:	d5fb      	bpl.n	8248 <usbd_enable+0x18>
    p_reg->EVENTCAUSE = flags;
    8250:	f44f 6200 	mov.w	r2, #2048	; 0x800
    8254:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    8258:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    825c:	f003 fcd1 	bl	bc02 <nrf52_errata_187>
    if (nrfx_usbd_errata_171())
    {
        usbd_errata_171_end();
    }

    if (nrfx_usbd_errata_187())
    8260:	b118      	cbz	r0, 826a <usbd_enable+0x3a>
    {
        usbd_errata_187_211_end();
    }
}
    8262:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        usbd_errata_187_211_end();
    8266:	f7ff bf89 	b.w	817c <usbd_errata_187_211_end>
}
    826a:	bd08      	pop	{r3, pc}
    826c:	40027000 	.word	0x40027000

00008270 <ev_sof_handler>:
{
    8270:	b507      	push	{r0, r1, r2, lr}
    nrfx_usbd_evt_t evt =  {
    8272:	2300      	movs	r3, #0
    8274:	f88d 3004 	strb.w	r3, [sp, #4]
    return p_reg->FRAMECNTR;
    8278:	4b0b      	ldr	r3, [pc, #44]	; (82a8 <ev_sof_handler+0x38>)
    827a:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
            .data = { .sof = { .framecnt = (uint16_t)nrf_usbd_framecntr_get(NRF_USBD) }}
    827e:	f8ad 2006 	strh.w	r2, [sp, #6]
    size_t size_isoout = p_reg->SIZE.ISOOUT;
    8282:	f8d3 34c0 	ldr.w	r3, [r3, #1216]	; 0x4c0
    m_ep_ready |= iso_ready_mask;
    8286:	4a09      	ldr	r2, [pc, #36]	; (82ac <ev_sof_handler+0x3c>)
        iso_ready_mask |= (1U << ep2bit(NRFX_USBD_EPOUT8));
    8288:	2b00      	cmp	r3, #0
    m_ep_ready |= iso_ready_mask;
    828a:	6813      	ldr	r3, [r2, #0]
        iso_ready_mask |= (1U << ep2bit(NRFX_USBD_EPOUT8));
    828c:	bf0c      	ite	eq
    828e:	f44f 7180 	moveq.w	r1, #256	; 0x100
    8292:	f04f 2101 	movne.w	r1, #16777472	; 0x1000100
    m_ep_ready |= iso_ready_mask;
    8296:	430b      	orrs	r3, r1
    8298:	6013      	str	r3, [r2, #0]
    m_event_handler(&evt);
    829a:	4b05      	ldr	r3, [pc, #20]	; (82b0 <ev_sof_handler+0x40>)
    829c:	a801      	add	r0, sp, #4
    829e:	681b      	ldr	r3, [r3, #0]
    82a0:	4798      	blx	r3
}
    82a2:	b003      	add	sp, #12
    82a4:	f85d fb04 	ldr.w	pc, [sp], #4
    82a8:	40027000 	.word	0x40027000
    82ac:	200018d0 	.word	0x200018d0
    82b0:	200019f4 	.word	0x200019f4

000082b4 <atomic_and.constprop.0.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    82b4:	4b06      	ldr	r3, [pc, #24]	; (82d0 <atomic_and.constprop.0.isra.0+0x1c>)
    82b6:	f3bf 8f5b 	dmb	ish
    82ba:	e853 2f00 	ldrex	r2, [r3]
    82be:	4002      	ands	r2, r0
    82c0:	e843 2100 	strex	r1, r2, [r3]
    82c4:	2900      	cmp	r1, #0
    82c6:	d1f8      	bne.n	82ba <atomic_and.constprop.0.isra.0+0x6>
    82c8:	f3bf 8f5b 	dmb	ish
}
    82cc:	4770      	bx	lr
    82ce:	bf00      	nop
    82d0:	20001860 	.word	0x20001860

000082d4 <nrf_usbd_epin_dma_handler>:
{
    82d4:	b508      	push	{r3, lr}
    m_dma_pending = false;
    82d6:	4b0c      	ldr	r3, [pc, #48]	; (8308 <nrf_usbd_epin_dma_handler+0x34>)
    82d8:	2200      	movs	r2, #0
    82da:	701a      	strb	r2, [r3, #0]
{
    82dc:	4601      	mov	r1, r0
    usbd_ep_state_t * p_state = ep_state_access(ep);
    82de:	f7ff febb 	bl	8058 <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    82e2:	7b83      	ldrb	r3, [r0, #14]
    82e4:	2b03      	cmp	r3, #3
    82e6:	d10a      	bne.n	82fe <nrf_usbd_epin_dma_handler+0x2a>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    82e8:	4608      	mov	r0, r1
    82ea:	f003 fcd0 	bl	bc8e <ep2bit>
    82ee:	2301      	movs	r3, #1
    82f0:	fa03 f000 	lsl.w	r0, r3, r0
    82f4:	43c0      	mvns	r0, r0
}
    82f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    82fa:	f7ff bfdb 	b.w	82b4 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    82fe:	6803      	ldr	r3, [r0, #0]
    8300:	2b00      	cmp	r3, #0
    8302:	d0f1      	beq.n	82e8 <nrf_usbd_epin_dma_handler+0x14>
}
    8304:	bd08      	pop	{r3, pc}
    8306:	bf00      	nop
    8308:	20001b50 	.word	0x20001b50

0000830c <nrf_usbd_ep0in_dma_handler>:
    m_dma_pending = false;
    830c:	4b08      	ldr	r3, [pc, #32]	; (8330 <nrf_usbd_ep0in_dma_handler+0x24>)
    830e:	2200      	movs	r2, #0
    8310:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    8312:	4b08      	ldr	r3, [pc, #32]	; (8334 <nrf_usbd_ep0in_dma_handler+0x28>)
    8314:	f893 209e 	ldrb.w	r2, [r3, #158]	; 0x9e
    8318:	2a03      	cmp	r2, #3
    831a:	d103      	bne.n	8324 <nrf_usbd_ep0in_dma_handler+0x18>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    831c:	f06f 0001 	mvn.w	r0, #1
    8320:	f7ff bfc8 	b.w	82b4 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    8324:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    8328:	2b00      	cmp	r3, #0
    832a:	d0f7      	beq.n	831c <nrf_usbd_ep0in_dma_handler+0x10>
}
    832c:	4770      	bx	lr
    832e:	bf00      	nop
    8330:	20001b50 	.word	0x20001b50
    8334:	200018d4 	.word	0x200018d4

00008338 <usbd_ep_data_handler>:
    m_ep_ready |= (1U << bitpos);
    8338:	2201      	movs	r2, #1
{
    833a:	b573      	push	{r0, r1, r4, r5, r6, lr}
    m_ep_ready |= (1U << bitpos);
    833c:	fa02 f501 	lsl.w	r5, r2, r1
    8340:	491c      	ldr	r1, [pc, #112]	; (83b4 <usbd_ep_data_handler+0x7c>)
    8342:	4e1d      	ldr	r6, [pc, #116]	; (83b8 <usbd_ep_data_handler+0x80>)
    8344:	680b      	ldr	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    8346:	f010 0f80 	tst.w	r0, #128	; 0x80
    m_ep_ready |= (1U << bitpos);
    834a:	ea43 0305 	orr.w	r3, r3, r5
{
    834e:	4604      	mov	r4, r0
    m_ep_ready |= (1U << bitpos);
    8350:	600b      	str	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
    8352:	d024      	beq.n	839e <usbd_ep_data_handler+0x66>
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    8354:	f000 020f 	and.w	r2, r0, #15
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    8358:	4b18      	ldr	r3, [pc, #96]	; (83bc <usbd_ep_data_handler+0x84>)
    835a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    835e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    8362:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    8366:	681a      	ldr	r2, [r3, #0]
    if (ret)
    8368:	b132      	cbz	r2, 8378 <usbd_ep_data_handler+0x40>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    836a:	2200      	movs	r2, #0
    836c:	601a      	str	r2, [r3, #0]
            if (ep != NRFX_USBD_EPIN0)
    836e:	2880      	cmp	r0, #128	; 0x80
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    8370:	681b      	ldr	r3, [r3, #0]
    8372:	d011      	beq.n	8398 <usbd_ep_data_handler+0x60>
                nrf_usbd_epin_dma_handler(ep);
    8374:	f7ff ffae 	bl	82d4 <nrf_usbd_epin_dma_handler>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    8378:	6831      	ldr	r1, [r6, #0]
    837a:	4029      	ands	r1, r5
    837c:	d10a      	bne.n	8394 <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    837e:	2306      	movs	r3, #6
    8380:	f88d 3004 	strb.w	r3, [sp, #4]
    8384:	f88d 4006 	strb.w	r4, [sp, #6]
    8388:	f88d 1007 	strb.w	r1, [sp, #7]
            m_event_handler(&evt);
    838c:	4b0c      	ldr	r3, [pc, #48]	; (83c0 <usbd_ep_data_handler+0x88>)
    838e:	a801      	add	r0, sp, #4
    8390:	681b      	ldr	r3, [r3, #0]
    8392:	4798      	blx	r3
}
    8394:	b002      	add	sp, #8
    8396:	bd70      	pop	{r4, r5, r6, pc}
                nrf_usbd_ep0in_dma_handler();
    8398:	f7ff ffb8 	bl	830c <nrf_usbd_ep0in_dma_handler>
    839c:	e7ec      	b.n	8378 <usbd_ep_data_handler+0x40>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
    839e:	6833      	ldr	r3, [r6, #0]
    83a0:	421d      	tst	r5, r3
    83a2:	d1f7      	bne.n	8394 <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_WAITING);
    83a4:	2306      	movs	r3, #6
    83a6:	f88d 3004 	strb.w	r3, [sp, #4]
    83aa:	f88d 0006 	strb.w	r0, [sp, #6]
    83ae:	f88d 2007 	strb.w	r2, [sp, #7]
    83b2:	e7eb      	b.n	838c <usbd_ep_data_handler+0x54>
    83b4:	200018d0 	.word	0x200018d0
    83b8:	20001860 	.word	0x20001860
    83bc:	0000cad8 	.word	0x0000cad8
    83c0:	200019f4 	.word	0x200019f4

000083c4 <ev_setup_data_handler>:
{
    83c4:	b508      	push	{r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    83c6:	4b05      	ldr	r3, [pc, #20]	; (83dc <ev_setup_data_handler+0x18>)
    83c8:	781a      	ldrb	r2, [r3, #0]
    83ca:	4610      	mov	r0, r2
    83cc:	f003 fc5f 	bl	bc8e <ep2bit>
}
    83d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
    83d4:	4601      	mov	r1, r0
    83d6:	4610      	mov	r0, r2
    83d8:	f7ff bfae 	b.w	8338 <usbd_ep_data_handler>
    83dc:	20001b52 	.word	0x20001b52

000083e0 <ev_dma_epout8_handler>:
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    83e0:	b507      	push	{r0, r1, r2, lr}
    m_dma_pending = false;
    83e2:	4b0e      	ldr	r3, [pc, #56]	; (841c <ev_dma_epout8_handler+0x3c>)
    83e4:	2200      	movs	r2, #0
    83e6:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    83e8:	4b0d      	ldr	r3, [pc, #52]	; (8420 <ev_dma_epout8_handler+0x40>)
    83ea:	f893 208e 	ldrb.w	r2, [r3, #142]	; 0x8e
    83ee:	2a03      	cmp	r2, #3
    83f0:	d010      	beq.n	8414 <ev_dma_epout8_handler+0x34>
    else if (p_state->handler.consumer == NULL)
    83f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    83f6:	b96b      	cbnz	r3, 8414 <ev_dma_epout8_handler+0x34>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    83f8:	f06f 7080 	mvn.w	r0, #16777216	; 0x1000000
    83fc:	f7ff ff5a 	bl	82b4 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8400:	2306      	movs	r3, #6
    8402:	f88d 3004 	strb.w	r3, [sp, #4]
    8406:	2308      	movs	r3, #8
    8408:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    840c:	4b05      	ldr	r3, [pc, #20]	; (8424 <ev_dma_epout8_handler+0x44>)
    840e:	a801      	add	r0, sp, #4
    8410:	681b      	ldr	r3, [r3, #0]
    8412:	4798      	blx	r3
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
    8414:	b003      	add	sp, #12
    8416:	f85d fb04 	ldr.w	pc, [sp], #4
    841a:	bf00      	nop
    841c:	20001b50 	.word	0x20001b50
    8420:	200018d4 	.word	0x200018d4
    8424:	200019f4 	.word	0x200019f4

00008428 <ev_dma_epin8_handler>:
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    8428:	b507      	push	{r0, r1, r2, lr}
    m_dma_pending = false;
    842a:	4b11      	ldr	r3, [pc, #68]	; (8470 <ev_dma_epin8_handler+0x48>)
    842c:	2200      	movs	r2, #0
    842e:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    8430:	4b10      	ldr	r3, [pc, #64]	; (8474 <ev_dma_epin8_handler+0x4c>)
    8432:	f893 211e 	ldrb.w	r2, [r3, #286]	; 0x11e
    8436:	2a03      	cmp	r2, #3
    8438:	d106      	bne.n	8448 <ev_dma_epin8_handler+0x20>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    843a:	f46f 7080 	mvn.w	r0, #256	; 0x100
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    843e:	b003      	add	sp, #12
    8440:	f85d eb04 	ldr.w	lr, [sp], #4
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    8444:	f7ff bf36 	b.w	82b4 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
    8448:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
    844c:	b96b      	cbnz	r3, 846a <ev_dma_epin8_handler+0x42>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    844e:	f46f 7080 	mvn.w	r0, #256	; 0x100
    8452:	f7ff ff2f 	bl	82b4 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8456:	2306      	movs	r3, #6
    8458:	f88d 3004 	strb.w	r3, [sp, #4]
    845c:	2388      	movs	r3, #136	; 0x88
    845e:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
    8462:	4b05      	ldr	r3, [pc, #20]	; (8478 <ev_dma_epin8_handler+0x50>)
    8464:	a801      	add	r0, sp, #4
    8466:	681b      	ldr	r3, [r3, #0]
    8468:	4798      	blx	r3
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
    846a:	b003      	add	sp, #12
    846c:	f85d fb04 	ldr.w	pc, [sp], #4
    8470:	20001b50 	.word	0x20001b50
    8474:	200018d4 	.word	0x200018d4
    8478:	200019f4 	.word	0x200019f4

0000847c <nrfx_usbd_uninit>:

void nrfx_usbd_uninit(void)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_INITIALIZED);

    m_event_handler = NULL;
    847c:	4a02      	ldr	r2, [pc, #8]	; (8488 <nrfx_usbd_uninit+0xc>)
    847e:	2300      	movs	r3, #0
    8480:	6013      	str	r3, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_UNINITIALIZED;
    8482:	4a02      	ldr	r2, [pc, #8]	; (848c <nrfx_usbd_uninit+0x10>)
    8484:	7013      	strb	r3, [r2, #0]
    return;
}
    8486:	4770      	bx	lr
    8488:	200019f4 	.word	0x200019f4
    848c:	20001b51 	.word	0x20001b51

00008490 <nrfx_usbd_enable>:


void nrfx_usbd_enable(void)
{
    8490:	b570      	push	{r4, r5, r6, lr}
    p_reg->EVENTCAUSE = flags;
    8492:	4c1c      	ldr	r4, [pc, #112]	; (8504 <nrfx_usbd_enable+0x74>)
    8494:	f44f 6300 	mov.w	r3, #2048	; 0x800
    8498:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
    849c:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_INITIALIZED);

    /* Prepare for READY event receiving */
    nrf_usbd_eventcause_clear(NRF_USBD, NRF_USBD_EVENTCAUSE_READY_MASK);

    usbd_enable();
    84a0:	f7ff fec6 	bl	8230 <usbd_enable>
}

/* Errata: Unexpected behavior after reset. **/
static inline bool nrfx_usbd_errata_223(void)
{
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_223();
    84a4:	f003 fbad 	bl	bc02 <nrf52_errata_187>

    if (nrfx_usbd_errata_223() && m_first_enable)
    84a8:	b150      	cbz	r0, 84c0 <nrfx_usbd_enable+0x30>
    84aa:	4d17      	ldr	r5, [pc, #92]	; (8508 <nrfx_usbd_enable+0x78>)
    84ac:	782b      	ldrb	r3, [r5, #0]
    84ae:	b13b      	cbz	r3, 84c0 <nrfx_usbd_enable+0x30>
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Disabled << USBD_ENABLE_ENABLE_Pos;
    84b0:	2600      	movs	r6, #0
    84b2:	f8c4 6500 	str.w	r6, [r4, #1280]	; 0x500
    (void) p_reg->ENABLE;
    84b6:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
    {
         nrf_usbd_disable(NRF_USBD);

         usbd_enable();
    84ba:	f7ff feb9 	bl	8230 <usbd_enable>

         m_first_enable = false;
    84be:	702e      	strb	r6, [r5, #0]
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_187();
    84c0:	f003 fb9f 	bl	bc02 <nrf52_errata_187>
    }

#if NRFX_USBD_USE_WORKAROUND_FOR_ANOMALY_211
    if (nrfx_usbd_errata_187() || nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
    84c4:	b108      	cbz	r0, 84ca <nrfx_usbd_enable+0x3a>
#endif
    {
        usbd_errata_187_211_begin();
    84c6:	f7ff fe39 	bl	813c <usbd_errata_187_211_begin>
    p_reg->ISOSPLIT = split << USBD_ISOSPLIT_SPLIT_Pos;
    84ca:	4a0e      	ldr	r2, [pc, #56]	; (8504 <nrfx_usbd_enable+0x74>)
    84cc:	2380      	movs	r3, #128	; 0x80
    84ce:	f8c2 351c 	str.w	r3, [r2, #1308]	; 0x51c
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
    84d2:	2300      	movs	r3, #0
    84d4:	f8c2 3530 	str.w	r3, [r2, #1328]	; 0x530
    else
    {
        nrfx_usbd_isoinconfig_set(NRF_USBD_ISOINCONFIG_NORESP);
    }

    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    84d8:	4a0c      	ldr	r2, [pc, #48]	; (850c <nrfx_usbd_enable+0x7c>)
    84da:	f240 11ff 	movw	r1, #511	; 0x1ff
    84de:	6011      	str	r1, [r2, #0]
    m_ep_dma_waiting = 0;
    84e0:	4a0b      	ldr	r2, [pc, #44]	; (8510 <nrfx_usbd_enable+0x80>)
    84e2:	6013      	str	r3, [r2, #0]
    m_dma_pending = false;
    84e4:	4a0b      	ldr	r2, [pc, #44]	; (8514 <nrfx_usbd_enable+0x84>)
    84e6:	7013      	strb	r3, [r2, #0]
    usbd_dma_pending_clear();
    m_last_setup_dir = NRFX_USBD_EPOUT0;
    84e8:	4a0b      	ldr	r2, [pc, #44]	; (8518 <nrfx_usbd_enable+0x88>)
    84ea:	7013      	strb	r3, [r2, #0]

    m_drv_state = NRFX_DRV_STATE_POWERED_ON;
    84ec:	4b0b      	ldr	r3, [pc, #44]	; (851c <nrfx_usbd_enable+0x8c>)
    84ee:	2202      	movs	r2, #2
    84f0:	701a      	strb	r2, [r3, #0]
    84f2:	f003 fb86 	bl	bc02 <nrf52_errata_187>

#if NRFX_USBD_USE_WORKAROUND_FOR_ANOMALY_211
    if (nrfx_usbd_errata_187() && !nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
    84f6:	b118      	cbz	r0, 8500 <nrfx_usbd_enable+0x70>
#endif
    {
        usbd_errata_187_211_end();
    }
}
    84f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        usbd_errata_187_211_end();
    84fc:	f7ff be3e 	b.w	817c <usbd_errata_187_211_end>
}
    8500:	bd70      	pop	{r4, r5, r6, pc}
    8502:	bf00      	nop
    8504:	40027000 	.word	0x40027000
    8508:	200000f8 	.word	0x200000f8
    850c:	200018d0 	.word	0x200018d0
    8510:	20001860 	.word	0x20001860
    8514:	20001b50 	.word	0x20001b50
    8518:	20001b52 	.word	0x20001b52
    851c:	20001b51 	.word	0x20001b51

00008520 <nrfx_usbd_start>:
}

void nrfx_usbd_start(bool enable_sof)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_POWERED_ON);
    m_bus_suspend = false;
    8520:	4b0a      	ldr	r3, [pc, #40]	; (854c <nrfx_usbd_start+0x2c>)
    8522:	2200      	movs	r2, #0
{
    8524:	b510      	push	{r4, lr}
    m_bus_suspend = false;
    8526:	701a      	strb	r2, [r3, #0]
       NRF_USBD_INT_EP0SETUP_MASK     |
       NRF_USBD_INT_DATAEP_MASK;

   if (enable_sof)
   {
       ints_to_enable |= NRF_USBD_INT_SOF_MASK;
    8528:	4a09      	ldr	r2, [pc, #36]	; (8550 <nrfx_usbd_start+0x30>)
    852a:	4b0a      	ldr	r3, [pc, #40]	; (8554 <nrfx_usbd_start+0x34>)
    p_reg->INTENSET = mask;
    852c:	4c0a      	ldr	r4, [pc, #40]	; (8558 <nrfx_usbd_start+0x38>)
    852e:	2800      	cmp	r0, #0
    8530:	bf18      	it	ne
    8532:	4613      	movne	r3, r2
    8534:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
   /* Enable all required interrupts */
   nrf_usbd_int_enable(NRF_USBD, ints_to_enable);

   /* Enable interrupt globally */
   NRFX_IRQ_PRIORITY_SET(USBD_IRQn, NRFX_USBD_DEFAULT_CONFIG_IRQ_PRIORITY);
   NRFX_IRQ_ENABLE(USBD_IRQn);
    8538:	2027      	movs	r0, #39	; 0x27
    853a:	f7fa fee7 	bl	330c <arch_irq_enable>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Enabled << USBD_USBPULLUP_CONNECT_Pos;
    853e:	2301      	movs	r3, #1
    8540:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
    8544:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504

   /* Enable pullups */
   nrf_usbd_pullup_enable(NRF_USBD);
}
    8548:	bd10      	pop	{r4, pc}
    854a:	bf00      	nop
    854c:	20001b4f 	.word	0x20001b4f
    8550:	01e01407 	.word	0x01e01407
    8554:	01c01407 	.word	0x01c01407
    8558:	40027000 	.word	0x40027000

0000855c <nrfx_usbd_is_enabled>:
    return (m_drv_state >= NRFX_DRV_STATE_INITIALIZED);
}

bool nrfx_usbd_is_enabled(void)
{
    return (m_drv_state >= NRFX_DRV_STATE_POWERED_ON);
    855c:	4b03      	ldr	r3, [pc, #12]	; (856c <nrfx_usbd_is_enabled+0x10>)
    855e:	7818      	ldrb	r0, [r3, #0]
}
    8560:	2801      	cmp	r0, #1
    8562:	bf94      	ite	ls
    8564:	2000      	movls	r0, #0
    8566:	2001      	movhi	r0, #1
    8568:	4770      	bx	lr
    856a:	bf00      	nop
    856c:	20001b51 	.word	0x20001b51

00008570 <nrfx_usbd_init>:
{
    8570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (m_drv_state != NRFX_DRV_STATE_UNINITIALIZED)
    8574:	4b1d      	ldr	r3, [pc, #116]	; (85ec <nrfx_usbd_init+0x7c>)
    8576:	781c      	ldrb	r4, [r3, #0]
    8578:	2c00      	cmp	r4, #0
    857a:	d135      	bne.n	85e8 <nrfx_usbd_init+0x78>
    m_event_handler = event_handler;
    857c:	4a1c      	ldr	r2, [pc, #112]	; (85f0 <nrfx_usbd_init+0x80>)
    857e:	6010      	str	r0, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    8580:	2201      	movs	r2, #1
    8582:	701a      	strb	r2, [r3, #0]
    8584:	4625      	mov	r5, r4
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    8586:	f240 18ff 	movw	r8, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
    858a:	4627      	mov	r7, r4
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    858c:	f065 067f 	orn	r6, r5, #127	; 0x7f
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    8590:	f015 0f08 	tst.w	r5, #8
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
    8594:	b2f6      	uxtb	r6, r6
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    8596:	bf14      	ite	ne
    8598:	4641      	movne	r1, r8
    859a:	2140      	moveq	r1, #64	; 0x40
    859c:	4630      	mov	r0, r6
    859e:	f003 fb97 	bl	bcd0 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    85a2:	4630      	mov	r0, r6
    85a4:	f7ff fd58 	bl	8058 <ep_state_access>
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    85a8:	3501      	adds	r5, #1
    85aa:	2d09      	cmp	r5, #9
        p_state->status = NRFX_USBD_EP_OK;
    85ac:	7387      	strb	r7, [r0, #14]
        p_state->handler.feeder = NULL;
    85ae:	6007      	str	r7, [r0, #0]
        p_state->transfer_cnt = 0;
    85b0:	6087      	str	r7, [r0, #8]
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
    85b2:	d1eb      	bne.n	858c <nrfx_usbd_init+0x1c>
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    85b4:	2140      	movs	r1, #64	; 0x40
        p_state->status = NRFX_USBD_EP_OK;
    85b6:	2500      	movs	r5, #0
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    85b8:	f240 16ff 	movw	r6, #511	; 0x1ff
    85bc:	4620      	mov	r0, r4
    85be:	f003 fb87 	bl	bcd0 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
    85c2:	4620      	mov	r0, r4
    85c4:	f7ff fd48 	bl	8058 <ep_state_access>
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    85c8:	3401      	adds	r4, #1
    85ca:	b2e4      	uxtb	r4, r4
    85cc:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
    85ce:	7385      	strb	r5, [r0, #14]
        p_state->handler.consumer = NULL;
    85d0:	6005      	str	r5, [r0, #0]
        p_state->transfer_cnt = 0;
    85d2:	6085      	str	r5, [r0, #8]
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
    85d4:	d102      	bne.n	85dc <nrfx_usbd_init+0x6c>
    return NRFX_SUCCESS;
    85d6:	4807      	ldr	r0, [pc, #28]	; (85f4 <nrfx_usbd_init+0x84>)
}
    85d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
    85dc:	f014 0f08 	tst.w	r4, #8
    85e0:	bf14      	ite	ne
    85e2:	4631      	movne	r1, r6
    85e4:	2140      	moveq	r1, #64	; 0x40
    85e6:	e7e9      	b.n	85bc <nrfx_usbd_init+0x4c>
        return NRFX_ERROR_INVALID_STATE;
    85e8:	4803      	ldr	r0, [pc, #12]	; (85f8 <nrfx_usbd_init+0x88>)
    85ea:	e7f5      	b.n	85d8 <nrfx_usbd_init+0x68>
    85ec:	20001b51 	.word	0x20001b51
    85f0:	200019f4 	.word	0x200019f4
    85f4:	0bad0000 	.word	0x0bad0000
    85f8:	0bad0005 	.word	0x0bad0005

000085fc <nrfx_usbd_ep_transfer>:
}

nrfx_err_t nrfx_usbd_ep_transfer(
    nrfx_usbd_ep_t               ep,
    nrfx_usbd_transfer_t const * p_transfer)
{
    85fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8600:	4605      	mov	r5, r0
	__asm__ volatile(
    8602:	f04f 0320 	mov.w	r3, #32
    8606:	f3ef 8811 	mrs	r8, BASEPRI
    860a:	f383 8812 	msr	BASEPRI_MAX, r3
    860e:	f3bf 8f6f 	isb	sy
    const uint8_t ep_bitpos = ep2bit(ep);
    NRFX_ASSERT(NULL != p_transfer);

    NRFX_CRITICAL_SECTION_ENTER();
    /* Setup data transaction can go only in one direction at a time */
    if ((NRF_USBD_EP_NR_GET(ep) == 0) && (ep != m_last_setup_dir))
    8612:	f010 040f 	ands.w	r4, r0, #15
    8616:	d103      	bne.n	8620 <nrfx_usbd_ep_transfer+0x24>
    8618:	4b27      	ldr	r3, [pc, #156]	; (86b8 <nrfx_usbd_ep_transfer+0xbc>)
    861a:	781b      	ldrb	r3, [r3, #0]
    861c:	4283      	cmp	r3, r0
    861e:	d146      	bne.n	86ae <nrfx_usbd_ep_transfer+0xb2>
            (NRFX_USBD_ISO_DEBUG || (!NRF_USBD_EPISO_CHECK(ep))))
        {
            NRFX_LOG_DEBUG("Transfer failed: Invalid EPr\n");
        }
    }
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    8620:	4b26      	ldr	r3, [pc, #152]	; (86bc <nrfx_usbd_ep_transfer+0xc0>)
    8622:	4f27      	ldr	r7, [pc, #156]	; (86c0 <nrfx_usbd_ep_transfer+0xc4>)
    8624:	681a      	ldr	r2, [r3, #0]
    8626:	683e      	ldr	r6, [r7, #0]
    const uint8_t ep_bitpos = ep2bit(ep);
    8628:	4628      	mov	r0, r5
    862a:	f003 fb30 	bl	bc8e <ep2bit>
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
    862e:	43d2      	mvns	r2, r2
    8630:	b292      	uxth	r2, r2
    8632:	f04f 0901 	mov.w	r9, #1
    8636:	4332      	orrs	r2, r6
    8638:	fa09 f900 	lsl.w	r9, r9, r0
    863c:	ea12 0f09 	tst.w	r2, r9
    8640:	d137      	bne.n	86b2 <nrfx_usbd_ep_transfer+0xb6>
            NRFX_LOG_DEBUG("Transfer failed: EP is busy");
        }
    }
    else
    {
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    8642:	4628      	mov	r0, r5
    8644:	f7ff fd08 	bl	8058 <ep_state_access>
        /* Prepare transfer context and handler description */
        nrfx_usbd_transfer_t * p_context;
        if (NRF_USBD_EPIN_CHECK(ep))
        {
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    8648:	220c      	movs	r2, #12
    864a:	4354      	muls	r4, r2
        if (NRF_USBD_EPIN_CHECK(ep))
    864c:	062a      	lsls	r2, r5, #24
        usbd_ep_state_t * p_state =  ep_state_access(ep);
    864e:	4603      	mov	r3, r0
        if (NRF_USBD_EPIN_CHECK(ep))
    8650:	d529      	bpl.n	86a6 <nrfx_usbd_ep_transfer+0xaa>
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
    8652:	4a1c      	ldr	r2, [pc, #112]	; (86c4 <nrfx_usbd_ep_transfer+0xc8>)
    8654:	6808      	ldr	r0, [r1, #0]
    8656:	4414      	add	r4, r2
    8658:	f000 4060 	and.w	r0, r0, #3758096384	; 0xe0000000
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
            {
                /* RAM */
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    865c:	688a      	ldr	r2, [r1, #8]
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    865e:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    8662:	f002 0201 	and.w	r2, r2, #1
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
    8666:	d119      	bne.n	869c <nrfx_usbd_ep_transfer+0xa0>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    8668:	b9b2      	cbnz	r2, 8698 <nrfx_usbd_ep_transfer+0x9c>
                {
                    p_state->handler.feeder = nrfx_usbd_feeder_ram;
    866a:	4a17      	ldr	r2, [pc, #92]	; (86c8 <nrfx_usbd_ep_transfer+0xcc>)
        }
        else
        {
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
            NRFX_ASSERT((p_transfer->p_data.rx == NULL) || (nrfx_is_in_ram(p_transfer->p_data.rx)));
            p_state->handler.consumer = nrfx_usbd_consumer;
    866c:	601a      	str	r2, [r3, #0]
        }
        *p_context = *p_transfer;
    866e:	c907      	ldmia	r1, {r0, r1, r2}
    8670:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        p_state->p_context = p_context;

        p_state->transfer_cnt = 0;
    8674:	2200      	movs	r2, #0
    8676:	609a      	str	r2, [r3, #8]
        p_state->status    =  NRFX_USBD_EP_OK;
    8678:	739a      	strb	r2, [r3, #14]
        p_state->p_context = p_context;
    867a:	605c      	str	r4, [r3, #4]
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    867c:	4b13      	ldr	r3, [pc, #76]	; (86cc <nrfx_usbd_ep_transfer+0xd0>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
        ret = NRFX_SUCCESS;
    867e:	4814      	ldr	r0, [pc, #80]	; (86d0 <nrfx_usbd_ep_transfer+0xd4>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
    8680:	ea46 0609 	orr.w	r6, r6, r9
    8684:	2280      	movs	r2, #128	; 0x80
    8686:	603e      	str	r6, [r7, #0]
    8688:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	__asm__ volatile(
    868c:	f388 8811 	msr	BASEPRI, r8
    8690:	f3bf 8f6f 	isb	sy
        usbd_int_rise();
    }
    NRFX_CRITICAL_SECTION_EXIT();
    return ret;
}
    8694:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                    p_state->handler.feeder = nrfx_usbd_feeder_ram_zlp;
    8698:	4a0e      	ldr	r2, [pc, #56]	; (86d4 <nrfx_usbd_ep_transfer+0xd8>)
    869a:	e7e7      	b.n	866c <nrfx_usbd_ep_transfer+0x70>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
    869c:	b90a      	cbnz	r2, 86a2 <nrfx_usbd_ep_transfer+0xa6>
                    p_state->handler.feeder = nrfx_usbd_feeder_flash;
    869e:	4a0e      	ldr	r2, [pc, #56]	; (86d8 <nrfx_usbd_ep_transfer+0xdc>)
    86a0:	e7e4      	b.n	866c <nrfx_usbd_ep_transfer+0x70>
                    p_state->handler.feeder = nrfx_usbd_feeder_flash_zlp;
    86a2:	4a0e      	ldr	r2, [pc, #56]	; (86dc <nrfx_usbd_ep_transfer+0xe0>)
    86a4:	e7e2      	b.n	866c <nrfx_usbd_ep_transfer+0x70>
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
    86a6:	4a0e      	ldr	r2, [pc, #56]	; (86e0 <nrfx_usbd_ep_transfer+0xe4>)
    86a8:	4414      	add	r4, r2
            p_state->handler.consumer = nrfx_usbd_consumer;
    86aa:	4a0e      	ldr	r2, [pc, #56]	; (86e4 <nrfx_usbd_ep_transfer+0xe8>)
    86ac:	e7de      	b.n	866c <nrfx_usbd_ep_transfer+0x70>
        ret = NRFX_ERROR_INVALID_ADDR;
    86ae:	480e      	ldr	r0, [pc, #56]	; (86e8 <nrfx_usbd_ep_transfer+0xec>)
    86b0:	e7ec      	b.n	868c <nrfx_usbd_ep_transfer+0x90>
        ret = NRFX_ERROR_BUSY;
    86b2:	480e      	ldr	r0, [pc, #56]	; (86ec <nrfx_usbd_ep_transfer+0xf0>)
    86b4:	e7ea      	b.n	868c <nrfx_usbd_ep_transfer+0x90>
    86b6:	bf00      	nop
    86b8:	20001b52 	.word	0x20001b52
    86bc:	200018d0 	.word	0x200018d0
    86c0:	20001860 	.word	0x20001860
    86c4:	20001864 	.word	0x20001864
    86c8:	0000bc43 	.word	0x0000bc43
    86cc:	e000e100 	.word	0xe000e100
    86d0:	0bad0000 	.word	0x0bad0000
    86d4:	0000bc65 	.word	0x0000bc65
    86d8:	000081bd 	.word	0x000081bd
    86dc:	000081f5 	.word	0x000081f5
    86e0:	200017f4 	.word	0x200017f4
    86e4:	0000bc15 	.word	0x0000bc15
    86e8:	0bad000a 	.word	0x0bad000a
    86ec:	0bad000b 	.word	0x0bad000b

000086f0 <nrfx_usbd_epout_size_get>:
    if (NRF_USBD_EPISO_CHECK(ep))
    86f0:	f010 0f08 	tst.w	r0, #8
    86f4:	4b07      	ldr	r3, [pc, #28]	; (8714 <nrfx_usbd_epout_size_get+0x24>)
    86f6:	d006      	beq.n	8706 <nrfx_usbd_epout_size_get+0x16>
        size_t size_isoout = p_reg->SIZE.ISOOUT;
    86f8:	f8d3 04c0 	ldr.w	r0, [r3, #1216]	; 0x4c0
            size_isoout = 0;
    86fc:	f410 3f80 	tst.w	r0, #65536	; 0x10000
    8700:	bf18      	it	ne
    8702:	2000      	movne	r0, #0
    8704:	4770      	bx	lr
    return p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    8706:	f000 000f 	and.w	r0, r0, #15
    870a:	f500 7094 	add.w	r0, r0, #296	; 0x128
    870e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}

size_t nrfx_usbd_epout_size_get(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_epout_size_get(NRF_USBD, ep_to_hal(ep));
}
    8712:	4770      	bx	lr
    8714:	40027000 	.word	0x40027000

00008718 <usbd_dmareq_process>:
{
    8718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (!m_dma_pending)
    871c:	f8df 814c 	ldr.w	r8, [pc, #332]	; 886c <usbd_dmareq_process+0x154>
    8720:	f898 3000 	ldrb.w	r3, [r8]
{
    8724:	b085      	sub	sp, #20
    if (!m_dma_pending)
    8726:	2b00      	cmp	r3, #0
    8728:	d164      	bne.n	87f4 <usbd_dmareq_process+0xdc>
        while (0 != (req = m_ep_dma_waiting & m_ep_ready))
    872a:	f8df 9144 	ldr.w	r9, [pc, #324]	; 8870 <usbd_dmareq_process+0x158>
    872e:	4e51      	ldr	r6, [pc, #324]	; (8874 <usbd_dmareq_process+0x15c>)
    8730:	f8d9 1000 	ldr.w	r1, [r9]
    8734:	6833      	ldr	r3, [r6, #0]
    8736:	4019      	ands	r1, r3
    8738:	d05c      	beq.n	87f4 <usbd_dmareq_process+0xdc>
            if (NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST && ((req & USBD_EPISO_BIT_MASK) != 0))
    873a:	f011 2301 	ands.w	r3, r1, #16777472	; 0x1000100
    return NRF_CTZ(req);
    873e:	bf14      	ite	ne
    8740:	fa93 f1a3 	rbitne	r1, r3
    8744:	fa91 f1a1 	rbiteq	r1, r1
    8748:	fab1 f181 	clz	r1, r1
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    874c:	290f      	cmp	r1, #15
    874e:	bf8a      	itet	hi
    8750:	f1a1 0410 	subhi.w	r4, r1, #16
    8754:	f041 0480 	orrls.w	r4, r1, #128	; 0x80
    8758:	b2e4      	uxtbhi	r4, r4
            usbd_ep_state_t * p_state = ep_state_access(ep);
    875a:	4620      	mov	r0, r4
    875c:	f7ff fc7c 	bl	8058 <ep_state_access>
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    8760:	f04f 0b01 	mov.w	fp, #1
            if (NRF_USBD_EPIN_CHECK(ep))
    8764:	fa4f fa84 	sxtb.w	sl, r4
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    8768:	fa0b f101 	lsl.w	r1, fp, r1
            if (NRF_USBD_EPIN_CHECK(ep))
    876c:	f1ba 0f00 	cmp.w	sl, #0
            usbd_ep_state_t * p_state = ep_state_access(ep);
    8770:	4605      	mov	r5, r0
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    8772:	ea6f 0b01 	mvn.w	fp, r1
            if (NRF_USBD_EPIN_CHECK(ep))
    8776:	da40      	bge.n	87fa <usbd_dmareq_process+0xe2>
                continue_transfer = p_state->handler.feeder(
    8778:	6803      	ldr	r3, [r0, #0]
    877a:	8982      	ldrh	r2, [r0, #12]
    877c:	6841      	ldr	r1, [r0, #4]
    877e:	a802      	add	r0, sp, #8
    8780:	4798      	blx	r3
                if (!continue_transfer)
    8782:	b900      	cbnz	r0, 8786 <usbd_dmareq_process+0x6e>
                    p_state->handler.consumer = NULL;
    8784:	6028      	str	r0, [r5, #0]
    m_dma_pending = true;
    8786:	2301      	movs	r3, #1
            m_ep_ready &= ~(1U << pos);
    8788:	6831      	ldr	r1, [r6, #0]
            p_state->transfer_cnt += transfer.size;
    878a:	9a03      	ldr	r2, [sp, #12]
    m_dma_pending = true;
    878c:	f888 3000 	strb.w	r3, [r8]
            p_state->transfer_cnt += transfer.size;
    8790:	68ab      	ldr	r3, [r5, #8]
            m_ep_ready &= ~(1U << pos);
    8792:	ea01 010b 	and.w	r1, r1, fp
            p_state->transfer_cnt += transfer.size;
    8796:	4413      	add	r3, r2
    if (NRF_USBD_EPIN_CHECK(ep))
    8798:	f1ba 0f00 	cmp.w	sl, #0
            m_ep_ready &= ~(1U << pos);
    879c:	6031      	str	r1, [r6, #0]
            p_state->transfer_cnt += transfer.size;
    879e:	60ab      	str	r3, [r5, #8]
            nrf_usbd_ep_easydma_set(NRF_USBD, ep, transfer.p_data.addr, (uint32_t)transfer.size);
    87a0:	f004 0008 	and.w	r0, r4, #8
    87a4:	9902      	ldr	r1, [sp, #8]
    87a6:	4b34      	ldr	r3, [pc, #208]	; (8878 <usbd_dmareq_process+0x160>)
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    87a8:	f004 040f 	and.w	r4, r4, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    87ac:	da4f      	bge.n	884e <usbd_dmareq_process+0x136>
        if (NRF_USBD_EPISO_CHECK(ep))
    87ae:	2800      	cmp	r0, #0
    87b0:	d045      	beq.n	883e <usbd_dmareq_process+0x126>
            p_reg->ISOIN.PTR    = ptr;
    87b2:	f8c3 16a0 	str.w	r1, [r3, #1696]	; 0x6a0
            p_reg->ISOIN.MAXCNT = maxcnt;
    87b6:	f8c3 26a4 	str.w	r2, [r3, #1700]	; 0x6a4
    return (nrf_usbd_task_t)(
    87ba:	2304      	movs	r3, #4
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    87bc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    return (volatile uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    87c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    87c4:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    87c8:	2201      	movs	r2, #1
    87ca:	601a      	str	r2, [r3, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    87cc:	681b      	ldr	r3, [r3, #0]
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
    87ce:	4a2b      	ldr	r2, [pc, #172]	; (887c <usbd_dmareq_process+0x164>)
    87d0:	4b2b      	ldr	r3, [pc, #172]	; (8880 <usbd_dmareq_process+0x168>)
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    87d2:	4929      	ldr	r1, [pc, #164]	; (8878 <usbd_dmareq_process+0x160>)
    87d4:	ea13 032a 	ands.w	r3, r3, sl, asr #32
    87d8:	bf38      	it	cc
    87da:	4613      	movcc	r3, r2
    87dc:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    87e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    87e4:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    87e8:	681a      	ldr	r2, [r3, #0]
            while (!nrf_usbd_event_check(NRF_USBD, nrfx_usbd_ep_to_endevent(ep)) &&
    87ea:	b91a      	cbnz	r2, 87f4 <usbd_dmareq_process+0xdc>
    87ec:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
    87f0:	2a00      	cmp	r2, #0
    87f2:	d0f9      	beq.n	87e8 <usbd_dmareq_process+0xd0>
}
    87f4:	b005      	add	sp, #20
    87f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    87fa:	4620      	mov	r0, r4
    87fc:	f7ff ff78 	bl	86f0 <nrfx_usbd_epout_size_get>
                continue_transfer = p_state->handler.consumer(
    8800:	89aa      	ldrh	r2, [r5, #12]
    8802:	6869      	ldr	r1, [r5, #4]
    8804:	f8d5 c000 	ldr.w	ip, [r5]
    8808:	4603      	mov	r3, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
    880a:	4607      	mov	r7, r0
                continue_transfer = p_state->handler.consumer(
    880c:	a802      	add	r0, sp, #8
    880e:	47e0      	blx	ip
                if (transfer.p_data.rx == NULL)
    8810:	9a02      	ldr	r2, [sp, #8]
    8812:	2a00      	cmp	r2, #0
    8814:	d0b5      	beq.n	8782 <usbd_dmareq_process+0x6a>
                else if (transfer.size < rx_size)
    8816:	9a03      	ldr	r2, [sp, #12]
    8818:	4297      	cmp	r7, r2
    881a:	d9b2      	bls.n	8782 <usbd_dmareq_process+0x6a>
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    881c:	2702      	movs	r7, #2
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    881e:	4658      	mov	r0, fp
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
    8820:	73af      	strb	r7, [r5, #14]
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
    8822:	f7ff fd47 	bl	82b4 <atomic_and.constprop.0.isra.0>
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    8826:	2306      	movs	r3, #6
    8828:	f88d 3004 	strb.w	r3, [sp, #4]
                    m_event_handler(&evt);
    882c:	4b15      	ldr	r3, [pc, #84]	; (8884 <usbd_dmareq_process+0x16c>)
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    882e:	f88d 4006 	strb.w	r4, [sp, #6]
                    m_event_handler(&evt);
    8832:	681b      	ldr	r3, [r3, #0]
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
    8834:	f88d 7007 	strb.w	r7, [sp, #7]
                    m_event_handler(&evt);
    8838:	a801      	add	r0, sp, #4
    883a:	4798      	blx	r3
                    continue;
    883c:	e778      	b.n	8730 <usbd_dmareq_process+0x18>
            p_reg->EPIN[epnr].PTR    = ptr;
    883e:	2014      	movs	r0, #20
    8840:	fb00 3304 	mla	r3, r0, r4, r3
    8844:	f8c3 1600 	str.w	r1, [r3, #1536]	; 0x600
            p_reg->EPIN[epnr].MAXCNT = maxcnt;
    8848:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    884c:	e7b5      	b.n	87ba <usbd_dmareq_process+0xa2>
        if (NRF_USBD_EPISO_CHECK(ep))
    884e:	b128      	cbz	r0, 885c <usbd_dmareq_process+0x144>
            p_reg->ISOOUT.PTR    = ptr;
    8850:	f8c3 17a0 	str.w	r1, [r3, #1952]	; 0x7a0
            p_reg->ISOOUT.MAXCNT = maxcnt;
    8854:	f8c3 27a4 	str.w	r2, [r3, #1956]	; 0x7a4
    return (nrf_usbd_task_t)(
    8858:	2328      	movs	r3, #40	; 0x28
    885a:	e7af      	b.n	87bc <usbd_dmareq_process+0xa4>
            p_reg->EPOUT[epnr].PTR    = ptr;
    885c:	2014      	movs	r0, #20
    885e:	fb00 3304 	mla	r3, r0, r4, r3
    8862:	f8c3 1700 	str.w	r1, [r3, #1792]	; 0x700
            p_reg->EPOUT[epnr].MAXCNT = maxcnt;
    8866:	f8c3 2704 	str.w	r2, [r3, #1796]	; 0x704
    886a:	e7f5      	b.n	8858 <usbd_dmareq_process+0x140>
    886c:	20001b50 	.word	0x20001b50
    8870:	20001860 	.word	0x20001860
    8874:	200018d0 	.word	0x200018d0
    8878:	40027000 	.word	0x40027000
    887c:	0000caea 	.word	0x0000caea
    8880:	0000cad8 	.word	0x0000cad8
    8884:	200019f4 	.word	0x200019f4

00008888 <ev_epdata_handler>:
{
    8888:	b538      	push	{r3, r4, r5, lr}
    return p_reg->EPDATASTATUS;
    888a:	4b0f      	ldr	r3, [pc, #60]	; (88c8 <ev_epdata_handler+0x40>)
    888c:	f8d3 446c 	ldr.w	r4, [r3, #1132]	; 0x46c
    p_reg->EPDATASTATUS = flags;
    8890:	f8c3 446c 	str.w	r4, [r3, #1132]	; 0x46c
        dataepstatus &= ~(1UL << bitpos);
    8894:	2501      	movs	r5, #1
    while (dataepstatus)
    8896:	b91c      	cbnz	r4, 88a0 <ev_epdata_handler+0x18>
}
    8898:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        usbd_dmareq_process();
    889c:	f7ff bf3c 	b.w	8718 <usbd_dmareq_process>
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    88a0:	fa94 f3a4 	rbit	r3, r4
    88a4:	fab3 f383 	clz	r3, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    88a8:	2b0f      	cmp	r3, #15
    88aa:	bfc8      	it	gt
    88ac:	f1a3 0010 	subgt.w	r0, r3, #16
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
    88b0:	4619      	mov	r1, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    88b2:	bfd4      	ite	le
    88b4:	f043 0080 	orrle.w	r0, r3, #128	; 0x80
    88b8:	b2c0      	uxtbgt	r0, r0
        dataepstatus &= ~(1UL << bitpos);
    88ba:	fa05 f303 	lsl.w	r3, r5, r3
    88be:	ea24 0403 	bic.w	r4, r4, r3
        (void)(usbd_ep_data_handler(ep, bitpos));
    88c2:	f7ff fd39 	bl	8338 <usbd_ep_data_handler>
    88c6:	e7e6      	b.n	8896 <ev_epdata_handler+0xe>
    88c8:	40027000 	.word	0x40027000

000088cc <nrf_usbd_epout_dma_handler>:
    m_dma_pending = false;
    88cc:	4b17      	ldr	r3, [pc, #92]	; (892c <nrf_usbd_epout_dma_handler+0x60>)
{
    88ce:	b537      	push	{r0, r1, r2, r4, r5, lr}
    m_dma_pending = false;
    88d0:	2200      	movs	r2, #0
    88d2:	701a      	strb	r2, [r3, #0]
{
    88d4:	4604      	mov	r4, r0
    usbd_ep_state_t * p_state = ep_state_access(ep);
    88d6:	f7ff fbbf 	bl	8058 <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    88da:	7b83      	ldrb	r3, [r0, #14]
    88dc:	2b03      	cmp	r3, #3
    88de:	d10d      	bne.n	88fc <nrf_usbd_epout_dma_handler+0x30>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    88e0:	4620      	mov	r0, r4
    88e2:	f003 f9d4 	bl	bc8e <ep2bit>
    88e6:	2301      	movs	r3, #1
    88e8:	fa03 f000 	lsl.w	r0, r3, r0
    88ec:	43c0      	mvns	r0, r0
    88ee:	f7ff fce1 	bl	82b4 <atomic_and.constprop.0.isra.0>
}
    88f2:	b003      	add	sp, #12
    88f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    usbd_dmareq_process();
    88f8:	f7ff bf0e 	b.w	8718 <usbd_dmareq_process>
    else if (p_state->handler.consumer == NULL)
    88fc:	6805      	ldr	r5, [r0, #0]
    88fe:	2d00      	cmp	r5, #0
    8900:	d1f7      	bne.n	88f2 <nrf_usbd_epout_dma_handler+0x26>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    8902:	4620      	mov	r0, r4
    8904:	f003 f9c3 	bl	bc8e <ep2bit>
    8908:	2301      	movs	r3, #1
    890a:	fa03 f000 	lsl.w	r0, r3, r0
    890e:	43c0      	mvns	r0, r0
    8910:	f7ff fcd0 	bl	82b4 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8914:	2306      	movs	r3, #6
    8916:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    891a:	4b05      	ldr	r3, [pc, #20]	; (8930 <nrf_usbd_epout_dma_handler+0x64>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    891c:	f88d 4006 	strb.w	r4, [sp, #6]
        m_event_handler(&evt);
    8920:	681b      	ldr	r3, [r3, #0]
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8922:	f88d 5007 	strb.w	r5, [sp, #7]
        m_event_handler(&evt);
    8926:	a801      	add	r0, sp, #4
    8928:	4798      	blx	r3
    892a:	e7e2      	b.n	88f2 <nrf_usbd_epout_dma_handler+0x26>
    892c:	20001b50 	.word	0x20001b50
    8930:	200019f4 	.word	0x200019f4

00008934 <nrfx_usbd_ep_stall>:
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_Stall << USBD_EPSTALL_STALL_Pos) | ep;
    8934:	4b02      	ldr	r3, [pc, #8]	; (8940 <nrfx_usbd_ep_stall+0xc>)
    8936:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    893a:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518

void nrfx_usbd_ep_stall(nrfx_usbd_ep_t ep)
{
    NRFX_LOG_DEBUG("USB: EP %x stalled.", ep);
    nrf_usbd_ep_stall(NRF_USBD, ep_to_hal(ep));
}
    893e:	4770      	bx	lr
    8940:	40027000 	.word	0x40027000

00008944 <nrfx_usbd_ep_stall_check>:
    if (NRF_USBD_EPISO_CHECK(ep))
    8944:	0702      	lsls	r2, r0, #28
    8946:	d413      	bmi.n	8970 <nrfx_usbd_ep_stall_check+0x2c>
        return p_reg->HALTED.EPIN[epnr];
    8948:	f000 030f 	and.w	r3, r0, #15
    if (NRF_USBD_EPIN_CHECK(ep))
    894c:	f010 0f80 	tst.w	r0, #128	; 0x80
    8950:	4a08      	ldr	r2, [pc, #32]	; (8974 <nrfx_usbd_ep_stall_check+0x30>)
        return p_reg->HALTED.EPOUT[epnr];
    8952:	bf0b      	itete	eq
    8954:	f503 7388 	addeq.w	r3, r3, #272	; 0x110
        return p_reg->HALTED.EPIN[epnr];
    8958:	f503 7384 	addne.w	r3, r3, #264	; 0x108
        return p_reg->HALTED.EPOUT[epnr];
    895c:	eb02 0383 	addeq.w	r3, r2, r3, lsl #2
        return p_reg->HALTED.EPIN[epnr];
    8960:	f852 0023 	ldrne.w	r0, [r2, r3, lsl #2]
        return p_reg->HALTED.EPOUT[epnr];
    8964:	bf08      	it	eq
    8966:	6858      	ldreq	r0, [r3, #4]
    return USBD_HALTED_EPOUT_GETSTATUS_Halted == nrf_usbd_halted_get(p_reg, ep);
    8968:	1e43      	subs	r3, r0, #1
    896a:	4258      	negs	r0, r3
    896c:	4158      	adcs	r0, r3
    896e:	4770      	bx	lr
        return false;
    8970:	2000      	movs	r0, #0
}

bool nrfx_usbd_ep_stall_check(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_ep_is_stall(NRF_USBD, ep_to_hal(ep));
}
    8972:	4770      	bx	lr
    8974:	40027000 	.word	0x40027000

00008978 <nrfx_usbd_ep_dtoggle_clear>:
    p_reg->DTOGGLE = ep | (NRF_USBD_DTOGGLE_NOP << USBD_DTOGGLE_VALUE_Pos);
    8978:	4b04      	ldr	r3, [pc, #16]	; (898c <nrfx_usbd_ep_dtoggle_clear+0x14>)
    897a:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    p_reg->DTOGGLE = ep | (op << USBD_DTOGGLE_VALUE_Pos);
    897e:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    8982:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    (void) p_reg->DTOGGLE;
    8986:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c

void nrfx_usbd_ep_dtoggle_clear(nrfx_usbd_ep_t ep)
{
    nrf_usbd_dtoggle_set(NRF_USBD, ep, NRF_USBD_DTOGGLE_DATA0);
}
    898a:	4770      	bx	lr
    898c:	40027000 	.word	0x40027000

00008990 <nrfx_usbd_setup_get>:

void nrfx_usbd_setup_get(nrfx_usbd_setup_t * p_setup)
{
    8990:	b510      	push	{r4, lr}
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    8992:	2208      	movs	r2, #8
    8994:	2100      	movs	r1, #0
{
    8996:	4604      	mov	r4, r0
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
    8998:	f002 fda4 	bl	b4e4 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    899c:	4b0e      	ldr	r3, [pc, #56]	; (89d8 <nrfx_usbd_setup_get+0x48>)
    899e:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    89a2:	7022      	strb	r2, [r4, #0]
    return (uint8_t)(p_reg->BREQUEST);
    89a4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
    89a8:	7062      	strb	r2, [r4, #1]
    const uint16_t val = p_reg->WVALUEL;
    89aa:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
    89ae:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
    89b2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->bmRequestType = nrf_usbd_setup_bmrequesttype_get(NRF_USBD);
    p_setup->bRequest      = nrf_usbd_setup_brequest_get(NRF_USBD);
    p_setup->wValue        = nrf_usbd_setup_wvalue_get(NRF_USBD);
    89b6:	8062      	strh	r2, [r4, #2]
    const uint16_t val = p_reg->WINDEXL;
    89b8:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
    89bc:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
    89c0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->wIndex        = nrf_usbd_setup_windex_get(NRF_USBD);
    89c4:	80a2      	strh	r2, [r4, #4]
    const uint16_t val = p_reg->WLENGTHL;
    89c6:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
    89ca:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
    89ce:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    p_setup->wLength       = nrf_usbd_setup_wlength_get(NRF_USBD);
    89d2:	80e3      	strh	r3, [r4, #6]
}
    89d4:	bd10      	pop	{r4, pc}
    89d6:	bf00      	nop
    89d8:	40027000 	.word	0x40027000

000089dc <nrfx_usbd_setup_data_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    89dc:	4b02      	ldr	r3, [pc, #8]	; (89e8 <nrfx_usbd_setup_data_clear+0xc>)
    89de:	2201      	movs	r2, #1
    89e0:	64da      	str	r2, [r3, #76]	; 0x4c
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    89e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

void nrfx_usbd_setup_data_clear(void)
{
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0RCVOUT);
}
    89e4:	4770      	bx	lr
    89e6:	bf00      	nop
    89e8:	40027000 	.word	0x40027000

000089ec <ev_dma_epout0_handler>:
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    89ec:	b513      	push	{r0, r1, r4, lr}
    m_dma_pending = false;
    89ee:	4b12      	ldr	r3, [pc, #72]	; (8a38 <ev_dma_epout0_handler+0x4c>)
    89f0:	2200      	movs	r2, #0
    89f2:	701a      	strb	r2, [r3, #0]
    if (NRFX_USBD_EP_ABORTED == p_state->status)
    89f4:	4b11      	ldr	r3, [pc, #68]	; (8a3c <ev_dma_epout0_handler+0x50>)
    89f6:	7b9a      	ldrb	r2, [r3, #14]
    89f8:	2a03      	cmp	r2, #3
    89fa:	d106      	bne.n	8a0a <ev_dma_epout0_handler+0x1e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    89fc:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    8a00:	b002      	add	sp, #8
    8a02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    8a06:	f7ff bc55 	b.w	82b4 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.consumer == NULL)
    8a0a:	681c      	ldr	r4, [r3, #0]
    8a0c:	b974      	cbnz	r4, 8a2c <ev_dma_epout0_handler+0x40>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
    8a0e:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
    8a12:	f7ff fc4f 	bl	82b4 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8a16:	2306      	movs	r3, #6
    8a18:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
    8a1c:	4b08      	ldr	r3, [pc, #32]	; (8a40 <ev_dma_epout0_handler+0x54>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
    8a1e:	f8ad 4006 	strh.w	r4, [sp, #6]
        m_event_handler(&evt);
    8a22:	681b      	ldr	r3, [r3, #0]
    8a24:	a801      	add	r0, sp, #4
    8a26:	4798      	blx	r3
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
    8a28:	b002      	add	sp, #8
    8a2a:	bd10      	pop	{r4, pc}
    8a2c:	b002      	add	sp, #8
    8a2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrfx_usbd_setup_data_clear();
    8a32:	f7ff bfd3 	b.w	89dc <nrfx_usbd_setup_data_clear>
    8a36:	bf00      	nop
    8a38:	20001b50 	.word	0x20001b50
    8a3c:	200018d4 	.word	0x200018d4
    8a40:	200019f4 	.word	0x200019f4

00008a44 <nrfx_usbd_setup_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    8a44:	4b02      	ldr	r3, [pc, #8]	; (8a50 <nrfx_usbd_setup_clear+0xc>)
    8a46:	2201      	movs	r2, #1
    8a48:	651a      	str	r2, [r3, #80]	; 0x50
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    8a4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50

void nrfx_usbd_setup_clear(void)
{
    NRFX_LOG_DEBUG(">> ep0status >>");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STATUS);
}
    8a4c:	4770      	bx	lr
    8a4e:	bf00      	nop
    8a50:	40027000 	.word	0x40027000

00008a54 <nrfx_usbd_setup_stall>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
    8a54:	4b02      	ldr	r3, [pc, #8]	; (8a60 <nrfx_usbd_setup_stall+0xc>)
    8a56:	2201      	movs	r2, #1
    8a58:	655a      	str	r2, [r3, #84]	; 0x54
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
    8a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54

void nrfx_usbd_setup_stall(void)
{
    NRFX_LOG_DEBUG("Setup stalled.");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STALL);
}
    8a5c:	4770      	bx	lr
    8a5e:	bf00      	nop
    8a60:	40027000 	.word	0x40027000

00008a64 <nrfx_usbd_last_setup_dir_get>:

nrfx_usbd_ep_t nrfx_usbd_last_setup_dir_get(void)
{
    return m_last_setup_dir;
}
    8a64:	4b01      	ldr	r3, [pc, #4]	; (8a6c <nrfx_usbd_last_setup_dir_get+0x8>)
    8a66:	7818      	ldrb	r0, [r3, #0]
    8a68:	4770      	bx	lr
    8a6a:	bf00      	nop
    8a6c:	20001b52 	.word	0x20001b52

00008a70 <nrfx_usbd_transfer_out_drop>:

void nrfx_usbd_transfer_out_drop(nrfx_usbd_ep_t ep)
{
    8a70:	b510      	push	{r4, lr}
    8a72:	4602      	mov	r2, r0
	__asm__ volatile(
    8a74:	f04f 0320 	mov.w	r3, #32
    8a78:	f3ef 8411 	mrs	r4, BASEPRI
    8a7c:	f383 8812 	msr	BASEPRI_MAX, r3
    8a80:	f3bf 8f6f 	isb	sy
    NRFX_ASSERT(NRF_USBD_EPOUT_CHECK(ep));

    NRFX_CRITICAL_SECTION_ENTER();
    m_ep_ready &= ~(1U << ep2bit(ep));
    8a84:	f003 f903 	bl	bc8e <ep2bit>
    8a88:	490d      	ldr	r1, [pc, #52]	; (8ac0 <nrfx_usbd_transfer_out_drop+0x50>)
    8a8a:	2301      	movs	r3, #1
    8a8c:	fa03 f000 	lsl.w	r0, r3, r0
    8a90:	680b      	ldr	r3, [r1, #0]
    8a92:	ea23 0300 	bic.w	r3, r3, r0
    8a96:	600b      	str	r3, [r1, #0]
    if (!NRF_USBD_EPISO_CHECK(ep))
    8a98:	f012 0108 	ands.w	r1, r2, #8
    8a9c:	d10a      	bne.n	8ab4 <nrfx_usbd_transfer_out_drop+0x44>
    p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)] = 0;
    8a9e:	f002 030f 	and.w	r3, r2, #15
    8aa2:	009b      	lsls	r3, r3, #2
    8aa4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    8aa8:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    8aac:	f8c3 14a0 	str.w	r1, [r3, #1184]	; 0x4a0
    (void) p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
    8ab0:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
	__asm__ volatile(
    8ab4:	f384 8811 	msr	BASEPRI, r4
    8ab8:	f3bf 8f6f 	isb	sy
    {
        nrf_usbd_epout_clear(NRF_USBD, ep);
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
    8abc:	bd10      	pop	{r4, pc}
    8abe:	bf00      	nop
    8ac0:	200018d0 	.word	0x200018d0

00008ac4 <usbd_ep_abort>:
{
    8ac4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    8ac6:	4601      	mov	r1, r0
	__asm__ volatile(
    8ac8:	f04f 0320 	mov.w	r3, #32
    8acc:	f3ef 8511 	mrs	r5, BASEPRI
    8ad0:	f383 8812 	msr	BASEPRI_MAX, r3
    8ad4:	f3bf 8f6f 	isb	sy
    usbd_ep_state_t * p_state = ep_state_access(ep);
    8ad8:	f7ff fabe 	bl	8058 <ep_state_access>
    8adc:	4606      	mov	r6, r0
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    8ade:	4608      	mov	r0, r1
    8ae0:	f003 f8d5 	bl	bc8e <ep2bit>
    8ae4:	2201      	movs	r2, #1
    if (NRF_USBD_EPOUT_CHECK(ep))
    8ae6:	f011 0f80 	tst.w	r1, #128	; 0x80
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    8aea:	fa02 f200 	lsl.w	r2, r2, r0
    8aee:	482e      	ldr	r0, [pc, #184]	; (8ba8 <usbd_ep_abort+0xe4>)
    if (NRF_USBD_EPOUT_CHECK(ep))
    8af0:	d118      	bne.n	8b24 <usbd_ep_abort+0x60>
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
    8af2:	6803      	ldr	r3, [r0, #0]
    8af4:	ea32 0403 	bics.w	r4, r2, r3
    8af8:	d00a      	beq.n	8b10 <usbd_ep_abort+0x4c>
            nrfx_usbd_transfer_out_drop(ep);
    8afa:	4608      	mov	r0, r1
    8afc:	f7ff ffb8 	bl	8a70 <nrfx_usbd_transfer_out_drop>
        p_state->status = NRFX_USBD_EP_ABORTED;
    8b00:	2303      	movs	r3, #3
    8b02:	73b3      	strb	r3, [r6, #14]
	__asm__ volatile(
    8b04:	f385 8811 	msr	BASEPRI, r5
    8b08:	f3bf 8f6f 	isb	sy
}
    8b0c:	b003      	add	sp, #12
    8b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    8b10:	ea23 0302 	bic.w	r3, r3, r2
            p_state->handler.consumer = NULL;
    8b14:	6034      	str	r4, [r6, #0]
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    8b16:	6003      	str	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
    8b18:	4b24      	ldr	r3, [pc, #144]	; (8bac <usbd_ep_abort+0xe8>)
    8b1a:	6818      	ldr	r0, [r3, #0]
    8b1c:	ea20 0002 	bic.w	r0, r0, r2
    8b20:	6018      	str	r0, [r3, #0]
    8b22:	e7ed      	b.n	8b00 <usbd_ep_abort+0x3c>
        if(!NRF_USBD_EPISO_CHECK(ep))
    8b24:	070b      	lsls	r3, r1, #28
    8b26:	d415      	bmi.n	8b54 <usbd_ep_abort+0x90>
            if(ep != NRFX_USBD_EPIN0)
    8b28:	2980      	cmp	r1, #128	; 0x80
    8b2a:	4b21      	ldr	r3, [pc, #132]	; (8bb0 <usbd_ep_abort+0xec>)
    8b2c:	d02f      	beq.n	8b8e <usbd_ep_abort+0xca>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B6 + (2u * (NRF_USBD_EP_NR_GET(ep) - 1));
    8b2e:	f001 040f 	and.w	r4, r1, #15
    8b32:	f204 34da 	addw	r4, r4, #986	; 0x3da
    8b36:	0064      	lsls	r4, r4, #1
    8b38:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    8b3c:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    8b40:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    8b44:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    8b46:	f044 0402 	orr.w	r4, r4, #2
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    8b4a:	433c      	orrs	r4, r7
    8b4c:	f8c3 4804 	str.w	r4, [r3, #2052]	; 0x804
                (void)(*((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)));
    8b50:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
        if ((m_ep_dma_waiting | (~m_ep_ready)) & (1U << ep2bit(ep)))
    8b54:	4f15      	ldr	r7, [pc, #84]	; (8bac <usbd_ep_abort+0xe8>)
    8b56:	6804      	ldr	r4, [r0, #0]
    8b58:	683b      	ldr	r3, [r7, #0]
    8b5a:	ea64 0c03 	orn	ip, r4, r3
    8b5e:	ea1c 0f02 	tst.w	ip, r2
    8b62:	d0cf      	beq.n	8b04 <usbd_ep_abort+0x40>
            m_ep_ready       |=   1U << ep2bit(ep) ;
    8b64:	4313      	orrs	r3, r2
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    8b66:	ea24 0402 	bic.w	r4, r4, r2
            m_ep_ready       |=   1U << ep2bit(ep) ;
    8b6a:	603b      	str	r3, [r7, #0]
            p_state->handler.feeder = NULL;
    8b6c:	2300      	movs	r3, #0
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    8b6e:	6004      	str	r4, [r0, #0]
            p_state->handler.feeder = NULL;
    8b70:	6033      	str	r3, [r6, #0]
            p_state->status = NRFX_USBD_EP_ABORTED;
    8b72:	2303      	movs	r3, #3
    8b74:	73b3      	strb	r3, [r6, #14]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    8b76:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
    8b7a:	4b0e      	ldr	r3, [pc, #56]	; (8bb4 <usbd_ep_abort+0xf0>)
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    8b7c:	f88d 1006 	strb.w	r1, [sp, #6]
    8b80:	2206      	movs	r2, #6
            m_event_handler(&evt);
    8b82:	681b      	ldr	r3, [r3, #0]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
    8b84:	f88d 2004 	strb.w	r2, [sp, #4]
            m_event_handler(&evt);
    8b88:	a801      	add	r0, sp, #4
    8b8a:	4798      	blx	r3
    8b8c:	e7ba      	b.n	8b04 <usbd_ep_abort+0x40>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B4;
    8b8e:	f240 74b4 	movw	r4, #1972	; 0x7b4
    8b92:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    8b96:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    8b9a:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
    8b9e:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
    8ba0:	f044 0404 	orr.w	r4, r4, #4
    8ba4:	e7d1      	b.n	8b4a <usbd_ep_abort+0x86>
    8ba6:	bf00      	nop
    8ba8:	20001860 	.word	0x20001860
    8bac:	200018d0 	.word	0x200018d0
    8bb0:	40027000 	.word	0x40027000
    8bb4:	200019f4 	.word	0x200019f4

00008bb8 <ev_setup_handler>:
{
    8bb8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    return (uint8_t)(p_reg->BMREQUESTTYPE);
    8bba:	4b17      	ldr	r3, [pc, #92]	; (8c18 <ev_setup_handler+0x60>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    8bbc:	4c17      	ldr	r4, [pc, #92]	; (8c1c <ev_setup_handler+0x64>)
    8bbe:	f8d3 5480 	ldr.w	r5, [r3, #1152]	; 0x480
    8bc2:	6823      	ldr	r3, [r4, #0]
        & (1U <<ep2bit(m_last_setup_dir)))
    8bc4:	4e16      	ldr	r6, [pc, #88]	; (8c20 <ev_setup_handler+0x68>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    8bc6:	43da      	mvns	r2, r3
    8bc8:	4b16      	ldr	r3, [pc, #88]	; (8c24 <ev_setup_handler+0x6c>)
        & (1U <<ep2bit(m_last_setup_dir)))
    8bca:	7831      	ldrb	r1, [r6, #0]
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    8bcc:	681b      	ldr	r3, [r3, #0]
    8bce:	b292      	uxth	r2, r2
        & (1U <<ep2bit(m_last_setup_dir)))
    8bd0:	4608      	mov	r0, r1
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    8bd2:	431a      	orrs	r2, r3
        & (1U <<ep2bit(m_last_setup_dir)))
    8bd4:	f003 f85b 	bl	bc8e <ep2bit>
    8bd8:	2301      	movs	r3, #1
    8bda:	4083      	lsls	r3, r0
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
    8bdc:	4213      	tst	r3, r2
    8bde:	d002      	beq.n	8be6 <ev_setup_handler+0x2e>
        usbd_ep_abort(m_last_setup_dir);
    8be0:	4608      	mov	r0, r1
    8be2:	f7ff ff6f 	bl	8ac4 <usbd_ep_abort>
        NRFX_USBD_EPOUT0 : NRFX_USBD_EPIN0;
    8be6:	f005 0580 	and.w	r5, r5, #128	; 0x80
    (void)(NRFX_ATOMIC_FETCH_AND(
    8bea:	f06f 1001 	mvn.w	r0, #65537	; 0x10001
    m_last_setup_dir =
    8bee:	7035      	strb	r5, [r6, #0]
    (void)(NRFX_ATOMIC_FETCH_AND(
    8bf0:	f7ff fb60 	bl	82b4 <atomic_and.constprop.0.isra.0>
    m_ep_ready |= 1U << ep2bit(NRFX_USBD_EPIN0);
    8bf4:	6823      	ldr	r3, [r4, #0]
    8bf6:	f043 0301 	orr.w	r3, r3, #1
    8bfa:	6023      	str	r3, [r4, #0]
    const nrfx_usbd_evt_t evt = {
    8bfc:	2300      	movs	r3, #0
    8bfe:	f8ad 3005 	strh.w	r3, [sp, #5]
    8c02:	f88d 3007 	strb.w	r3, [sp, #7]
    8c06:	2305      	movs	r3, #5
    8c08:	f88d 3004 	strb.w	r3, [sp, #4]
    m_event_handler(&evt);
    8c0c:	4b06      	ldr	r3, [pc, #24]	; (8c28 <ev_setup_handler+0x70>)
    8c0e:	a801      	add	r0, sp, #4
    8c10:	681b      	ldr	r3, [r3, #0]
    8c12:	4798      	blx	r3
}
    8c14:	b002      	add	sp, #8
    8c16:	bd70      	pop	{r4, r5, r6, pc}
    8c18:	40027000 	.word	0x40027000
    8c1c:	200018d0 	.word	0x200018d0
    8c20:	20001b52 	.word	0x20001b52
    8c24:	20001860 	.word	0x20001860
    8c28:	200019f4 	.word	0x200019f4

00008c2c <nrfx_usbd_irq_handler>:
    return p_reg->INTENSET;
    8c2c:	4b1b      	ldr	r3, [pc, #108]	; (8c9c <nrfx_usbd_irq_handler+0x70>)
    8c2e:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
    uint32_t active = 0;
    8c32:	2300      	movs	r3, #0
{
    8c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
            active |= 1UL << event_nr;
    8c38:	2401      	movs	r4, #1
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    8c3a:	461d      	mov	r5, r3
    while (to_process)
    8c3c:	b970      	cbnz	r0, 8c5c <nrfx_usbd_irq_handler+0x30>
        m_isr[event_nr]();
    8c3e:	4f18      	ldr	r7, [pc, #96]	; (8ca0 <nrfx_usbd_irq_handler+0x74>)
    bool setup_active = 0 != (active & NRF_USBD_INT_EP0SETUP_MASK);
    8c40:	f403 0600 	and.w	r6, r3, #8388608	; 0x800000
    active &= ~NRF_USBD_INT_EP0SETUP_MASK;
    8c44:	f423 0400 	bic.w	r4, r3, #8388608	; 0x800000
        active &= ~(1UL << event_nr);
    8c48:	f04f 0801 	mov.w	r8, #1
    while (active)
    8c4c:	b9bc      	cbnz	r4, 8c7e <nrfx_usbd_irq_handler+0x52>
    usbd_dmareq_process();
    8c4e:	f7ff fd63 	bl	8718 <usbd_dmareq_process>
    if (setup_active)
    8c52:	b306      	cbz	r6, 8c96 <nrfx_usbd_irq_handler+0x6a>
}
    8c54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        m_isr[USBD_INTEN_EP0SETUP_Pos]();
    8c58:	f7ff bfae 	b.w	8bb8 <ev_setup_handler>
        uint8_t event_nr = NRF_CTZ(to_process);
    8c5c:	fa90 f2a0 	rbit	r2, r0
    8c60:	fab2 f282 	clz	r2, r2
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
    8c64:	490f      	ldr	r1, [pc, #60]	; (8ca4 <nrfx_usbd_irq_handler+0x78>)
}

NRF_STATIC_INLINE uint32_t nrfx_bitpos_to_event(uint32_t bit)
{
    static const uint32_t event_reg_offset = 0x100u;
    return event_reg_offset + (bit * sizeof(uint32_t));
    8c66:	0096      	lsls	r6, r2, #2
    8c68:	4431      	add	r1, r6
            active |= 1UL << event_nr;
    8c6a:	fa04 f202 	lsl.w	r2, r4, r2
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
    8c6e:	680e      	ldr	r6, [r1, #0]
    if (ret)
    8c70:	b116      	cbz	r6, 8c78 <nrfx_usbd_irq_handler+0x4c>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
    8c72:	600d      	str	r5, [r1, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
    8c74:	6809      	ldr	r1, [r1, #0]
    8c76:	4313      	orrs	r3, r2
        to_process &= ~(1UL << event_nr);
    8c78:	ea20 0002 	bic.w	r0, r0, r2
    8c7c:	e7de      	b.n	8c3c <nrfx_usbd_irq_handler+0x10>
        uint8_t event_nr = NRF_CTZ(active);
    8c7e:	fa94 f5a4 	rbit	r5, r4
    8c82:	fab5 f585 	clz	r5, r5
        m_isr[event_nr]();
    8c86:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
        active &= ~(1UL << event_nr);
    8c8a:	fa08 f505 	lsl.w	r5, r8, r5
        m_isr[event_nr]();
    8c8e:	4798      	blx	r3
        active &= ~(1UL << event_nr);
    8c90:	ea24 0405 	bic.w	r4, r4, r5
    8c94:	e7da      	b.n	8c4c <nrfx_usbd_irq_handler+0x20>
}
    8c96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8c9a:	bf00      	nop
    8c9c:	40027000 	.word	0x40027000
    8ca0:	0000ca48 	.word	0x0000ca48
    8ca4:	40027100 	.word	0x40027100

00008ca8 <usbd_ep_abort_all>:
{
    8ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t ep_waiting = m_ep_dma_waiting | (m_ep_ready & NRFX_USBD_EPOUT_BIT_MASK);
    8caa:	4e11      	ldr	r6, [pc, #68]	; (8cf0 <usbd_ep_abort_all+0x48>)
    8cac:	4b11      	ldr	r3, [pc, #68]	; (8cf4 <usbd_ep_abort_all+0x4c>)
    8cae:	6834      	ldr	r4, [r6, #0]
    8cb0:	681b      	ldr	r3, [r3, #0]
    8cb2:	0c24      	lsrs	r4, r4, #16
    8cb4:	0424      	lsls	r4, r4, #16
    8cb6:	431c      	orrs	r4, r3
        ep_waiting &= ~(1U << bitpos);
    8cb8:	2701      	movs	r7, #1
    while (0 != ep_waiting)
    8cba:	b91c      	cbnz	r4, 8cc4 <usbd_ep_abort_all+0x1c>
    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
    8cbc:	f240 13ff 	movw	r3, #511	; 0x1ff
    8cc0:	6033      	str	r3, [r6, #0]
}
    8cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    8cc4:	fa94 f5a4 	rbit	r5, r4
    8cc8:	fab5 f585 	clz	r5, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    8ccc:	2d0f      	cmp	r5, #15
        uint8_t bitpos = NRF_CTZ(ep_waiting);
    8cce:	4628      	mov	r0, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
    8cd0:	bfc6      	itte	gt
    8cd2:	f1a5 0010 	subgt.w	r0, r5, #16
    8cd6:	b2c0      	uxtbgt	r0, r0
    8cd8:	f040 0080 	orrle.w	r0, r0, #128	; 0x80
        if (!NRF_USBD_EPISO_CHECK(bit2ep(bitpos)))
    8cdc:	0703      	lsls	r3, r0, #28
    8cde:	d401      	bmi.n	8ce4 <usbd_ep_abort_all+0x3c>
            usbd_ep_abort(bit2ep(bitpos));
    8ce0:	f7ff fef0 	bl	8ac4 <usbd_ep_abort>
        ep_waiting &= ~(1U << bitpos);
    8ce4:	fa07 f505 	lsl.w	r5, r7, r5
    8ce8:	ea24 0405 	bic.w	r4, r4, r5
    8cec:	e7e5      	b.n	8cba <usbd_ep_abort_all+0x12>
    8cee:	bf00      	nop
    8cf0:	200018d0 	.word	0x200018d0
    8cf4:	20001860 	.word	0x20001860

00008cf8 <nrfx_usbd_stop>:
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8cf8:	4b0c      	ldr	r3, [pc, #48]	; (8d2c <nrfx_usbd_stop+0x34>)
    8cfa:	2280      	movs	r2, #128	; 0x80
{
    8cfc:	b510      	push	{r4, lr}
    if (NRFX_IRQ_IS_ENABLED(USBD_IRQn))
    8cfe:	2027      	movs	r0, #39	; 0x27
    8d00:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    8d04:	f7fa fb26 	bl	3354 <arch_irq_is_enabled>
    8d08:	b170      	cbz	r0, 8d28 <nrfx_usbd_stop+0x30>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Disabled << USBD_USBPULLUP_CONNECT_Pos;
    8d0a:	4c09      	ldr	r4, [pc, #36]	; (8d30 <nrfx_usbd_stop+0x38>)
        usbd_ep_abort_all();
    8d0c:	f7ff ffcc 	bl	8ca8 <usbd_ep_abort_all>
    8d10:	2300      	movs	r3, #0
    8d12:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
        NRFX_IRQ_DISABLE(USBD_IRQn);
    8d16:	2027      	movs	r0, #39	; 0x27
    (void) p_reg->USBPULLUP;
    8d18:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504
    8d1c:	f7fa fb06 	bl	332c <arch_irq_disable>
    p_reg->INTENCLR = mask;
    8d20:	f04f 33ff 	mov.w	r3, #4294967295
    8d24:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
}
    8d28:	bd10      	pop	{r4, pc}
    8d2a:	bf00      	nop
    8d2c:	e000e100 	.word	0xe000e100
    8d30:	40027000 	.word	0x40027000

00008d34 <nrfx_usbd_disable>:
{
    8d34:	b508      	push	{r3, lr}
    nrfx_usbd_stop();
    8d36:	f7ff ffdf 	bl	8cf8 <nrfx_usbd_stop>
    return p_reg->INTENSET;
    8d3a:	4b08      	ldr	r3, [pc, #32]	; (8d5c <nrfx_usbd_disable+0x28>)
    8d3c:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    p_reg->INTENCLR = mask;
    8d40:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Disabled << USBD_ENABLE_ENABLE_Pos;
    8d44:	2200      	movs	r2, #0
    8d46:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
    8d4a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
    m_dma_pending = false;
    8d4e:	4b04      	ldr	r3, [pc, #16]	; (8d60 <nrfx_usbd_disable+0x2c>)
    8d50:	701a      	strb	r2, [r3, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
    8d52:	4b04      	ldr	r3, [pc, #16]	; (8d64 <nrfx_usbd_disable+0x30>)
    8d54:	2201      	movs	r2, #1
    8d56:	701a      	strb	r2, [r3, #0]
}
    8d58:	bd08      	pop	{r3, pc}
    8d5a:	bf00      	nop
    8d5c:	40027000 	.word	0x40027000
    8d60:	20001b50 	.word	0x20001b50
    8d64:	20001b51 	.word	0x20001b51

00008d68 <nrfx_usbd_suspend>:
{
    8d68:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    8d6a:	f04f 0320 	mov.w	r3, #32
    8d6e:	f3ef 8511 	mrs	r5, BASEPRI
    8d72:	f383 8812 	msr	BASEPRI_MAX, r3
    8d76:	f3bf 8f6f 	isb	sy
    if (m_bus_suspend)
    8d7a:	4b11      	ldr	r3, [pc, #68]	; (8dc0 <nrfx_usbd_suspend+0x58>)
    8d7c:	781b      	ldrb	r3, [r3, #0]
    8d7e:	f003 04ff 	and.w	r4, r3, #255	; 0xff
    8d82:	b933      	cbnz	r3, 8d92 <nrfx_usbd_suspend+0x2a>
    bool suspended = false;
    8d84:	2400      	movs	r4, #0
	__asm__ volatile(
    8d86:	f385 8811 	msr	BASEPRI, r5
    8d8a:	f3bf 8f6f 	isb	sy
}
    8d8e:	4620      	mov	r0, r4
    8d90:	bd38      	pop	{r3, r4, r5, pc}
        usbd_ep_abort_all();
    8d92:	f7ff ff89 	bl	8ca8 <usbd_ep_abort_all>
    return p_reg->EVENTCAUSE;
    8d96:	4b0b      	ldr	r3, [pc, #44]	; (8dc4 <nrfx_usbd_suspend+0x5c>)
    8d98:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        if (!(nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK))
    8d9c:	f412 7200 	ands.w	r2, r2, #512	; 0x200
    8da0:	d1f0      	bne.n	8d84 <nrfx_usbd_suspend+0x1c>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_LowPower << USBD_LOWPOWER_LOWPOWER_Pos;
    8da2:	2101      	movs	r1, #1
    8da4:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    8da8:	f8d3 152c 	ldr.w	r1, [r3, #1324]	; 0x52c
    return p_reg->EVENTCAUSE;
    8dac:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
            if (nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK)
    8db0:	0589      	lsls	r1, r1, #22
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_ForceNormal << USBD_LOWPOWER_LOWPOWER_Pos;
    8db2:	bf42      	ittt	mi
    8db4:	f8c3 252c 	strmi.w	r2, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
    8db8:	f8d3 352c 	ldrmi.w	r3, [r3, #1324]	; 0x52c
    bool suspended = false;
    8dbc:	4614      	movmi	r4, r2
}
    8dbe:	e7e2      	b.n	8d86 <nrfx_usbd_suspend+0x1e>
    8dc0:	20001b4f 	.word	0x20001b4f
    8dc4:	40027000 	.word	0x40027000

00008dc8 <nrfx_usbd_ep_disable>:
{
    8dc8:	b510      	push	{r4, lr}
    8dca:	4604      	mov	r4, r0
    usbd_ep_abort(ep);
    8dcc:	f7ff fe7a 	bl	8ac4 <usbd_ep_abort>
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    8dd0:	4a10      	ldr	r2, [pc, #64]	; (8e14 <nrfx_usbd_ep_disable+0x4c>)
    if (NRF_USBD_EPIN_CHECK(ep))
    8dd2:	f014 0f80 	tst.w	r4, #128	; 0x80
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
    8dd6:	f004 000f 	and.w	r0, r4, #15
        p_reg->EPINEN &= ~(1UL << epnr);
    8dda:	f04f 0301 	mov.w	r3, #1
    8dde:	bf14      	ite	ne
    8de0:	f8d2 1510 	ldrne.w	r1, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    8de4:	f8d2 1514 	ldreq.w	r1, [r2, #1300]	; 0x514
        p_reg->EPINEN &= ~(1UL << epnr);
    8de8:	fa03 f300 	lsl.w	r3, r3, r0
    8dec:	ea6f 0303 	mvn.w	r3, r3
    8df0:	bf15      	itete	ne
    8df2:	400b      	andne	r3, r1
        p_reg->EPOUTEN &= ~(1UL << epnr);
    8df4:	400b      	andeq	r3, r1
        p_reg->EPINEN &= ~(1UL << epnr);
    8df6:	f8c2 3510 	strne.w	r3, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
    8dfa:	f8c2 3514 	streq.w	r3, [r2, #1300]	; 0x514
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    8dfe:	bf14      	ite	ne
    8e00:	4b05      	ldrne	r3, [pc, #20]	; (8e18 <nrfx_usbd_ep_disable+0x50>)
    8e02:	4b06      	ldreq	r3, [pc, #24]	; (8e1c <nrfx_usbd_ep_disable+0x54>)
    8e04:	5c1a      	ldrb	r2, [r3, r0]
    8e06:	2301      	movs	r3, #1
    8e08:	4093      	lsls	r3, r2
    p_reg->INTENCLR = mask;
    8e0a:	4a02      	ldr	r2, [pc, #8]	; (8e14 <nrfx_usbd_ep_disable+0x4c>)
    8e0c:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
    8e10:	bd10      	pop	{r4, pc}
    8e12:	bf00      	nop
    8e14:	40027000 	.word	0x40027000
    8e18:	0000ecf1 	.word	0x0000ecf1
    8e1c:	0000ecfa 	.word	0x0000ecfa

00008e20 <nrfx_usbd_ep_enable>:
{
    8e20:	b570      	push	{r4, r5, r6, lr}
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
    8e22:	b243      	sxtb	r3, r0
    8e24:	2b00      	cmp	r3, #0
    8e26:	4b23      	ldr	r3, [pc, #140]	; (8eb4 <nrfx_usbd_ep_enable+0x94>)
    8e28:	4a23      	ldr	r2, [pc, #140]	; (8eb8 <nrfx_usbd_ep_enable+0x98>)
    8e2a:	bfa8      	it	ge
    8e2c:	461a      	movge	r2, r3
    8e2e:	f000 030f 	and.w	r3, r0, #15
    8e32:	f04f 0401 	mov.w	r4, #1
    8e36:	5cd1      	ldrb	r1, [r2, r3]
    p_reg->INTENSET = mask;
    8e38:	4a20      	ldr	r2, [pc, #128]	; (8ebc <nrfx_usbd_ep_enable+0x9c>)
    8e3a:	fa04 f101 	lsl.w	r1, r4, r1
{
    8e3e:	4605      	mov	r5, r0
    8e40:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
    if (NRF_USBD_EPIN_CHECK(ep))
    8e44:	da0c      	bge.n	8e60 <nrfx_usbd_ep_enable+0x40>
        return 0 != (p_reg->EPINEN & (1UL << epnr));
    8e46:	f8d2 1510 	ldr.w	r1, [r2, #1296]	; 0x510
    8e4a:	40d9      	lsrs	r1, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    8e4c:	07c8      	lsls	r0, r1, #31
    8e4e:	d406      	bmi.n	8e5e <nrfx_usbd_ep_enable+0x3e>
        p_reg->EPINEN |= 1UL << epnr;
    8e50:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    8e54:	fa04 f303 	lsl.w	r3, r4, r3
    8e58:	4303      	orrs	r3, r0
    8e5a:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
}
    8e5e:	bd70      	pop	{r4, r5, r6, pc}
        return 0 != (p_reg->EPOUTEN & (1UL << epnr));
    8e60:	f8d2 1514 	ldr.w	r1, [r2, #1300]	; 0x514
    8e64:	40d9      	lsrs	r1, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
    8e66:	07c9      	lsls	r1, r1, #31
    8e68:	d4f9      	bmi.n	8e5e <nrfx_usbd_ep_enable+0x3e>
        p_reg->EPOUTEN |= 1UL << epnr;
    8e6a:	f8d2 6514 	ldr.w	r6, [r2, #1300]	; 0x514
    8e6e:	fa04 f103 	lsl.w	r1, r4, r3
    8e72:	4331      	orrs	r1, r6
    8e74:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
    if ((NRF_USBD_EP_NR_GET(ep) != 0) &&
    8e78:	2b00      	cmp	r3, #0
    8e7a:	d0f0      	beq.n	8e5e <nrfx_usbd_ep_enable+0x3e>
        NRF_USBD_EPOUT_CHECK(ep) &&
    8e7c:	0703      	lsls	r3, r0, #28
    8e7e:	d4ee      	bmi.n	8e5e <nrfx_usbd_ep_enable+0x3e>
	__asm__ volatile(
    8e80:	f04f 0320 	mov.w	r3, #32
    8e84:	f3ef 8611 	mrs	r6, BASEPRI
    8e88:	f383 8812 	msr	BASEPRI_MAX, r3
    8e8c:	f3bf 8f6f 	isb	sy
        nrfx_usbd_transfer_out_drop(ep);
    8e90:	f7ff fdee 	bl	8a70 <nrfx_usbd_transfer_out_drop>
        m_ep_dma_waiting &= ~(1U << ep2bit(ep));
    8e94:	4628      	mov	r0, r5
    8e96:	f002 fefa 	bl	bc8e <ep2bit>
    8e9a:	4a09      	ldr	r2, [pc, #36]	; (8ec0 <nrfx_usbd_ep_enable+0xa0>)
    8e9c:	6813      	ldr	r3, [r2, #0]
    8e9e:	fa04 f000 	lsl.w	r0, r4, r0
    8ea2:	ea23 0000 	bic.w	r0, r3, r0
    8ea6:	6010      	str	r0, [r2, #0]
	__asm__ volatile(
    8ea8:	f386 8811 	msr	BASEPRI, r6
    8eac:	f3bf 8f6f 	isb	sy
}
    8eb0:	e7d5      	b.n	8e5e <nrfx_usbd_ep_enable+0x3e>
    8eb2:	bf00      	nop
    8eb4:	0000ecfa 	.word	0x0000ecfa
    8eb8:	0000ecf1 	.word	0x0000ecf1
    8ebc:	40027000 	.word	0x40027000
    8ec0:	20001860 	.word	0x20001860

00008ec4 <nrfx_usbd_ep_stall_clear>:
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    8ec4:	0603      	lsls	r3, r0, #24
{
    8ec6:	b510      	push	{r4, lr}
    8ec8:	4604      	mov	r4, r0
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
    8eca:	d405      	bmi.n	8ed8 <nrfx_usbd_ep_stall_clear+0x14>
    8ecc:	f7ff fd3a 	bl	8944 <nrfx_usbd_ep_stall_check>
    8ed0:	b110      	cbz	r0, 8ed8 <nrfx_usbd_ep_stall_clear+0x14>
        nrfx_usbd_transfer_out_drop(ep);
    8ed2:	4620      	mov	r0, r4
    8ed4:	f7ff fdcc 	bl	8a70 <nrfx_usbd_transfer_out_drop>
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_UnStall << USBD_EPSTALL_STALL_Pos) | ep;
    8ed8:	4b01      	ldr	r3, [pc, #4]	; (8ee0 <nrfx_usbd_ep_stall_clear+0x1c>)
    8eda:	f8c3 4518 	str.w	r4, [r3, #1304]	; 0x518
}
    8ede:	bd10      	pop	{r4, pc}
    8ee0:	40027000 	.word	0x40027000

00008ee4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    8ee4:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    8ee6:	4c11      	ldr	r4, [pc, #68]	; (8f2c <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    8ee8:	4a11      	ldr	r2, [pc, #68]	; (8f30 <_DoInit+0x4c>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    8eea:	4912      	ldr	r1, [pc, #72]	; (8f34 <_DoInit+0x50>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    8eec:	2303      	movs	r3, #3
    8eee:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    8ef0:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    8ef2:	4b11      	ldr	r3, [pc, #68]	; (8f38 <_DoInit+0x54>)
  p->aUp[0].sName         = "Terminal";
    8ef4:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    8ef6:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    8ef8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    8efc:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    8efe:	2300      	movs	r3, #0
    8f00:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    8f02:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    8f04:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    8f06:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    8f08:	4a0c      	ldr	r2, [pc, #48]	; (8f3c <_DoInit+0x58>)
    8f0a:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    8f0c:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    8f0e:	2210      	movs	r2, #16
    8f10:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    8f12:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    8f14:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    8f16:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    8f18:	f002 fab3 	bl	b482 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    8f1c:	4908      	ldr	r1, [pc, #32]	; (8f40 <_DoInit+0x5c>)
    8f1e:	4620      	mov	r0, r4
    8f20:	f002 faaf 	bl	b482 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    8f24:	2320      	movs	r3, #32
    8f26:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    8f28:	bd10      	pop	{r4, pc}
    8f2a:	bf00      	nop
    8f2c:	20001a38 	.word	0x20001a38
    8f30:	0000ed03 	.word	0x0000ed03
    8f34:	0000ed0c 	.word	0x0000ed0c
    8f38:	20001b63 	.word	0x20001b63
    8f3c:	20001b53 	.word	0x20001b53
    8f40:	0000ed10 	.word	0x0000ed10

00008f44 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    8f44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    8f48:	4f23      	ldr	r7, [pc, #140]	; (8fd8 <SEGGER_RTT_WriteSkipNoLock+0x94>)
    8f4a:	f04f 0b18 	mov.w	fp, #24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    8f4e:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
    8f50:	fb0b 7200 	mla	r2, fp, r0, r7
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    8f54:	4606      	mov	r6, r0
  RdOff = pRing->RdOff;
    8f56:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    8f58:	6a55      	ldr	r5, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    8f5a:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    8f5c:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    8f5e:	d834      	bhi.n	8fca <SEGGER_RTT_WriteSkipNoLock+0x86>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    8f60:	f8d2 a020 	ldr.w	sl, [r2, #32]
    8f64:	ebaa 0905 	sub.w	r9, sl, r5
    8f68:	f109 32ff 	add.w	r2, r9, #4294967295
    if (Avail >= NumBytes) {                            // Case 1)?
    8f6c:	4294      	cmp	r4, r2
    8f6e:	d811      	bhi.n	8f94 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    8f70:	f04f 0918 	mov.w	r9, #24
    8f74:	fb06 9309 	mla	r3, r6, r9, r9
    8f78:	443b      	add	r3, r7
      memcpy((void*)pDst, pData, NumBytes);
    8f7a:	4622      	mov	r2, r4
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    8f7c:	6858      	ldr	r0, [r3, #4]
      memcpy((void*)pDst, pData, NumBytes);
    8f7e:	4641      	mov	r1, r8
    8f80:	4428      	add	r0, r5
    8f82:	f002 faa4 	bl	b4ce <memcpy>
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
    8f86:	fb09 7606 	mla	r6, r9, r6, r7
    8f8a:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
    8f8c:	6274      	str	r4, [r6, #36]	; 0x24
      return 1;
    8f8e:	2001      	movs	r0, #1
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
    8f90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
    8f94:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    8f96:	429c      	cmp	r4, r3
    8f98:	d81b      	bhi.n	8fd2 <SEGGER_RTT_WriteSkipNoLock+0x8e>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    8f9a:	fb00 bb0b 	mla	fp, r0, fp, fp
    8f9e:	44bb      	add	fp, r7
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    8fa0:	464a      	mov	r2, r9
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    8fa2:	f8db 0004 	ldr.w	r0, [fp, #4]
    8fa6:	442c      	add	r4, r5
      memcpy((void*)pDst, pData, Rem);                  // Copy 1st chunk
    8fa8:	4428      	add	r0, r5
    8faa:	f002 fa90 	bl	b4ce <memcpy>
      if (NumBytes) {
    8fae:	ebb4 040a 	subs.w	r4, r4, sl
    8fb2:	d006      	beq.n	8fc2 <SEGGER_RTT_WriteSkipNoLock+0x7e>
        memcpy((void*)pDst, pData + Rem, NumBytes);
    8fb4:	f8db 0004 	ldr.w	r0, [fp, #4]
    8fb8:	4622      	mov	r2, r4
    8fba:	eb08 0109 	add.w	r1, r8, r9
    8fbe:	f002 fa86 	bl	b4ce <memcpy>
      pRing->WrOff = NumBytes;
    8fc2:	2018      	movs	r0, #24
    8fc4:	fb00 7606 	mla	r6, r0, r6, r7
    8fc8:	e7e0      	b.n	8f8c <SEGGER_RTT_WriteSkipNoLock+0x48>
    Avail = RdOff - WrOff - 1u;
    8fca:	3b01      	subs	r3, #1
    8fcc:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    8fce:	42a3      	cmp	r3, r4
    8fd0:	d2ce      	bcs.n	8f70 <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
    8fd2:	2000      	movs	r0, #0
    8fd4:	e7dc      	b.n	8f90 <SEGGER_RTT_WriteSkipNoLock+0x4c>
    8fd6:	bf00      	nop
    8fd8:	20001a38 	.word	0x20001a38

00008fdc <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    8fdc:	b570      	push	{r4, r5, r6, lr}
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    8fde:	4b16      	ldr	r3, [pc, #88]	; (9038 <SEGGER_RTT_WriteNoLock+0x5c>)
    8fe0:	2418      	movs	r4, #24
    8fe2:	fb00 4504 	mla	r5, r0, r4, r4
    8fe6:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    8fe8:	fb04 3300 	mla	r3, r4, r0, r3
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    8fec:	4616      	mov	r6, r2
  switch (pRing->Flags) {
    8fee:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    8ff0:	2c01      	cmp	r4, #1
    8ff2:	d00e      	beq.n	9012 <SEGGER_RTT_WriteNoLock+0x36>
    8ff4:	2c02      	cmp	r4, #2
    8ff6:	d018      	beq.n	902a <SEGGER_RTT_WriteNoLock+0x4e>
    8ff8:	b9e4      	cbnz	r4, 9034 <SEGGER_RTT_WriteNoLock+0x58>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    8ffa:	4628      	mov	r0, r5
    8ffc:	f002 fe9b 	bl	bd36 <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
    9000:	4286      	cmp	r6, r0
    9002:	d804      	bhi.n	900e <SEGGER_RTT_WriteNoLock+0x32>
      Status = 0u;
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    9004:	4632      	mov	r2, r6
    9006:	4628      	mov	r0, r5
    9008:	f002 fe9e 	bl	bd48 <_WriteNoCheck>
    900c:	4634      	mov	r4, r6
  }
  //
  // Finish up.
  //
  return Status;
}
    900e:	4620      	mov	r0, r4
    9010:	bd70      	pop	{r4, r5, r6, pc}
    Avail = _GetAvailWriteSpace(pRing);
    9012:	4628      	mov	r0, r5
    9014:	f002 fe8f 	bl	bd36 <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
    9018:	4286      	cmp	r6, r0
    901a:	4634      	mov	r4, r6
    901c:	bf28      	it	cs
    901e:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
    9020:	4622      	mov	r2, r4
    9022:	4628      	mov	r0, r5
    9024:	f002 fe90 	bl	bd48 <_WriteNoCheck>
    break;
    9028:	e7f1      	b.n	900e <SEGGER_RTT_WriteNoLock+0x32>
    Status = _WriteBlocking(pRing, pData, NumBytes);
    902a:	4628      	mov	r0, r5
}
    902c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
    9030:	f002 bea6 	b.w	bd80 <_WriteBlocking>
  switch (pRing->Flags) {
    9034:	2400      	movs	r4, #0
  return Status;
    9036:	e7ea      	b.n	900e <SEGGER_RTT_WriteNoLock+0x32>
    9038:	20001a38 	.word	0x20001a38

0000903c <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    903c:	4b03      	ldr	r3, [pc, #12]	; (904c <SEGGER_RTT_HasDataUp+0x10>)
    903e:	2218      	movs	r2, #24
    9040:	fb02 3300 	mla	r3, r2, r0, r3
    9044:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
    9046:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
    9048:	1a80      	subs	r0, r0, r2
    904a:	4770      	bx	lr
    904c:	20001a38 	.word	0x20001a38

00009050 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    9050:	4b0e      	ldr	r3, [pc, #56]	; (908c <z_sys_init_run_level+0x3c>)
{
    9052:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    9054:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    9058:	3001      	adds	r0, #1
    905a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    905e:	42a6      	cmp	r6, r4
    9060:	d800      	bhi.n	9064 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    9062:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    9064:	e9d4 3500 	ldrd	r3, r5, [r4]
    9068:	4628      	mov	r0, r5
    906a:	4798      	blx	r3
		if (dev != NULL) {
    906c:	b165      	cbz	r5, 9088 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    906e:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    9070:	b130      	cbz	r0, 9080 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    9072:	2800      	cmp	r0, #0
    9074:	bfb8      	it	lt
    9076:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    9078:	28ff      	cmp	r0, #255	; 0xff
    907a:	bfa8      	it	ge
    907c:	20ff      	movge	r0, #255	; 0xff
    907e:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    9080:	785a      	ldrb	r2, [r3, #1]
    9082:	f042 0201 	orr.w	r2, r2, #1
    9086:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    9088:	3408      	adds	r4, #8
    908a:	e7e8      	b.n	905e <z_sys_init_run_level+0xe>
    908c:	0000caac 	.word	0x0000caac

00009090 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    9090:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    9092:	4605      	mov	r5, r0
    9094:	b910      	cbnz	r0, 909c <z_impl_device_get_binding+0xc>
		return NULL;
    9096:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    9098:	4620      	mov	r0, r4
    909a:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    909c:	7803      	ldrb	r3, [r0, #0]
    909e:	2b00      	cmp	r3, #0
    90a0:	d0f9      	beq.n	9096 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    90a2:	4c0e      	ldr	r4, [pc, #56]	; (90dc <z_impl_device_get_binding+0x4c>)
    90a4:	4e0e      	ldr	r6, [pc, #56]	; (90e0 <z_impl_device_get_binding+0x50>)
    90a6:	42b4      	cmp	r4, r6
    90a8:	d108      	bne.n	90bc <z_impl_device_get_binding+0x2c>
	for (dev = __device_start; dev != __device_end; dev++) {
    90aa:	4c0c      	ldr	r4, [pc, #48]	; (90dc <z_impl_device_get_binding+0x4c>)
    90ac:	42b4      	cmp	r4, r6
    90ae:	d0f2      	beq.n	9096 <z_impl_device_get_binding+0x6>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    90b0:	4620      	mov	r0, r4
    90b2:	f002 fe96 	bl	bde2 <z_device_is_ready>
    90b6:	b950      	cbnz	r0, 90ce <z_impl_device_get_binding+0x3e>
	for (dev = __device_start; dev != __device_end; dev++) {
    90b8:	3418      	adds	r4, #24
    90ba:	e7f7      	b.n	90ac <z_impl_device_get_binding+0x1c>
		if (z_device_is_ready(dev) && (dev->name == name)) {
    90bc:	4620      	mov	r0, r4
    90be:	f002 fe90 	bl	bde2 <z_device_is_ready>
    90c2:	b110      	cbz	r0, 90ca <z_impl_device_get_binding+0x3a>
    90c4:	6823      	ldr	r3, [r4, #0]
    90c6:	42ab      	cmp	r3, r5
    90c8:	d0e6      	beq.n	9098 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    90ca:	3418      	adds	r4, #24
    90cc:	e7eb      	b.n	90a6 <z_impl_device_get_binding+0x16>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    90ce:	6821      	ldr	r1, [r4, #0]
    90d0:	4628      	mov	r0, r5
    90d2:	f002 f9f0 	bl	b4b6 <strcmp>
    90d6:	2800      	cmp	r0, #0
    90d8:	d1ee      	bne.n	90b8 <z_impl_device_get_binding+0x28>
    90da:	e7dd      	b.n	9098 <z_impl_device_get_binding+0x8>
    90dc:	0000c52c 	.word	0x0000c52c
    90e0:	0000c5d4 	.word	0x0000c5d4

000090e4 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    90e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    90e8:	b086      	sub	sp, #24
    90ea:	4605      	mov	r5, r0
    90ec:	af00      	add	r7, sp, #0
    90ee:	460e      	mov	r6, r1
	__asm__ volatile(
    90f0:	f04f 0320 	mov.w	r3, #32
    90f4:	f3ef 8811 	mrs	r8, BASEPRI
    90f8:	f383 8812 	msr	BASEPRI_MAX, r3
    90fc:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    9100:	f000 fff2 	bl	a0e8 <z_impl_z_current_get>
    9104:	2d04      	cmp	r5, #4
    9106:	bf96      	itet	ls
    9108:	4b2c      	ldrls	r3, [pc, #176]	; (91bc <z_fatal_error+0xd8>)
    910a:	4b2d      	ldrhi	r3, [pc, #180]	; (91c0 <z_fatal_error+0xdc>)
    910c:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    9110:	492c      	ldr	r1, [pc, #176]	; (91c4 <z_fatal_error+0xe0>)
    9112:	46e9      	mov	r9, sp
    9114:	b08a      	sub	sp, #40	; 0x28
    9116:	466a      	mov	r2, sp
    9118:	f04f 0a00 	mov.w	sl, #0
    911c:	61d3      	str	r3, [r2, #28]
    911e:	2303      	movs	r3, #3
    9120:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    9124:	4b28      	ldr	r3, [pc, #160]	; (91c8 <z_fatal_error+0xe4>)
    9126:	f8c2 a020 	str.w	sl, [r2, #32]
    912a:	e9c2 1505 	strd	r1, r5, [r2, #20]
    912e:	4604      	mov	r4, r0
    9130:	f842 3f10 	str.w	r3, [r2, #16]!
    9134:	4825      	ldr	r0, [pc, #148]	; (91cc <z_fatal_error+0xe8>)
    9136:	4653      	mov	r3, sl
    9138:	f44f 5129 	mov.w	r1, #10816	; 0x2a40
    913c:	f002 f902 	bl	b344 <z_impl_z_log_msg2_static_create>
    9140:	46cd      	mov	sp, r9
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    9142:	b17e      	cbz	r6, 9164 <z_fatal_error+0x80>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    9144:	69f3      	ldr	r3, [r6, #28]
    9146:	f3c3 0308 	ubfx	r3, r3, #0, #9
    914a:	b15b      	cbz	r3, 9164 <z_fatal_error+0x80>
		LOG_ERR("Fault during interrupt handling\n");
    914c:	4b20      	ldr	r3, [pc, #128]	; (91d0 <z_fatal_error+0xec>)
    914e:	617b      	str	r3, [r7, #20]
    9150:	2302      	movs	r3, #2
    9152:	613b      	str	r3, [r7, #16]
    9154:	481d      	ldr	r0, [pc, #116]	; (91cc <z_fatal_error+0xe8>)
    9156:	4653      	mov	r3, sl
    9158:	f107 0210 	add.w	r2, r7, #16
    915c:	f44f 5182 	mov.w	r1, #4160	; 0x1040
    9160:	f002 f8f0 	bl	b344 <z_impl_z_log_msg2_static_create>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    9164:	b12c      	cbz	r4, 9172 <z_fatal_error+0x8e>
    9166:	4620      	mov	r0, r4
    9168:	f002 fe7b 	bl	be62 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    916c:	b108      	cbz	r0, 9172 <z_fatal_error+0x8e>
    916e:	7803      	ldrb	r3, [r0, #0]
    9170:	b903      	cbnz	r3, 9174 <z_fatal_error+0x90>
		thread_name = "unknown";
    9172:	4818      	ldr	r0, [pc, #96]	; (91d4 <z_fatal_error+0xf0>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    9174:	4b18      	ldr	r3, [pc, #96]	; (91d8 <z_fatal_error+0xf4>)
    9176:	46e9      	mov	r9, sp
    9178:	b08a      	sub	sp, #40	; 0x28
    917a:	466a      	mov	r2, sp
    917c:	e9c2 3405 	strd	r3, r4, [r2, #20]
    9180:	2303      	movs	r3, #3
    9182:	f882 3020 	strb.w	r3, [r2, #32]
    9186:	4b15      	ldr	r3, [pc, #84]	; (91dc <z_fatal_error+0xf8>)
    9188:	61d0      	str	r0, [r2, #28]
    918a:	f842 3f10 	str.w	r3, [r2, #16]!
    918e:	2300      	movs	r3, #0
    9190:	480e      	ldr	r0, [pc, #56]	; (91cc <z_fatal_error+0xe8>)
    9192:	f44f 5109 	mov.w	r1, #8768	; 0x2240
    9196:	f002 f8d5 	bl	b344 <z_impl_z_log_msg2_static_create>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    919a:	4631      	mov	r1, r6
    919c:	46cd      	mov	sp, r9
    919e:	4628      	mov	r0, r5
    91a0:	f7fd f974 	bl	648c <k_sys_fatal_error_handler>
	__asm__ volatile(
    91a4:	f388 8811 	msr	BASEPRI, r8
    91a8:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    91ac:	4620      	mov	r0, r4
    91ae:	f7fa fd27 	bl	3c00 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    91b2:	3718      	adds	r7, #24
    91b4:	46bd      	mov	sp, r7
    91b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    91ba:	bf00      	nop
    91bc:	0000cac4 	.word	0x0000cac4
    91c0:	0000ed17 	.word	0x0000ed17
    91c4:	0000ed2d 	.word	0x0000ed2d
    91c8:	01000005 	.word	0x01000005
    91cc:	0000c764 	.word	0x0000c764
    91d0:	0000ed55 	.word	0x0000ed55
    91d4:	0000ed25 	.word	0x0000ed25
    91d8:	0000ed76 	.word	0x0000ed76
    91dc:	01000004 	.word	0x01000004

000091e0 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    91e0:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    91e2:	4b0a      	ldr	r3, [pc, #40]	; (920c <bg_thread_main+0x2c>)
    91e4:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    91e6:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    91e8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    91ea:	f7ff ff31 	bl	9050 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    91ee:	f001 f9ef 	bl	a5d0 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    91f2:	2003      	movs	r0, #3
    91f4:	f7ff ff2c 	bl	9050 <z_sys_init_run_level>

	z_init_static_threads();
    91f8:	f000 f968 	bl	94cc <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    91fc:	f7f7 f994 	bl	528 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    9200:	4a03      	ldr	r2, [pc, #12]	; (9210 <bg_thread_main+0x30>)
    9202:	7b13      	ldrb	r3, [r2, #12]
    9204:	f023 0301 	bic.w	r3, r3, #1
    9208:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    920a:	bd08      	pop	{r3, pc}
    920c:	20001f63 	.word	0x20001f63
    9210:	200009e8 	.word	0x200009e8

00009214 <z_bss_zero>:
{
    9214:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    9216:	4803      	ldr	r0, [pc, #12]	; (9224 <z_bss_zero+0x10>)
    9218:	4a03      	ldr	r2, [pc, #12]	; (9228 <z_bss_zero+0x14>)
    921a:	2100      	movs	r1, #0
    921c:	1a12      	subs	r2, r2, r0
    921e:	f002 fdea 	bl	bdf6 <z_early_memset>
}
    9222:	bd08      	pop	{r3, pc}
    9224:	20000260 	.word	0x20000260
    9228:	20001f64 	.word	0x20001f64

0000922c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    922c:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    922e:	2300      	movs	r3, #0
{
    9230:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    9232:	2201      	movs	r2, #1
    9234:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    9238:	4e13      	ldr	r6, [pc, #76]	; (9288 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    923a:	4d14      	ldr	r5, [pc, #80]	; (928c <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    923c:	9301      	str	r3, [sp, #4]
    923e:	220f      	movs	r2, #15
    9240:	e9cd 3202 	strd	r3, r2, [sp, #8]
    9244:	4912      	ldr	r1, [pc, #72]	; (9290 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    9246:	2318      	movs	r3, #24
    9248:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    924c:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    9250:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    9252:	f44f 7090 	mov.w	r0, #288	; 0x120
    9256:	fb00 1104 	mla	r1, r0, r4, r1
    925a:	4b0e      	ldr	r3, [pc, #56]	; (9294 <z_init_cpu+0x68>)
    925c:	9500      	str	r5, [sp, #0]
    925e:	f44f 7280 	mov.w	r2, #256	; 0x100
    9262:	4630      	mov	r0, r6
    9264:	f000 f8d4 	bl	9410 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    9268:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    926a:	480b      	ldr	r0, [pc, #44]	; (9298 <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
    926c:	752c      	strb	r4, [r5, #20]
    926e:	f023 0304 	bic.w	r3, r3, #4
    9272:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    9274:	f44f 6302 	mov.w	r3, #2080	; 0x820
    9278:	fb03 0404 	mla	r4, r3, r4, r0
    927c:	441c      	add	r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    927e:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
    9280:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    9282:	b006      	add	sp, #24
    9284:	bd70      	pop	{r4, r5, r6, pc}
    9286:	bf00      	nop
    9288:	20000968 	.word	0x20000968
    928c:	20001ae0 	.word	0x20001ae0
    9290:	20002d00 	.word	0x20002d00
    9294:	00009585 	.word	0x00009585
    9298:	20002e20 	.word	0x20002e20

0000929c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    929c:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    929e:	4b2d      	ldr	r3, [pc, #180]	; (9354 <z_cstart+0xb8>)
    92a0:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    92a2:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    92a6:	4d2c      	ldr	r5, [pc, #176]	; (9358 <z_cstart+0xbc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    92a8:	4e2c      	ldr	r6, [pc, #176]	; (935c <z_cstart+0xc0>)
    92aa:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    92ac:	4f2c      	ldr	r7, [pc, #176]	; (9360 <z_cstart+0xc4>)
    92ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    92b2:	2400      	movs	r4, #0
    92b4:	616b      	str	r3, [r5, #20]
    92b6:	23e0      	movs	r3, #224	; 0xe0
    92b8:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    92bc:	77ec      	strb	r4, [r5, #31]
    92be:	762c      	strb	r4, [r5, #24]
    92c0:	766c      	strb	r4, [r5, #25]
    92c2:	76ac      	strb	r4, [r5, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    92c4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    92c6:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    92ca:	626b      	str	r3, [r5, #36]	; 0x24
    92cc:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    92d0:	f7fa fc0a 	bl	3ae8 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    92d4:	f7f9 ff96 	bl	3204 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    92d8:	f04f 33ff 	mov.w	r3, #4294967295
    92dc:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    92de:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    92e0:	f7fa fd5c 	bl	3d9c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    92e4:	f7fa fca2 	bl	3c2c <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    92e8:	f7f8 fb14 	bl	1914 <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
    92ec:	f240 1301 	movw	r3, #257	; 0x101
    92f0:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    92f4:	ab06      	add	r3, sp, #24
    92f6:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    92f8:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
    92fc:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    92fe:	f002 fd6f 	bl	bde0 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    9302:	4620      	mov	r0, r4
    9304:	f7ff fea4 	bl	9050 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    9308:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    930a:	4d16      	ldr	r5, [pc, #88]	; (9364 <z_cstart+0xc8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    930c:	f7ff fea0 	bl	9050 <z_sys_init_run_level>
	z_sched_init();
    9310:	f000 fe3c 	bl	9f8c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    9314:	4b14      	ldr	r3, [pc, #80]	; (9368 <z_cstart+0xcc>)
	_kernel.ready_q.cache = &z_main_thread;
    9316:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    9318:	9305      	str	r3, [sp, #20]
    931a:	2301      	movs	r3, #1
    931c:	4913      	ldr	r1, [pc, #76]	; (936c <z_cstart+0xd0>)
    931e:	9400      	str	r4, [sp, #0]
    9320:	e9cd 4303 	strd	r4, r3, [sp, #12]
    9324:	f44f 6280 	mov.w	r2, #1024	; 0x400
    9328:	463b      	mov	r3, r7
    932a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    932e:	4628      	mov	r0, r5
    9330:	f000 f86e 	bl	9410 <z_setup_new_thread>
    9334:	7b6a      	ldrb	r2, [r5, #13]
    9336:	4606      	mov	r6, r0
    9338:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    933c:	4628      	mov	r0, r5
    933e:	736a      	strb	r2, [r5, #13]
    9340:	f002 fee6 	bl	c110 <z_ready_thread>
	z_init_cpu(0);
    9344:	4620      	mov	r0, r4
    9346:	f7ff ff71 	bl	922c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    934a:	463a      	mov	r2, r7
    934c:	4631      	mov	r1, r6
    934e:	4628      	mov	r0, r5
    9350:	f7fa f8d4 	bl	34fc <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    9354:	20003640 	.word	0x20003640
    9358:	e000ed00 	.word	0xe000ed00
    935c:	20001ae0 	.word	0x20001ae0
    9360:	000091e1 	.word	0x000091e1
    9364:	200009e8 	.word	0x200009e8
    9368:	0000edd8 	.word	0x0000edd8
    936c:	200028e0 	.word	0x200028e0

00009370 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    9370:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    9372:	4b0e      	ldr	r3, [pc, #56]	; (93ac <init_mem_slab_module+0x3c>)
    9374:	4c0e      	ldr	r4, [pc, #56]	; (93b0 <init_mem_slab_module+0x40>)
    9376:	42a3      	cmp	r3, r4
    9378:	d301      	bcc.n	937e <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    937a:	2000      	movs	r0, #0
	return rc;
}
    937c:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    937e:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    9382:	ea41 0200 	orr.w	r2, r1, r0
    9386:	f012 0203 	ands.w	r2, r2, #3
    938a:	d10b      	bne.n	93a4 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    938c:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    938e:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    9390:	42aa      	cmp	r2, r5
    9392:	d101      	bne.n	9398 <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    9394:	331c      	adds	r3, #28
    9396:	e7ee      	b.n	9376 <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    9398:	695e      	ldr	r6, [r3, #20]
    939a:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    939c:	3201      	adds	r2, #1
		slab->free_list = p;
    939e:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    93a0:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    93a2:	e7f5      	b.n	9390 <init_mem_slab_module+0x20>
	return rc;
    93a4:	f06f 0015 	mvn.w	r0, #21
    93a8:	e7e8      	b.n	937c <init_mem_slab_module+0xc>
    93aa:	bf00      	nop
    93ac:	20000150 	.word	0x20000150
    93b0:	2000016c 	.word	0x2000016c

000093b4 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    93b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    93b6:	460c      	mov	r4, r1
	__asm__ volatile(
    93b8:	f04f 0520 	mov.w	r5, #32
    93bc:	f3ef 8111 	mrs	r1, BASEPRI
    93c0:	f385 8812 	msr	BASEPRI_MAX, r5
    93c4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    93c8:	6945      	ldr	r5, [r0, #20]
    93ca:	b15d      	cbz	r5, 93e4 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
    93cc:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    93ce:	682b      	ldr	r3, [r5, #0]
    93d0:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    93d2:	6983      	ldr	r3, [r0, #24]
    93d4:	3301      	adds	r3, #1
    93d6:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    93d8:	2000      	movs	r0, #0
	__asm__ volatile(
    93da:	f381 8811 	msr	BASEPRI, r1
    93de:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    93e2:	e011      	b.n	9408 <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    93e4:	ea52 0c03 	orrs.w	ip, r2, r3
    93e8:	d103      	bne.n	93f2 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
    93ea:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
    93ec:	f06f 000b 	mvn.w	r0, #11
    93f0:	e7f3      	b.n	93da <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    93f2:	e9cd 2300 	strd	r2, r3, [sp]
    93f6:	4602      	mov	r2, r0
    93f8:	3008      	adds	r0, #8
    93fa:	f000 fd1d 	bl	9e38 <z_pend_curr>
		if (result == 0) {
    93fe:	b918      	cbnz	r0, 9408 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    9400:	4b02      	ldr	r3, [pc, #8]	; (940c <k_mem_slab_alloc+0x58>)
    9402:	689b      	ldr	r3, [r3, #8]
    9404:	695b      	ldr	r3, [r3, #20]
    9406:	6023      	str	r3, [r4, #0]
}
    9408:	b003      	add	sp, #12
    940a:	bd30      	pop	{r4, r5, pc}
    940c:	20001ae0 	.word	0x20001ae0

00009410 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    9410:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    9414:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    9416:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    9418:	2604      	movs	r6, #4
    941a:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    941c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    941e:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    9420:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    9424:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    9426:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    9428:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    942c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    942e:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    9430:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    9434:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    9436:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    943a:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    943e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    9440:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    9442:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    9444:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    9448:	9202      	str	r2, [sp, #8]
    944a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    944c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    944e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    9450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9452:	9200      	str	r2, [sp, #0]
    9454:	4642      	mov	r2, r8
{
    9456:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    9458:	f7fa f81e 	bl	3498 <arch_new_thread>
	if (!_current) {
    945c:	4b04      	ldr	r3, [pc, #16]	; (9470 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    945e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    9460:	689b      	ldr	r3, [r3, #8]
    9462:	b103      	cbz	r3, 9466 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    9464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    9466:	6723      	str	r3, [r4, #112]	; 0x70
}
    9468:	4640      	mov	r0, r8
    946a:	b004      	add	sp, #16
    946c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9470:	20001ae0 	.word	0x20001ae0

00009474 <z_impl_k_thread_create>:
{
    9474:	b5f0      	push	{r4, r5, r6, r7, lr}
    9476:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    9478:	2700      	movs	r7, #0
    947a:	9705      	str	r7, [sp, #20]
    947c:	9f10      	ldr	r7, [sp, #64]	; 0x40
    947e:	9704      	str	r7, [sp, #16]
    9480:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    9482:	9703      	str	r7, [sp, #12]
    9484:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    9486:	9702      	str	r7, [sp, #8]
{
    9488:	e9dd 6512 	ldrd	r6, r5, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    948c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    948e:	9701      	str	r7, [sp, #4]
    9490:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    9492:	9700      	str	r7, [sp, #0]
{
    9494:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    9496:	f7ff ffbb 	bl	9410 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    949a:	f1b5 3fff 	cmp.w	r5, #4294967295
    949e:	bf08      	it	eq
    94a0:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    94a4:	d005      	beq.n	94b2 <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    94a6:	ea55 0306 	orrs.w	r3, r5, r6
    94aa:	d105      	bne.n	94b8 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
    94ac:	4620      	mov	r0, r4
    94ae:	f000 fc67 	bl	9d80 <z_sched_start>
}
    94b2:	4620      	mov	r0, r4
    94b4:	b007      	add	sp, #28
    94b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    94b8:	4903      	ldr	r1, [pc, #12]	; (94c8 <z_impl_k_thread_create+0x54>)
    94ba:	4632      	mov	r2, r6
    94bc:	462b      	mov	r3, r5
    94be:	f104 0018 	add.w	r0, r4, #24
    94c2:	f000 fedf 	bl	a284 <z_add_timeout>
    94c6:	e7f4      	b.n	94b2 <z_impl_k_thread_create+0x3e>
    94c8:	0000c131 	.word	0x0000c131

000094cc <z_init_static_threads>:
{
    94cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    94d0:	4c29      	ldr	r4, [pc, #164]	; (9578 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    94d2:	4d2a      	ldr	r5, [pc, #168]	; (957c <z_init_static_threads+0xb0>)
{
    94d4:	b087      	sub	sp, #28
    94d6:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    94d8:	42ae      	cmp	r6, r5
    94da:	f104 0430 	add.w	r4, r4, #48	; 0x30
    94de:	d30f      	bcc.n	9500 <z_init_static_threads+0x34>
	k_sched_lock();
    94e0:	f000 fb68 	bl	9bb4 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    94e4:	4c24      	ldr	r4, [pc, #144]	; (9578 <z_init_static_threads+0xac>)
    94e6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 9580 <z_init_static_threads+0xb4>
    94ea:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    94ee:	f240 37e7 	movw	r7, #999	; 0x3e7
    94f2:	42ac      	cmp	r4, r5
    94f4:	d320      	bcc.n	9538 <z_init_static_threads+0x6c>
}
    94f6:	b007      	add	sp, #28
    94f8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    94fc:	f000 bd2a 	b.w	9f54 <k_sched_unlock>
		z_setup_new_thread(
    9500:	f854 3c04 	ldr.w	r3, [r4, #-4]
    9504:	9305      	str	r3, [sp, #20]
    9506:	f854 3c10 	ldr.w	r3, [r4, #-16]
    950a:	9304      	str	r3, [sp, #16]
    950c:	f854 3c14 	ldr.w	r3, [r4, #-20]
    9510:	9303      	str	r3, [sp, #12]
    9512:	f854 3c18 	ldr.w	r3, [r4, #-24]
    9516:	9302      	str	r3, [sp, #8]
    9518:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    951c:	9301      	str	r3, [sp, #4]
    951e:	f854 3c20 	ldr.w	r3, [r4, #-32]
    9522:	9300      	str	r3, [sp, #0]
    9524:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    9528:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    952c:	f7ff ff70 	bl	9410 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    9530:	f854 3c30 	ldr.w	r3, [r4, #-48]
    9534:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    9536:	e7ce      	b.n	94d6 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    9538:	6a63      	ldr	r3, [r4, #36]	; 0x24
    953a:	1c5a      	adds	r2, r3, #1
    953c:	d00d      	beq.n	955a <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    953e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    9542:	2100      	movs	r1, #0
    9544:	4638      	mov	r0, r7
    9546:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    954a:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    954e:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    9552:	d104      	bne.n	955e <z_init_static_threads+0x92>
	z_sched_start(thread);
    9554:	4640      	mov	r0, r8
    9556:	f000 fc13 	bl	9d80 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    955a:	3430      	adds	r4, #48	; 0x30
    955c:	e7c9      	b.n	94f2 <z_init_static_threads+0x26>
    955e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    9562:	2300      	movs	r3, #0
    9564:	f7f6 fdbc 	bl	e0 <__aeabi_uldivmod>
    9568:	4602      	mov	r2, r0
    956a:	460b      	mov	r3, r1
    956c:	f108 0018 	add.w	r0, r8, #24
    9570:	4649      	mov	r1, r9
    9572:	f000 fe87 	bl	a284 <z_add_timeout>
    9576:	e7f0      	b.n	955a <z_init_static_threads+0x8e>
    9578:	20000118 	.word	0x20000118
    957c:	20000118 	.word	0x20000118
    9580:	0000c131 	.word	0x0000c131

00009584 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    9584:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    9586:	4c0b      	ldr	r4, [pc, #44]	; (95b4 <idle+0x30>)
	return !z_sys_post_kernel;
    9588:	4d0b      	ldr	r5, [pc, #44]	; (95b8 <idle+0x34>)
	__asm__ volatile(
    958a:	f04f 0220 	mov.w	r2, #32
    958e:	f3ef 8311 	mrs	r3, BASEPRI
    9592:	f382 8812 	msr	BASEPRI_MAX, r2
    9596:	f3bf 8f6f 	isb	sy
    959a:	f002 fe85 	bl	c2a8 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    959e:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    95a0:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    95a2:	b913      	cbnz	r3, 95aa <idle+0x26>
	arch_cpu_idle();
    95a4:	f7f9 fe34 	bl	3210 <arch_cpu_idle>
}
    95a8:	e7ef      	b.n	958a <idle+0x6>
    95aa:	f7f9 fd51 	bl	3050 <pm_system_suspend>
    95ae:	2800      	cmp	r0, #0
    95b0:	d1eb      	bne.n	958a <idle+0x6>
    95b2:	e7f7      	b.n	95a4 <idle+0x20>
    95b4:	20001ae0 	.word	0x20001ae0
    95b8:	20001f63 	.word	0x20001f63

000095bc <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    95bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    95c0:	4604      	mov	r4, r0
    95c2:	4617      	mov	r7, r2
    95c4:	461e      	mov	r6, r3
    95c6:	f04f 0320 	mov.w	r3, #32
    95ca:	f3ef 8811 	mrs	r8, BASEPRI
    95ce:	f383 8812 	msr	BASEPRI_MAX, r3
    95d2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    95d6:	68c3      	ldr	r3, [r0, #12]
    95d8:	4a32      	ldr	r2, [pc, #200]	; (96a4 <z_impl_k_mutex_lock+0xe8>)
    95da:	b16b      	cbz	r3, 95f8 <z_impl_k_mutex_lock+0x3c>
    95dc:	6880      	ldr	r0, [r0, #8]
    95de:	6891      	ldr	r1, [r2, #8]
    95e0:	4288      	cmp	r0, r1
    95e2:	d019      	beq.n	9618 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    95e4:	ea57 0306 	orrs.w	r3, r7, r6
    95e8:	d118      	bne.n	961c <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    95ea:	f388 8811 	msr	BASEPRI, r8
    95ee:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    95f2:	f06f 000f 	mvn.w	r0, #15
    95f6:	e00c      	b.n	9612 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    95f8:	6891      	ldr	r1, [r2, #8]
    95fa:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    95fe:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    9600:	3301      	adds	r3, #1
    9602:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    9604:	6893      	ldr	r3, [r2, #8]
    9606:	60a3      	str	r3, [r4, #8]
    9608:	f388 8811 	msr	BASEPRI, r8
    960c:	f3bf 8f6f 	isb	sy
		return 0;
    9610:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    9612:	b002      	add	sp, #8
    9614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    9618:	6921      	ldr	r1, [r4, #16]
    961a:	e7f0      	b.n	95fe <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    961c:	f991 100e 	ldrsb.w	r1, [r1, #14]
    9620:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    9624:	4299      	cmp	r1, r3
    9626:	bfa8      	it	ge
    9628:	4619      	movge	r1, r3
    962a:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    962e:	4291      	cmp	r1, r2
    9630:	bfb8      	it	lt
    9632:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    9634:	428b      	cmp	r3, r1
    9636:	dd2e      	ble.n	9696 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
    9638:	f002 fc1e 	bl	be78 <adjust_owner_prio.isra.0>
    963c:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    963e:	e9cd 7600 	strd	r7, r6, [sp]
    9642:	4819      	ldr	r0, [pc, #100]	; (96a8 <z_impl_k_mutex_lock+0xec>)
    9644:	4622      	mov	r2, r4
    9646:	4641      	mov	r1, r8
    9648:	f000 fbf6 	bl	9e38 <z_pend_curr>
	if (got_mutex == 0) {
    964c:	2800      	cmp	r0, #0
    964e:	d0e0      	beq.n	9612 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    9650:	f04f 0320 	mov.w	r3, #32
    9654:	f3ef 8611 	mrs	r6, BASEPRI
    9658:	f383 8812 	msr	BASEPRI_MAX, r3
    965c:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    9660:	6823      	ldr	r3, [r4, #0]
    9662:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9664:	429c      	cmp	r4, r3
    9666:	d00a      	beq.n	967e <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    9668:	b14b      	cbz	r3, 967e <z_impl_k_mutex_lock+0xc2>
    966a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    966e:	4299      	cmp	r1, r3
    9670:	bfa8      	it	ge
    9672:	4619      	movge	r1, r3
    9674:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    9678:	4299      	cmp	r1, r3
    967a:	bfb8      	it	lt
    967c:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    967e:	68a0      	ldr	r0, [r4, #8]
    9680:	f002 fbfa 	bl	be78 <adjust_owner_prio.isra.0>
    9684:	b900      	cbnz	r0, 9688 <z_impl_k_mutex_lock+0xcc>
	if (resched) {
    9686:	b145      	cbz	r5, 969a <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    9688:	4807      	ldr	r0, [pc, #28]	; (96a8 <z_impl_k_mutex_lock+0xec>)
    968a:	4631      	mov	r1, r6
    968c:	f000 fa80 	bl	9b90 <z_reschedule>
	return -EAGAIN;
    9690:	f06f 000a 	mvn.w	r0, #10
    9694:	e7bd      	b.n	9612 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    9696:	2500      	movs	r5, #0
    9698:	e7d1      	b.n	963e <z_impl_k_mutex_lock+0x82>
	__asm__ volatile(
    969a:	f386 8811 	msr	BASEPRI, r6
    969e:	f3bf 8f6f 	isb	sy
    96a2:	e7f5      	b.n	9690 <z_impl_k_mutex_lock+0xd4>
    96a4:	20001ae0 	.word	0x20001ae0
    96a8:	20001f64 	.word	0x20001f64

000096ac <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    96ac:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    96ae:	6883      	ldr	r3, [r0, #8]
{
    96b0:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    96b2:	2b00      	cmp	r3, #0
    96b4:	d032      	beq.n	971c <z_impl_k_mutex_unlock+0x70>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    96b6:	4a1c      	ldr	r2, [pc, #112]	; (9728 <z_impl_k_mutex_unlock+0x7c>)
    96b8:	6892      	ldr	r2, [r2, #8]
    96ba:	4293      	cmp	r3, r2
    96bc:	d131      	bne.n	9722 <z_impl_k_mutex_unlock+0x76>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    96be:	7bda      	ldrb	r2, [r3, #15]
    96c0:	3a01      	subs	r2, #1
    96c2:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    96c4:	68c3      	ldr	r3, [r0, #12]
    96c6:	2b01      	cmp	r3, #1
    96c8:	d905      	bls.n	96d6 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    96ca:	3b01      	subs	r3, #1
    96cc:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    96ce:	f000 fc41 	bl	9f54 <k_sched_unlock>

	return 0;
    96d2:	2000      	movs	r0, #0
}
    96d4:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    96d6:	f04f 0320 	mov.w	r3, #32
    96da:	f3ef 8511 	mrs	r5, BASEPRI
    96de:	f383 8812 	msr	BASEPRI_MAX, r3
    96e2:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    96e6:	6901      	ldr	r1, [r0, #16]
    96e8:	6880      	ldr	r0, [r0, #8]
    96ea:	f002 fbc5 	bl	be78 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    96ee:	4620      	mov	r0, r4
    96f0:	f002 fd7f 	bl	c1f2 <z_unpend_first_thread>
	mutex->owner = new_owner;
    96f4:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    96f6:	b158      	cbz	r0, 9710 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    96f8:	f990 200e 	ldrsb.w	r2, [r0, #14]
    96fc:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    96fe:	2200      	movs	r2, #0
    9700:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    9702:	f002 fd05 	bl	c110 <z_ready_thread>
		z_reschedule(&lock, key);
    9706:	4809      	ldr	r0, [pc, #36]	; (972c <z_impl_k_mutex_unlock+0x80>)
    9708:	4629      	mov	r1, r5
    970a:	f000 fa41 	bl	9b90 <z_reschedule>
    970e:	e7de      	b.n	96ce <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    9710:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    9712:	f385 8811 	msr	BASEPRI, r5
    9716:	f3bf 8f6f 	isb	sy
    971a:	e7d8      	b.n	96ce <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    971c:	f06f 0015 	mvn.w	r0, #21
    9720:	e7d8      	b.n	96d4 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    9722:	f04f 30ff 	mov.w	r0, #4294967295
    9726:	e7d5      	b.n	96d4 <z_impl_k_mutex_unlock+0x28>
    9728:	20001ae0 	.word	0x20001ae0
    972c:	20001f64 	.word	0x20001f64

00009730 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
    9730:	b537      	push	{r0, r1, r2, r4, r5, lr}
    9732:	4611      	mov	r1, r2
	__asm__ volatile(
    9734:	f04f 0220 	mov.w	r2, #32
    9738:	f3ef 8511 	mrs	r5, BASEPRI
    973c:	f382 8812 	msr	BASEPRI_MAX, r2
    9740:	f3bf 8f6f 	isb	sy
    9744:	6804      	ldr	r4, [r0, #0]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
    9746:	b19c      	cbz	r4, 9770 <z_impl_k_queue_get+0x40>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    9748:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    974a:	6842      	ldr	r2, [r0, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    974c:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    9750:	4294      	cmp	r4, r2
	list->head = node;
    9752:	6003      	str	r3, [r0, #0]
	list->tail = node;
    9754:	bf08      	it	eq
    9756:	6043      	streq	r3, [r0, #4]
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
    9758:	2101      	movs	r1, #1
    975a:	4620      	mov	r0, r4
    975c:	f002 fbfb 	bl	bf56 <z_queue_node_peek>
    9760:	4604      	mov	r4, r0
	__asm__ volatile(
    9762:	f385 8811 	msr	BASEPRI, r5
    9766:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
    976a:	4620      	mov	r0, r4
    976c:	b003      	add	sp, #12
    976e:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    9770:	ea51 0203 	orrs.w	r2, r1, r3
    9774:	d0f5      	beq.n	9762 <z_impl_k_queue_get+0x32>
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    9776:	f100 0208 	add.w	r2, r0, #8
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
    977a:	e9cd 1300 	strd	r1, r3, [sp]
    977e:	4610      	mov	r0, r2
    9780:	4629      	mov	r1, r5
    9782:	f000 fb59 	bl	9e38 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
    9786:	2800      	cmp	r0, #0
    9788:	d1ef      	bne.n	976a <z_impl_k_queue_get+0x3a>
    978a:	4b02      	ldr	r3, [pc, #8]	; (9794 <z_impl_k_queue_get+0x64>)
    978c:	689b      	ldr	r3, [r3, #8]
    978e:	695c      	ldr	r4, [r3, #20]
    9790:	e7eb      	b.n	976a <z_impl_k_queue_get+0x3a>
    9792:	bf00      	nop
    9794:	20001ae0 	.word	0x20001ae0

00009798 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    9798:	b538      	push	{r3, r4, r5, lr}
    979a:	4604      	mov	r4, r0
	__asm__ volatile(
    979c:	f04f 0320 	mov.w	r3, #32
    97a0:	f3ef 8511 	mrs	r5, BASEPRI
    97a4:	f383 8812 	msr	BASEPRI_MAX, r3
    97a8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    97ac:	f002 fd21 	bl	c1f2 <z_unpend_first_thread>

	if (thread != NULL) {
    97b0:	b148      	cbz	r0, 97c6 <z_impl_k_sem_give+0x2e>
    97b2:	2200      	movs	r2, #0
    97b4:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    97b6:	f002 fcab 	bl	c110 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    97ba:	4629      	mov	r1, r5
    97bc:	4805      	ldr	r0, [pc, #20]	; (97d4 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    97be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    97c2:	f000 b9e5 	b.w	9b90 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    97c6:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    97ca:	429a      	cmp	r2, r3
    97cc:	bf18      	it	ne
    97ce:	3301      	addne	r3, #1
    97d0:	60a3      	str	r3, [r4, #8]
}
    97d2:	e7f2      	b.n	97ba <z_impl_k_sem_give+0x22>
    97d4:	20001f64 	.word	0x20001f64

000097d8 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    97d8:	b513      	push	{r0, r1, r4, lr}
    97da:	f04f 0420 	mov.w	r4, #32
    97de:	f3ef 8111 	mrs	r1, BASEPRI
    97e2:	f384 8812 	msr	BASEPRI_MAX, r4
    97e6:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    97ea:	6884      	ldr	r4, [r0, #8]
    97ec:	b144      	cbz	r4, 9800 <z_impl_k_sem_take+0x28>
		sem->count--;
    97ee:	3c01      	subs	r4, #1
    97f0:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    97f2:	f381 8811 	msr	BASEPRI, r1
    97f6:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    97fa:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    97fc:	b002      	add	sp, #8
    97fe:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    9800:	ea52 0403 	orrs.w	r4, r2, r3
    9804:	d106      	bne.n	9814 <z_impl_k_sem_take+0x3c>
    9806:	f381 8811 	msr	BASEPRI, r1
    980a:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    980e:	f06f 000f 	mvn.w	r0, #15
    9812:	e7f3      	b.n	97fc <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    9814:	e9cd 2300 	strd	r2, r3, [sp]
    9818:	4602      	mov	r2, r0
    981a:	4802      	ldr	r0, [pc, #8]	; (9824 <z_impl_k_sem_take+0x4c>)
    981c:	f000 fb0c 	bl	9e38 <z_pend_curr>
	return ret;
    9820:	e7ec      	b.n	97fc <z_impl_k_sem_take+0x24>
    9822:	bf00      	nop
    9824:	20001f64 	.word	0x20001f64

00009828 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    9828:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    982a:	4b09      	ldr	r3, [pc, #36]	; (9850 <k_sys_work_q_init+0x28>)
    982c:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    982e:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    9830:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    9832:	9300      	str	r3, [sp, #0]
    9834:	4907      	ldr	r1, [pc, #28]	; (9854 <k_sys_work_q_init+0x2c>)
    9836:	4808      	ldr	r0, [pc, #32]	; (9858 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    9838:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    983c:	f04f 33ff 	mov.w	r3, #4294967295
    9840:	f44f 6280 	mov.w	r2, #1024	; 0x400
    9844:	f000 f8f6 	bl	9a34 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    9848:	4620      	mov	r0, r4
    984a:	b004      	add	sp, #16
    984c:	bd10      	pop	{r4, pc}
    984e:	bf00      	nop
    9850:	0000ede0 	.word	0x0000ede0
    9854:	20003640 	.word	0x20003640
    9858:	20000a68 	.word	0x20000a68

0000985c <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    985c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return list->head;
    9860:	4e47      	ldr	r6, [pc, #284]	; (9980 <work_queue_main+0x124>)
    9862:	b085      	sub	sp, #20
    9864:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
    9866:	f04f 38ff 	mov.w	r8, #4294967295
    986a:	f04f 39ff 	mov.w	r9, #4294967295
	__asm__ volatile(
    986e:	f04f 0320 	mov.w	r3, #32
    9872:	f3ef 8711 	mrs	r7, BASEPRI
    9876:	f383 8812 	msr	BASEPRI_MAX, r3
    987a:	f3bf 8f6f 	isb	sy
    987e:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    9882:	b98d      	cbnz	r5, 98a8 <work_queue_main+0x4c>
		} else if (flag_test_and_clear(&queue->flags,
    9884:	2102      	movs	r1, #2
    9886:	f104 0098 	add.w	r0, r4, #152	; 0x98
    988a:	f002 fb87 	bl	bf9c <flag_test_and_clear>
    988e:	2800      	cmp	r0, #0
    9890:	d135      	bne.n	98fe <work_queue_main+0xa2>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
    9892:	2300      	movs	r3, #0
    9894:	e9cd 8900 	strd	r8, r9, [sp]
    9898:	9302      	str	r3, [sp, #8]
    989a:	f104 0288 	add.w	r2, r4, #136	; 0x88
    989e:	4639      	mov	r1, r7
    98a0:	4838      	ldr	r0, [pc, #224]	; (9984 <work_queue_main+0x128>)
    98a2:	f000 fc79 	bl	a198 <z_sched_wait>
			continue;
    98a6:	e7e2      	b.n	986e <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    98a8:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
	return node->next;
    98ac:	682b      	ldr	r3, [r5, #0]
	list->head = node;
    98ae:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    98b2:	4295      	cmp	r5, r2
    98b4:	d101      	bne.n	98ba <work_queue_main+0x5e>
	list->tail = node;
    98b6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    98ba:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    98be:	f043 0302 	orr.w	r3, r3, #2
    98c2:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    98c6:	68eb      	ldr	r3, [r5, #12]
    98c8:	f023 0304 	bic.w	r3, r3, #4
    98cc:	f043 0301 	orr.w	r3, r3, #1
    98d0:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
    98d2:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
    98d4:	f387 8811 	msr	BASEPRI, r7
    98d8:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
    98dc:	4628      	mov	r0, r5
    98de:	4798      	blx	r3
	__asm__ volatile(
    98e0:	f04f 0320 	mov.w	r3, #32
    98e4:	f3ef 8b11 	mrs	fp, BASEPRI
    98e8:	f383 8812 	msr	BASEPRI_MAX, r3
    98ec:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
    98f0:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    98f2:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    98f4:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    98f8:	d40b      	bmi.n	9912 <work_queue_main+0xb6>
	*flagp &= ~BIT(bit);
    98fa:	60ea      	str	r2, [r5, #12]
    98fc:	e00e      	b.n	991c <work_queue_main+0xc0>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    98fe:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    9902:	2200      	movs	r2, #0
    9904:	2101      	movs	r1, #1
    9906:	4628      	mov	r0, r5
    9908:	f002 fc9b 	bl	c242 <z_sched_wake>
    990c:	2800      	cmp	r0, #0
    990e:	d1f8      	bne.n	9902 <work_queue_main+0xa6>
    9910:	e7bf      	b.n	9892 <work_queue_main+0x36>
	return list->head;
    9912:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
    9914:	f023 0303 	bic.w	r3, r3, #3
    9918:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    991a:	b970      	cbnz	r0, 993a <work_queue_main+0xde>
	*flagp &= ~BIT(bit);
    991c:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    9920:	f023 0302 	bic.w	r3, r3, #2
    9924:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__asm__ volatile(
    9928:	f38b 8811 	msr	BASEPRI, fp
    992c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    9930:	05d8      	lsls	r0, r3, #23
    9932:	d49c      	bmi.n	986e <work_queue_main+0x12>
	z_impl_k_yield();
    9934:	f000 fb36 	bl	9fa4 <z_impl_k_yield>
}
    9938:	e799      	b.n	986e <work_queue_main+0x12>
	return node->next;
    993a:	2700      	movs	r7, #0
    993c:	f8d0 a000 	ldr.w	sl, [r0]
	parent->next = child;
    9940:	463b      	mov	r3, r7
		if (wc->work == work) {
    9942:	6842      	ldr	r2, [r0, #4]
    9944:	4295      	cmp	r5, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
    9946:	4601      	mov	r1, r0
		if (wc->work == work) {
    9948:	d10c      	bne.n	9964 <work_queue_main+0x108>
	return node->next;
    994a:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
    994c:	b997      	cbnz	r7, 9974 <work_queue_main+0x118>
    994e:	6872      	ldr	r2, [r6, #4]
	list->head = node;
    9950:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
    9952:	4282      	cmp	r2, r0
    9954:	d100      	bne.n	9958 <work_queue_main+0xfc>
	list->tail = node;
    9956:	6071      	str	r1, [r6, #4]
	parent->next = child;
    9958:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
    995c:	f7ff ff1c 	bl	9798 <z_impl_k_sem_give>
}
    9960:	4639      	mov	r1, r7
    9962:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    9964:	f1ba 0f00 	cmp.w	sl, #0
    9968:	d0d8      	beq.n	991c <work_queue_main+0xc0>
	return node->next;
    996a:	4650      	mov	r0, sl
    996c:	460f      	mov	r7, r1
    996e:	f8da a000 	ldr.w	sl, [sl]
    9972:	e7e6      	b.n	9942 <work_queue_main+0xe6>
	return list->tail;
    9974:	6872      	ldr	r2, [r6, #4]
	parent->next = child;
    9976:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    9978:	4290      	cmp	r0, r2
	list->tail = node;
    997a:	bf08      	it	eq
    997c:	6077      	streq	r7, [r6, #4]
}
    997e:	e7eb      	b.n	9958 <work_queue_main+0xfc>
    9980:	20001b08 	.word	0x20001b08
    9984:	20001f64 	.word	0x20001f64

00009988 <submit_to_queue_locked>:
{
    9988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
    998a:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    998c:	079a      	lsls	r2, r3, #30
{
    998e:	4604      	mov	r4, r0
    9990:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    9992:	f3c3 0540 	ubfx	r5, r3, #1, #1
    9996:	d41f      	bmi.n	99d8 <submit_to_queue_locked+0x50>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    9998:	075f      	lsls	r7, r3, #29
    999a:	d41f      	bmi.n	99dc <submit_to_queue_locked+0x54>
		if (*queuep == NULL) {
    999c:	680a      	ldr	r2, [r1, #0]
    999e:	b90a      	cbnz	r2, 99a4 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    99a0:	6882      	ldr	r2, [r0, #8]
    99a2:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    99a4:	07d8      	lsls	r0, r3, #31
			*queuep = work->queue;
    99a6:	bf44      	itt	mi
    99a8:	68a3      	ldrmi	r3, [r4, #8]
    99aa:	6033      	strmi	r3, [r6, #0]
		int rc = queue_submit_locked(*queuep, work);
    99ac:	6837      	ldr	r7, [r6, #0]
			ret = 2;
    99ae:	bf4c      	ite	mi
    99b0:	2502      	movmi	r5, #2
		ret = 1;
    99b2:	2501      	movpl	r5, #1
	if (queue == NULL) {
    99b4:	b37f      	cbz	r7, 9a16 <submit_to_queue_locked+0x8e>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    99b6:	4b1b      	ldr	r3, [pc, #108]	; (9a24 <submit_to_queue_locked+0x9c>)
    99b8:	689b      	ldr	r3, [r3, #8]
    99ba:	42bb      	cmp	r3, r7
    99bc:	d111      	bne.n	99e2 <submit_to_queue_locked+0x5a>
    99be:	f002 fa47 	bl	be50 <k_is_in_isr>
    99c2:	f080 0001 	eor.w	r0, r0, #1
    99c6:	b2c0      	uxtb	r0, r0
	return (*flagp & BIT(bit)) != 0U;
    99c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    99cc:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    99ce:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    99d2:	d523      	bpl.n	9a1c <submit_to_queue_locked+0x94>
	} else if (draining && !chained) {
    99d4:	b13a      	cbz	r2, 99e6 <submit_to_queue_locked+0x5e>
    99d6:	b940      	cbnz	r0, 99ea <submit_to_queue_locked+0x62>
		ret = -EBUSY;
    99d8:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    99dc:	2300      	movs	r3, #0
    99de:	6033      	str	r3, [r6, #0]
	return ret;
    99e0:	e013      	b.n	9a0a <submit_to_queue_locked+0x82>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    99e2:	2000      	movs	r0, #0
    99e4:	e7f0      	b.n	99c8 <submit_to_queue_locked+0x40>
	} else if (plugged && !draining) {
    99e6:	071b      	lsls	r3, r3, #28
    99e8:	d4f6      	bmi.n	99d8 <submit_to_queue_locked+0x50>
	parent->next = child;
    99ea:	2300      	movs	r3, #0
    99ec:	6023      	str	r3, [r4, #0]
	return list->tail;
    99ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
    99f2:	b963      	cbnz	r3, 9a0e <submit_to_queue_locked+0x86>
	list->head = node;
    99f4:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
    99f8:	4638      	mov	r0, r7
    99fa:	f002 fada 	bl	bfb2 <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
    99fe:	68e3      	ldr	r3, [r4, #12]
    9a00:	f043 0304 	orr.w	r3, r3, #4
    9a04:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    9a06:	6833      	ldr	r3, [r6, #0]
    9a08:	60a3      	str	r3, [r4, #8]
}
    9a0a:	4628      	mov	r0, r5
    9a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    9a0e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    9a10:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
    9a14:	e7f0      	b.n	99f8 <submit_to_queue_locked+0x70>
		return -EINVAL;
    9a16:	f06f 0515 	mvn.w	r5, #21
    9a1a:	e7df      	b.n	99dc <submit_to_queue_locked+0x54>
		ret = -ENODEV;
    9a1c:	f06f 0512 	mvn.w	r5, #18
    9a20:	e7dc      	b.n	99dc <submit_to_queue_locked+0x54>
    9a22:	bf00      	nop
    9a24:	20001ae0 	.word	0x20001ae0

00009a28 <k_work_submit>:
{
    9a28:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
    9a2a:	4801      	ldr	r0, [pc, #4]	; (9a30 <k_work_submit+0x8>)
    9a2c:	f002 baf0 	b.w	c010 <k_work_submit_to_queue>
    9a30:	20000a68 	.word	0x20000a68

00009a34 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    9a34:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a36:	b089      	sub	sp, #36	; 0x24
    9a38:	4604      	mov	r4, r0
	list->head = NULL;
    9a3a:	2000      	movs	r0, #0
	list->tail = NULL;
    9a3c:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
    9a40:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    9a42:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    9a46:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
    9a4a:	f104 0090 	add.w	r0, r4, #144	; 0x90
    9a4e:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    9a52:	b31d      	cbz	r5, 9a9c <k_work_queue_start+0x68>
    9a54:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    9a56:	2800      	cmp	r0, #0
    9a58:	f240 1001 	movw	r0, #257	; 0x101
    9a5c:	bf08      	it	eq
    9a5e:	2001      	moveq	r0, #1
	*flagp = flags;
    9a60:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    9a64:	2000      	movs	r0, #0
    9a66:	f04f 36ff 	mov.w	r6, #4294967295
    9a6a:	f04f 37ff 	mov.w	r7, #4294967295
    9a6e:	e9cd 3003 	strd	r3, r0, [sp, #12]
    9a72:	e9cd 0001 	strd	r0, r0, [sp, #4]
    9a76:	e9cd 6706 	strd	r6, r7, [sp, #24]
    9a7a:	4b09      	ldr	r3, [pc, #36]	; (9aa0 <k_work_queue_start+0x6c>)
    9a7c:	9400      	str	r4, [sp, #0]
    9a7e:	4620      	mov	r0, r4
    9a80:	f7ff fcf8 	bl	9474 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    9a84:	b125      	cbz	r5, 9a90 <k_work_queue_start+0x5c>
    9a86:	6829      	ldr	r1, [r5, #0]
    9a88:	b111      	cbz	r1, 9a90 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
    9a8a:	4620      	mov	r0, r4
    9a8c:	f002 f9e6 	bl	be5c <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    9a90:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    9a92:	b009      	add	sp, #36	; 0x24
    9a94:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    9a98:	f002 b9e5 	b.w	be66 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    9a9c:	2001      	movs	r0, #1
    9a9e:	e7df      	b.n	9a60 <k_work_queue_start+0x2c>
    9aa0:	0000985d 	.word	0x0000985d

00009aa4 <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
    9aa4:	b513      	push	{r0, r1, r4, lr}
    9aa6:	9001      	str	r0, [sp, #4]
    9aa8:	4608      	mov	r0, r1
	__asm__ volatile(
    9aaa:	f04f 0120 	mov.w	r1, #32
    9aae:	f3ef 8411 	mrs	r4, BASEPRI
    9ab2:	f381 8812 	msr	BASEPRI_MAX, r1
    9ab6:	f3bf 8f6f 	isb	sy
	return *flagp;
    9aba:	68c1      	ldr	r1, [r0, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
    9abc:	f011 0f0e 	tst.w	r1, #14
    9ac0:	d116      	bne.n	9af0 <k_work_schedule_for_queue+0x4c>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    9ac2:	ea53 0c02 	orrs.w	ip, r3, r2
    9ac6:	d108      	bne.n	9ada <k_work_schedule_for_queue+0x36>
		return submit_to_queue_locked(work, queuep);
    9ac8:	a901      	add	r1, sp, #4
    9aca:	f7ff ff5d 	bl	9988 <submit_to_queue_locked>
	__asm__ volatile(
    9ace:	f384 8811 	msr	BASEPRI, r4
    9ad2:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
    9ad6:	b002      	add	sp, #8
    9ad8:	bd10      	pop	{r4, pc}
	*flagp |= BIT(bit);
    9ada:	f041 0108 	orr.w	r1, r1, #8
    9ade:	60c1      	str	r1, [r0, #12]
	dwork->queue = *queuep;
    9ae0:	9901      	ldr	r1, [sp, #4]
    9ae2:	6281      	str	r1, [r0, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
    9ae4:	3010      	adds	r0, #16
    9ae6:	4903      	ldr	r1, [pc, #12]	; (9af4 <k_work_schedule_for_queue+0x50>)
    9ae8:	f000 fbcc 	bl	a284 <z_add_timeout>
	return ret;
    9aec:	2001      	movs	r0, #1
    9aee:	e7ee      	b.n	9ace <k_work_schedule_for_queue+0x2a>
	int ret = 0;
    9af0:	2000      	movs	r0, #0
    9af2:	e7ec      	b.n	9ace <k_work_schedule_for_queue+0x2a>
    9af4:	0000bfc1 	.word	0x0000bfc1

00009af8 <k_work_schedule>:

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
    9af8:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
    9afa:	4801      	ldr	r0, [pc, #4]	; (9b00 <k_work_schedule+0x8>)
    9afc:	f7ff bfd2 	b.w	9aa4 <k_work_schedule_for_queue>
    9b00:	20000a68 	.word	0x20000a68

00009b04 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    9b04:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    9b06:	4d07      	ldr	r5, [pc, #28]	; (9b24 <z_reset_time_slice+0x20>)
    9b08:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    9b0a:	b154      	cbz	r4, 9b22 <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    9b0c:	f7fc fcb4 	bl	6478 <sys_clock_elapsed>
    9b10:	4b05      	ldr	r3, [pc, #20]	; (9b28 <z_reset_time_slice+0x24>)
    9b12:	4404      	add	r4, r0
    9b14:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    9b16:	6828      	ldr	r0, [r5, #0]
    9b18:	2100      	movs	r1, #0
	}
}
    9b1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    9b1e:	f002 bbd3 	b.w	c2c8 <z_set_timeout_expiry>
}
    9b22:	bd38      	pop	{r3, r4, r5, pc}
    9b24:	20001b18 	.word	0x20001b18
    9b28:	20001ae0 	.word	0x20001ae0

00009b2c <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    9b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9b2e:	4604      	mov	r4, r0
    9b30:	460d      	mov	r5, r1
	__asm__ volatile(
    9b32:	f04f 0320 	mov.w	r3, #32
    9b36:	f3ef 8711 	mrs	r7, BASEPRI
    9b3a:	f383 8812 	msr	BASEPRI_MAX, r3
    9b3e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    9b42:	4e10      	ldr	r6, [pc, #64]	; (9b84 <k_sched_time_slice_set+0x58>)
    9b44:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    9b46:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    9b4a:	f240 30e7 	movw	r0, #999	; 0x3e7
    9b4e:	6131      	str	r1, [r6, #16]
    9b50:	2300      	movs	r3, #0
    9b52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    9b56:	fbe4 010c 	umlal	r0, r1, r4, ip
    9b5a:	f7f6 fac1 	bl	e0 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    9b5e:	2c00      	cmp	r4, #0
    9b60:	4b09      	ldr	r3, [pc, #36]	; (9b88 <k_sched_time_slice_set+0x5c>)
    9b62:	dc0a      	bgt.n	9b7a <k_sched_time_slice_set+0x4e>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
    9b64:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    9b66:	4b09      	ldr	r3, [pc, #36]	; (9b8c <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
    9b68:	68b0      	ldr	r0, [r6, #8]
		slice_max_prio = prio;
    9b6a:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    9b6c:	f7ff ffca 	bl	9b04 <z_reset_time_slice>
	__asm__ volatile(
    9b70:	f387 8811 	msr	BASEPRI, r7
    9b74:	f3bf 8f6f 	isb	sy
	}
}
    9b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_ticks = MAX(2, slice_ticks);
    9b7a:	2802      	cmp	r0, #2
    9b7c:	bfb8      	it	lt
    9b7e:	2002      	movlt	r0, #2
    9b80:	e7f0      	b.n	9b64 <k_sched_time_slice_set+0x38>
    9b82:	bf00      	nop
    9b84:	20001ae0 	.word	0x20001ae0
    9b88:	20001b18 	.word	0x20001b18
    9b8c:	20001b14 	.word	0x20001b14

00009b90 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9b90:	b949      	cbnz	r1, 9ba6 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9b92:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    9b96:	b930      	cbnz	r0, 9ba6 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    9b98:	4b05      	ldr	r3, [pc, #20]	; (9bb0 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    9b9a:	69da      	ldr	r2, [r3, #28]
    9b9c:	689b      	ldr	r3, [r3, #8]
    9b9e:	429a      	cmp	r2, r3
    9ba0:	d001      	beq.n	9ba6 <z_reschedule+0x16>
	ret = arch_swap(key);
    9ba2:	f7f9 bc25 	b.w	33f0 <arch_swap>
    9ba6:	f381 8811 	msr	BASEPRI, r1
    9baa:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    9bae:	4770      	bx	lr
    9bb0:	20001ae0 	.word	0x20001ae0

00009bb4 <k_sched_lock>:
	__asm__ volatile(
    9bb4:	f04f 0320 	mov.w	r3, #32
    9bb8:	f3ef 8111 	mrs	r1, BASEPRI
    9bbc:	f383 8812 	msr	BASEPRI_MAX, r3
    9bc0:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    9bc4:	4b04      	ldr	r3, [pc, #16]	; (9bd8 <k_sched_lock+0x24>)
    9bc6:	689a      	ldr	r2, [r3, #8]
    9bc8:	7bd3      	ldrb	r3, [r2, #15]
    9bca:	3b01      	subs	r3, #1
    9bcc:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    9bce:	f381 8811 	msr	BASEPRI, r1
    9bd2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    9bd6:	4770      	bx	lr
    9bd8:	20001ae0 	.word	0x20001ae0

00009bdc <update_cache>:
{
    9bdc:	b538      	push	{r3, r4, r5, lr}
    9bde:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    9be0:	480c      	ldr	r0, [pc, #48]	; (9c14 <update_cache+0x38>)
    9be2:	4d0d      	ldr	r5, [pc, #52]	; (9c18 <update_cache+0x3c>)
    9be4:	f002 fa8e 	bl	c104 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    9be8:	4604      	mov	r4, r0
    9bea:	b900      	cbnz	r0, 9bee <update_cache+0x12>
    9bec:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    9bee:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    9bf0:	b94a      	cbnz	r2, 9c06 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    9bf2:	7b5a      	ldrb	r2, [r3, #13]
    9bf4:	06d2      	lsls	r2, r2, #27
    9bf6:	d106      	bne.n	9c06 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    9bf8:	69a2      	ldr	r2, [r4, #24]
    9bfa:	b922      	cbnz	r2, 9c06 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    9bfc:	89da      	ldrh	r2, [r3, #14]
    9bfe:	2a7f      	cmp	r2, #127	; 0x7f
    9c00:	d901      	bls.n	9c06 <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    9c02:	61eb      	str	r3, [r5, #28]
}
    9c04:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    9c06:	429c      	cmp	r4, r3
    9c08:	d002      	beq.n	9c10 <update_cache+0x34>
			z_reset_time_slice(thread);
    9c0a:	4620      	mov	r0, r4
    9c0c:	f7ff ff7a 	bl	9b04 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    9c10:	61ec      	str	r4, [r5, #28]
}
    9c12:	e7f7      	b.n	9c04 <update_cache+0x28>
    9c14:	20001b00 	.word	0x20001b00
    9c18:	20001ae0 	.word	0x20001ae0

00009c1c <move_thread_to_end_of_prio_q>:
{
    9c1c:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    9c1e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    9c22:	7b43      	ldrb	r3, [r0, #13]
    9c24:	2a00      	cmp	r2, #0
{
    9c26:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    9c28:	da04      	bge.n	9c34 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    9c2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    9c2e:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    9c30:	f002 fa1c 	bl	c06c <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    9c34:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    9c36:	4a15      	ldr	r2, [pc, #84]	; (9c8c <move_thread_to_end_of_prio_q+0x70>)
    9c38:	f063 037f 	orn	r3, r3, #127	; 0x7f
    9c3c:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    9c3e:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9c42:	f102 0520 	add.w	r5, r2, #32
    9c46:	42ab      	cmp	r3, r5
    9c48:	d01b      	beq.n	9c82 <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9c4a:	b1d3      	cbz	r3, 9c82 <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
    9c4c:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    9c50:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    9c54:	4286      	cmp	r6, r0
    9c56:	d00f      	beq.n	9c78 <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
    9c58:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    9c5a:	2800      	cmp	r0, #0
    9c5c:	dd0c      	ble.n	9c78 <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    9c5e:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    9c60:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    9c64:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    9c66:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    9c68:	6890      	ldr	r0, [r2, #8]
    9c6a:	1a43      	subs	r3, r0, r1
    9c6c:	4258      	negs	r0, r3
}
    9c6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    9c72:	4158      	adcs	r0, r3
    9c74:	f7ff bfb2 	b.w	9bdc <update_cache>
	return (node == list->tail) ? NULL : node->next;
    9c78:	42a3      	cmp	r3, r4
    9c7a:	d002      	beq.n	9c82 <move_thread_to_end_of_prio_q+0x66>
    9c7c:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9c7e:	2b00      	cmp	r3, #0
    9c80:	d1e6      	bne.n	9c50 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
    9c82:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
    9c86:	6021      	str	r1, [r4, #0]
	list->tail = node;
    9c88:	6251      	str	r1, [r2, #36]	; 0x24
}
    9c8a:	e7ed      	b.n	9c68 <move_thread_to_end_of_prio_q+0x4c>
    9c8c:	20001ae0 	.word	0x20001ae0

00009c90 <z_time_slice>:
{
    9c90:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    9c92:	f04f 0320 	mov.w	r3, #32
    9c96:	f3ef 8511 	mrs	r5, BASEPRI
    9c9a:	f383 8812 	msr	BASEPRI_MAX, r3
    9c9e:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    9ca2:	4b17      	ldr	r3, [pc, #92]	; (9d00 <z_time_slice+0x70>)
    9ca4:	4a17      	ldr	r2, [pc, #92]	; (9d04 <z_time_slice+0x74>)
    9ca6:	689c      	ldr	r4, [r3, #8]
    9ca8:	6811      	ldr	r1, [r2, #0]
    9caa:	428c      	cmp	r4, r1
    9cac:	d107      	bne.n	9cbe <z_time_slice+0x2e>
	z_reset_time_slice(curr);
    9cae:	4620      	mov	r0, r4
    9cb0:	f7ff ff28 	bl	9b04 <z_reset_time_slice>
	__asm__ volatile(
    9cb4:	f385 8811 	msr	BASEPRI, r5
    9cb8:	f3bf 8f6f 	isb	sy
}
    9cbc:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    9cbe:	2100      	movs	r1, #0
    9cc0:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    9cc2:	4a11      	ldr	r2, [pc, #68]	; (9d08 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
    9cc4:	6812      	ldr	r2, [r2, #0]
    9cc6:	b1c2      	cbz	r2, 9cfa <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    9cc8:	89e2      	ldrh	r2, [r4, #14]
    9cca:	2a7f      	cmp	r2, #127	; 0x7f
    9ccc:	d815      	bhi.n	9cfa <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    9cce:	7b62      	ldrb	r2, [r4, #13]
    9cd0:	06d2      	lsls	r2, r2, #27
    9cd2:	d112      	bne.n	9cfa <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    9cd4:	4a0d      	ldr	r2, [pc, #52]	; (9d0c <z_time_slice+0x7c>)
    9cd6:	f994 100e 	ldrsb.w	r1, [r4, #14]
    9cda:	6812      	ldr	r2, [r2, #0]
    9cdc:	4291      	cmp	r1, r2
    9cde:	db0c      	blt.n	9cfa <z_time_slice+0x6a>
	if (slice_time(_current) && sliceable(_current)) {
    9ce0:	4a0b      	ldr	r2, [pc, #44]	; (9d10 <z_time_slice+0x80>)
    9ce2:	4294      	cmp	r4, r2
    9ce4:	d009      	beq.n	9cfa <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    9ce6:	691a      	ldr	r2, [r3, #16]
    9ce8:	4282      	cmp	r2, r0
    9cea:	dc03      	bgt.n	9cf4 <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
    9cec:	4620      	mov	r0, r4
    9cee:	f7ff ff95 	bl	9c1c <move_thread_to_end_of_prio_q>
    9cf2:	e7dc      	b.n	9cae <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
    9cf4:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
    9cf6:	611a      	str	r2, [r3, #16]
    9cf8:	e7dc      	b.n	9cb4 <z_time_slice+0x24>
    9cfa:	2200      	movs	r2, #0
    9cfc:	e7fb      	b.n	9cf6 <z_time_slice+0x66>
    9cfe:	bf00      	nop
    9d00:	20001ae0 	.word	0x20001ae0
    9d04:	20001b10 	.word	0x20001b10
    9d08:	20001b18 	.word	0x20001b18
    9d0c:	20001b14 	.word	0x20001b14
    9d10:	20000968 	.word	0x20000968

00009d14 <ready_thread>:
{
    9d14:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    9d16:	f990 200d 	ldrsb.w	r2, [r0, #13]
    9d1a:	7b43      	ldrb	r3, [r0, #13]
    9d1c:	2a00      	cmp	r2, #0
    9d1e:	db2a      	blt.n	9d76 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    9d20:	06da      	lsls	r2, r3, #27
    9d22:	d128      	bne.n	9d76 <ready_thread+0x62>
    9d24:	6982      	ldr	r2, [r0, #24]
    9d26:	bb32      	cbnz	r2, 9d76 <ready_thread+0x62>
	return list->head == list;
    9d28:	4a14      	ldr	r2, [pc, #80]	; (9d7c <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    9d2a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    9d2e:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
    9d30:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9d34:	f102 0520 	add.w	r5, r2, #32
    9d38:	42ab      	cmp	r3, r5
    9d3a:	d017      	beq.n	9d6c <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9d3c:	b1b3      	cbz	r3, 9d6c <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    9d3e:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    9d42:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    9d46:	428e      	cmp	r6, r1
    9d48:	d00b      	beq.n	9d62 <ready_thread+0x4e>
		return b2 - b1;
    9d4a:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    9d4c:	2900      	cmp	r1, #0
    9d4e:	dd08      	ble.n	9d62 <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
    9d50:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    9d52:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    9d56:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    9d58:	6058      	str	r0, [r3, #4]
}
    9d5a:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    9d5c:	2000      	movs	r0, #0
    9d5e:	f7ff bf3d 	b.w	9bdc <update_cache>
	return (node == list->tail) ? NULL : node->next;
    9d62:	42a3      	cmp	r3, r4
    9d64:	d002      	beq.n	9d6c <ready_thread+0x58>
    9d66:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9d68:	2b00      	cmp	r3, #0
    9d6a:	d1ea      	bne.n	9d42 <ready_thread+0x2e>
	node->prev = tail;
    9d6c:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    9d70:	6020      	str	r0, [r4, #0]
	list->tail = node;
    9d72:	6250      	str	r0, [r2, #36]	; 0x24
}
    9d74:	e7f1      	b.n	9d5a <ready_thread+0x46>
}
    9d76:	bc70      	pop	{r4, r5, r6}
    9d78:	4770      	bx	lr
    9d7a:	bf00      	nop
    9d7c:	20001ae0 	.word	0x20001ae0

00009d80 <z_sched_start>:
{
    9d80:	b510      	push	{r4, lr}
	__asm__ volatile(
    9d82:	f04f 0220 	mov.w	r2, #32
    9d86:	f3ef 8411 	mrs	r4, BASEPRI
    9d8a:	f382 8812 	msr	BASEPRI_MAX, r2
    9d8e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    9d92:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    9d94:	0751      	lsls	r1, r2, #29
    9d96:	d404      	bmi.n	9da2 <z_sched_start+0x22>
	__asm__ volatile(
    9d98:	f384 8811 	msr	BASEPRI, r4
    9d9c:	f3bf 8f6f 	isb	sy
}
    9da0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    9da2:	f022 0204 	bic.w	r2, r2, #4
    9da6:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    9da8:	f7ff ffb4 	bl	9d14 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    9dac:	4621      	mov	r1, r4
    9dae:	4802      	ldr	r0, [pc, #8]	; (9db8 <z_sched_start+0x38>)
}
    9db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    9db4:	f7ff beec 	b.w	9b90 <z_reschedule>
    9db8:	20001f64 	.word	0x20001f64

00009dbc <unready_thread>:
{
    9dbc:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    9dbe:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    9dc2:	7b43      	ldrb	r3, [r0, #13]
    9dc4:	2a00      	cmp	r2, #0
{
    9dc6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    9dc8:	da04      	bge.n	9dd4 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    9dca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    9dce:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    9dd0:	f002 f94c 	bl	c06c <sys_dlist_remove>
	update_cache(thread == _current);
    9dd4:	4b04      	ldr	r3, [pc, #16]	; (9de8 <unready_thread+0x2c>)
    9dd6:	6898      	ldr	r0, [r3, #8]
    9dd8:	1a43      	subs	r3, r0, r1
    9dda:	4258      	negs	r0, r3
    9ddc:	4158      	adcs	r0, r3
}
    9dde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    9de2:	f7ff befb 	b.w	9bdc <update_cache>
    9de6:	bf00      	nop
    9de8:	20001ae0 	.word	0x20001ae0

00009dec <pend>:
{
    9dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9df0:	4606      	mov	r6, r0
    9df2:	4615      	mov	r5, r2
    9df4:	461c      	mov	r4, r3
	__asm__ volatile(
    9df6:	f04f 0320 	mov.w	r3, #32
    9dfa:	f3ef 8711 	mrs	r7, BASEPRI
    9dfe:	f383 8812 	msr	BASEPRI_MAX, r3
    9e02:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    9e06:	f002 f9b5 	bl	c174 <add_to_waitq_locked>
	__asm__ volatile(
    9e0a:	f387 8811 	msr	BASEPRI, r7
    9e0e:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    9e12:	f1b4 3fff 	cmp.w	r4, #4294967295
    9e16:	bf08      	it	eq
    9e18:	f1b5 3fff 	cmpeq.w	r5, #4294967295
    9e1c:	d008      	beq.n	9e30 <pend+0x44>
    9e1e:	462a      	mov	r2, r5
    9e20:	4623      	mov	r3, r4
    9e22:	f106 0018 	add.w	r0, r6, #24
    9e26:	4903      	ldr	r1, [pc, #12]	; (9e34 <pend+0x48>)
}
    9e28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    9e2c:	f000 ba2a 	b.w	a284 <z_add_timeout>
    9e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9e34:	0000c131 	.word	0x0000c131

00009e38 <z_pend_curr>:
{
    9e38:	b510      	push	{r4, lr}
	pending_current = _current;
    9e3a:	4b07      	ldr	r3, [pc, #28]	; (9e58 <z_pend_curr+0x20>)
    9e3c:	6898      	ldr	r0, [r3, #8]
    9e3e:	4b07      	ldr	r3, [pc, #28]	; (9e5c <z_pend_curr+0x24>)
{
    9e40:	460c      	mov	r4, r1
	pending_current = _current;
    9e42:	6018      	str	r0, [r3, #0]
{
    9e44:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    9e46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    9e4a:	f7ff ffcf 	bl	9dec <pend>
    9e4e:	4620      	mov	r0, r4
}
    9e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9e54:	f7f9 bacc 	b.w	33f0 <arch_swap>
    9e58:	20001ae0 	.word	0x20001ae0
    9e5c:	20001b10 	.word	0x20001b10

00009e60 <z_set_prio>:
{
    9e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e62:	4604      	mov	r4, r0
	__asm__ volatile(
    9e64:	f04f 0320 	mov.w	r3, #32
    9e68:	f3ef 8611 	mrs	r6, BASEPRI
    9e6c:	f383 8812 	msr	BASEPRI_MAX, r3
    9e70:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
    9e74:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    9e76:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    9e78:	b249      	sxtb	r1, r1
    9e7a:	d133      	bne.n	9ee4 <z_set_prio+0x84>
		if (need_sched) {
    9e7c:	6982      	ldr	r2, [r0, #24]
    9e7e:	bb8a      	cbnz	r2, 9ee4 <z_set_prio+0x84>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    9e80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    9e84:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    9e86:	f002 f8f1 	bl	c06c <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    9e8a:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
    9e8c:	4a17      	ldr	r2, [pc, #92]	; (9eec <z_set_prio+0x8c>)
				thread->base.prio = prio;
    9e8e:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    9e90:	f063 037f 	orn	r3, r3, #127	; 0x7f
    9e94:	7343      	strb	r3, [r0, #13]
    9e96:	4610      	mov	r0, r2
    9e98:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9e9c:	4283      	cmp	r3, r0
    9e9e:	d01b      	beq.n	9ed8 <z_set_prio+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9ea0:	b1d3      	cbz	r3, 9ed8 <z_set_prio+0x78>
	return (node == list->tail) ? NULL : node->next;
    9ea2:	6a57      	ldr	r7, [r2, #36]	; 0x24
	int32_t b2 = thread_2->base.prio;
    9ea4:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    9ea8:	42a9      	cmp	r1, r5
    9eaa:	d010      	beq.n	9ece <z_set_prio+0x6e>
		return b2 - b1;
    9eac:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    9eae:	2d00      	cmp	r5, #0
    9eb0:	dd0d      	ble.n	9ece <z_set_prio+0x6e>
	sys_dnode_t *const prev = successor->prev;
    9eb2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    9eb4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    9eb8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    9eba:	605c      	str	r4, [r3, #4]
			update_cache(1);
    9ebc:	2001      	movs	r0, #1
    9ebe:	f7ff fe8d 	bl	9bdc <update_cache>
    9ec2:	2001      	movs	r0, #1
	__asm__ volatile(
    9ec4:	f386 8811 	msr	BASEPRI, r6
    9ec8:	f3bf 8f6f 	isb	sy
}
    9ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    9ece:	42bb      	cmp	r3, r7
    9ed0:	d002      	beq.n	9ed8 <z_set_prio+0x78>
    9ed2:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9ed4:	2b00      	cmp	r3, #0
    9ed6:	d1e5      	bne.n	9ea4 <z_set_prio+0x44>
	sys_dnode_t *const tail = list->tail;
    9ed8:	6a53      	ldr	r3, [r2, #36]	; 0x24
	node->prev = tail;
    9eda:	e9c4 0300 	strd	r0, r3, [r4]
	tail->next = node;
    9ede:	601c      	str	r4, [r3, #0]
	list->tail = node;
    9ee0:	6254      	str	r4, [r2, #36]	; 0x24
}
    9ee2:	e7eb      	b.n	9ebc <z_set_prio+0x5c>
			thread->base.prio = prio;
    9ee4:	73a1      	strb	r1, [r4, #14]
    9ee6:	2000      	movs	r0, #0
    9ee8:	e7ec      	b.n	9ec4 <z_set_prio+0x64>
    9eea:	bf00      	nop
    9eec:	20001ae0 	.word	0x20001ae0

00009ef0 <z_impl_k_thread_suspend>:
{
    9ef0:	b570      	push	{r4, r5, r6, lr}
    9ef2:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    9ef4:	3018      	adds	r0, #24
    9ef6:	f002 f9c1 	bl	c27c <z_abort_timeout>
	__asm__ volatile(
    9efa:	f04f 0320 	mov.w	r3, #32
    9efe:	f3ef 8611 	mrs	r6, BASEPRI
    9f02:	f383 8812 	msr	BASEPRI_MAX, r3
    9f06:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    9f0a:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    9f0e:	7b63      	ldrb	r3, [r4, #13]
    9f10:	2a00      	cmp	r2, #0
    9f12:	da05      	bge.n	9f20 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    9f14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    9f18:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    9f1a:	4620      	mov	r0, r4
    9f1c:	f002 f8a6 	bl	c06c <sys_dlist_remove>
		update_cache(thread == _current);
    9f20:	4d0b      	ldr	r5, [pc, #44]	; (9f50 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    9f22:	7b63      	ldrb	r3, [r4, #13]
    9f24:	68a8      	ldr	r0, [r5, #8]
    9f26:	f043 0310 	orr.w	r3, r3, #16
    9f2a:	7363      	strb	r3, [r4, #13]
    9f2c:	1b03      	subs	r3, r0, r4
    9f2e:	4258      	negs	r0, r3
    9f30:	4158      	adcs	r0, r3
    9f32:	f7ff fe53 	bl	9bdc <update_cache>
	__asm__ volatile(
    9f36:	f386 8811 	msr	BASEPRI, r6
    9f3a:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    9f3e:	68ab      	ldr	r3, [r5, #8]
    9f40:	42a3      	cmp	r3, r4
    9f42:	d103      	bne.n	9f4c <z_impl_k_thread_suspend+0x5c>
}
    9f44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    9f48:	f002 b8d2 	b.w	c0f0 <z_reschedule_unlocked>
}
    9f4c:	bd70      	pop	{r4, r5, r6, pc}
    9f4e:	bf00      	nop
    9f50:	20001ae0 	.word	0x20001ae0

00009f54 <k_sched_unlock>:
{
    9f54:	b510      	push	{r4, lr}
	__asm__ volatile(
    9f56:	f04f 0320 	mov.w	r3, #32
    9f5a:	f3ef 8411 	mrs	r4, BASEPRI
    9f5e:	f383 8812 	msr	BASEPRI_MAX, r3
    9f62:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    9f66:	4b08      	ldr	r3, [pc, #32]	; (9f88 <k_sched_unlock+0x34>)
    9f68:	689a      	ldr	r2, [r3, #8]
    9f6a:	7bd3      	ldrb	r3, [r2, #15]
    9f6c:	3301      	adds	r3, #1
    9f6e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    9f70:	2000      	movs	r0, #0
    9f72:	f7ff fe33 	bl	9bdc <update_cache>
	__asm__ volatile(
    9f76:	f384 8811 	msr	BASEPRI, r4
    9f7a:	f3bf 8f6f 	isb	sy
}
    9f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    9f82:	f002 b8b5 	b.w	c0f0 <z_reschedule_unlocked>
    9f86:	bf00      	nop
    9f88:	20001ae0 	.word	0x20001ae0

00009f8c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    9f8c:	4b04      	ldr	r3, [pc, #16]	; (9fa0 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    9f8e:	2100      	movs	r1, #0
    9f90:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    9f94:	e9c3 2208 	strd	r2, r2, [r3, #32]
    9f98:	4608      	mov	r0, r1
    9f9a:	f7ff bdc7 	b.w	9b2c <k_sched_time_slice_set>
    9f9e:	bf00      	nop
    9fa0:	20001ae0 	.word	0x20001ae0

00009fa4 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    9fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    9fa6:	f04f 0320 	mov.w	r3, #32
    9faa:	f3ef 8511 	mrs	r5, BASEPRI
    9fae:	f383 8812 	msr	BASEPRI_MAX, r3
    9fb2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    9fb6:	491a      	ldr	r1, [pc, #104]	; (a020 <z_impl_k_yield+0x7c>)
    9fb8:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    9fba:	7b43      	ldrb	r3, [r0, #13]
    9fbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    9fc0:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    9fc2:	f002 f853 	bl	c06c <sys_dlist_remove>
	}
	queue_thread(_current);
    9fc6:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    9fc8:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    9fca:	4608      	mov	r0, r1
    9fcc:	f062 027f 	orn	r2, r2, #127	; 0x7f
    9fd0:	735a      	strb	r2, [r3, #13]
    9fd2:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9fd6:	4282      	cmp	r2, r0
    9fd8:	d01c      	beq.n	a014 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    9fda:	b1da      	cbz	r2, a014 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    9fdc:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
    9fde:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    9fe2:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    9fe6:	42a6      	cmp	r6, r4
    9fe8:	d00f      	beq.n	a00a <z_impl_k_yield+0x66>
		return b2 - b1;
    9fea:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    9fec:	2c00      	cmp	r4, #0
    9fee:	dd0c      	ble.n	a00a <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    9ff0:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    9ff2:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    9ff6:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    9ff8:	6053      	str	r3, [r2, #4]
	update_cache(1);
    9ffa:	2001      	movs	r0, #1
    9ffc:	f7ff fdee 	bl	9bdc <update_cache>
    a000:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    a002:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    a006:	f7f9 b9f3 	b.w	33f0 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    a00a:	42ba      	cmp	r2, r7
    a00c:	d002      	beq.n	a014 <z_impl_k_yield+0x70>
    a00e:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    a010:	2a00      	cmp	r2, #0
    a012:	d1e6      	bne.n	9fe2 <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    a014:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
    a016:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    a01a:	6013      	str	r3, [r2, #0]
	list->tail = node;
    a01c:	624b      	str	r3, [r1, #36]	; 0x24
}
    a01e:	e7ec      	b.n	9ffa <z_impl_k_yield+0x56>
    a020:	20001ae0 	.word	0x20001ae0

0000a024 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    a024:	ea50 0301 	orrs.w	r3, r0, r1
{
    a028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a02c:	4605      	mov	r5, r0
    a02e:	460e      	mov	r6, r1
	if (ticks == 0) {
    a030:	d103      	bne.n	a03a <z_tick_sleep+0x16>
	z_impl_k_yield();
    a032:	f7ff ffb7 	bl	9fa4 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    a036:	2000      	movs	r0, #0
    a038:	e033      	b.n	a0a2 <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    a03a:	f06f 0401 	mvn.w	r4, #1
    a03e:	1a24      	subs	r4, r4, r0
    a040:	f04f 33ff 	mov.w	r3, #4294967295
    a044:	eb63 0301 	sbc.w	r3, r3, r1
    a048:	2c01      	cmp	r4, #1
    a04a:	f173 0300 	sbcs.w	r3, r3, #0
    a04e:	da02      	bge.n	a056 <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    a050:	f002 f954 	bl	c2fc <sys_clock_tick_get_32>
    a054:	1944      	adds	r4, r0, r5
    a056:	f04f 0320 	mov.w	r3, #32
    a05a:	f3ef 8811 	mrs	r8, BASEPRI
    a05e:	f383 8812 	msr	BASEPRI_MAX, r3
    a062:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    a066:	4f10      	ldr	r7, [pc, #64]	; (a0a8 <z_tick_sleep+0x84>)
    a068:	4b10      	ldr	r3, [pc, #64]	; (a0ac <z_tick_sleep+0x88>)
    a06a:	68b8      	ldr	r0, [r7, #8]
    a06c:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    a06e:	f7ff fea5 	bl	9dbc <unready_thread>
	z_add_thread_timeout(_current, timeout);
    a072:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    a074:	490e      	ldr	r1, [pc, #56]	; (a0b0 <z_tick_sleep+0x8c>)
    a076:	462a      	mov	r2, r5
    a078:	4633      	mov	r3, r6
    a07a:	3018      	adds	r0, #24
    a07c:	f000 f902 	bl	a284 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    a080:	68ba      	ldr	r2, [r7, #8]
    a082:	7b53      	ldrb	r3, [r2, #13]
    a084:	f043 0310 	orr.w	r3, r3, #16
    a088:	7353      	strb	r3, [r2, #13]
    a08a:	4640      	mov	r0, r8
    a08c:	f7f9 f9b0 	bl	33f0 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    a090:	f002 f934 	bl	c2fc <sys_clock_tick_get_32>
    a094:	1a20      	subs	r0, r4, r0
    a096:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    a09a:	2801      	cmp	r0, #1
    a09c:	f173 0300 	sbcs.w	r3, r3, #0
    a0a0:	dbc9      	blt.n	a036 <z_tick_sleep+0x12>
}
    a0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a0a6:	bf00      	nop
    a0a8:	20001ae0 	.word	0x20001ae0
    a0ac:	20001b10 	.word	0x20001b10
    a0b0:	0000c131 	.word	0x0000c131

0000a0b4 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a0b4:	f1b1 3fff 	cmp.w	r1, #4294967295
    a0b8:	bf08      	it	eq
    a0ba:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    a0be:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a0c0:	d106      	bne.n	a0d0 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    a0c2:	4b08      	ldr	r3, [pc, #32]	; (a0e4 <z_impl_k_sleep+0x30>)
    a0c4:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    a0c6:	f7ff ff13 	bl	9ef0 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    a0ca:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    a0ce:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    a0d0:	f7ff ffa8 	bl	a024 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    a0d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    a0d8:	fb80 0303 	smull	r0, r3, r0, r3
    a0dc:	0bc0      	lsrs	r0, r0, #15
    a0de:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    a0e2:	e7f4      	b.n	a0ce <z_impl_k_sleep+0x1a>
    a0e4:	20001ae0 	.word	0x20001ae0

0000a0e8 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    a0e8:	4b01      	ldr	r3, [pc, #4]	; (a0f0 <z_impl_z_current_get+0x8>)
    a0ea:	6898      	ldr	r0, [r3, #8]
    a0ec:	4770      	bx	lr
    a0ee:	bf00      	nop
    a0f0:	20001ae0 	.word	0x20001ae0

0000a0f4 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    a0f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a0f8:	4604      	mov	r4, r0
    a0fa:	f04f 0320 	mov.w	r3, #32
    a0fe:	f3ef 8611 	mrs	r6, BASEPRI
    a102:	f383 8812 	msr	BASEPRI_MAX, r3
    a106:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    a10a:	7b43      	ldrb	r3, [r0, #13]
    a10c:	071a      	lsls	r2, r3, #28
    a10e:	d505      	bpl.n	a11c <z_thread_abort+0x28>
	__asm__ volatile(
    a110:	f386 8811 	msr	BASEPRI, r6
    a114:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    a118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    a11c:	f023 0220 	bic.w	r2, r3, #32
    a120:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    a124:	09d2      	lsrs	r2, r2, #7
    a126:	d120      	bne.n	a16a <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    a128:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    a12a:	68a3      	ldr	r3, [r4, #8]
    a12c:	b113      	cbz	r3, a134 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    a12e:	4620      	mov	r0, r4
    a130:	f001 ffa4 	bl	c07c <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    a134:	f104 0018 	add.w	r0, r4, #24
    a138:	f002 f8a0 	bl	c27c <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    a13c:	f104 0758 	add.w	r7, r4, #88	; 0x58
    a140:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    a144:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a146:	42bd      	cmp	r5, r7
    a148:	d000      	beq.n	a14c <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    a14a:	b9b5      	cbnz	r5, a17a <z_thread_abort+0x86>
		update_cache(1);
    a14c:	2001      	movs	r0, #1
    a14e:	f7ff fd45 	bl	9bdc <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    a152:	4b10      	ldr	r3, [pc, #64]	; (a194 <z_thread_abort+0xa0>)
    a154:	689b      	ldr	r3, [r3, #8]
    a156:	42a3      	cmp	r3, r4
    a158:	d1da      	bne.n	a110 <z_thread_abort+0x1c>
    a15a:	f3ef 8305 	mrs	r3, IPSR
    a15e:	2b00      	cmp	r3, #0
    a160:	d1d6      	bne.n	a110 <z_thread_abort+0x1c>
    a162:	4630      	mov	r0, r6
    a164:	f7f9 f944 	bl	33f0 <arch_swap>
	return ret;
    a168:	e7d2      	b.n	a110 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    a16a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    a16e:	f043 0308 	orr.w	r3, r3, #8
    a172:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    a174:	f001 ff7a 	bl	c06c <sys_dlist_remove>
}
    a178:	e7d7      	b.n	a12a <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    a17a:	4628      	mov	r0, r5
    a17c:	f001 ff7e 	bl	c07c <unpend_thread_no_timeout>
    a180:	f105 0018 	add.w	r0, r5, #24
    a184:	f002 f87a 	bl	c27c <z_abort_timeout>
    a188:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    a18c:	4628      	mov	r0, r5
    a18e:	f7ff fdc1 	bl	9d14 <ready_thread>
    a192:	e7d7      	b.n	a144 <z_thread_abort+0x50>
    a194:	20001ae0 	.word	0x20001ae0

0000a198 <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    a198:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    a19a:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    a19e:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    a1a0:	e9cd 6700 	strd	r6, r7, [sp]
    a1a4:	f7ff fe48 	bl	9e38 <z_pend_curr>

	if (data != NULL) {
    a1a8:	b11c      	cbz	r4, a1b2 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    a1aa:	4b03      	ldr	r3, [pc, #12]	; (a1b8 <z_sched_wait+0x20>)
    a1ac:	689b      	ldr	r3, [r3, #8]
    a1ae:	695b      	ldr	r3, [r3, #20]
    a1b0:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    a1b2:	b002      	add	sp, #8
    a1b4:	bdd0      	pop	{r4, r6, r7, pc}
    a1b6:	bf00      	nop
    a1b8:	20001ae0 	.word	0x20001ae0

0000a1bc <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    a1bc:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    a1be:	4806      	ldr	r0, [pc, #24]	; (a1d8 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    a1c0:	4a06      	ldr	r2, [pc, #24]	; (a1dc <z_data_copy+0x20>)
    a1c2:	4907      	ldr	r1, [pc, #28]	; (a1e0 <z_data_copy+0x24>)
    a1c4:	1a12      	subs	r2, r2, r0
    a1c6:	f001 fe18 	bl	bdfa <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    a1ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    a1ce:	4a05      	ldr	r2, [pc, #20]	; (a1e4 <z_data_copy+0x28>)
    a1d0:	4905      	ldr	r1, [pc, #20]	; (a1e8 <z_data_copy+0x2c>)
    a1d2:	4806      	ldr	r0, [pc, #24]	; (a1ec <z_data_copy+0x30>)
    a1d4:	f001 be11 	b.w	bdfa <z_early_memcpy>
    a1d8:	20000000 	.word	0x20000000
    a1dc:	2000025c 	.word	0x2000025c
    a1e0:	0000ee20 	.word	0x0000ee20
    a1e4:	00000000 	.word	0x00000000
    a1e8:	0000ee20 	.word	0x0000ee20
    a1ec:	20000000 	.word	0x20000000

0000a1f0 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    a1f0:	4b03      	ldr	r3, [pc, #12]	; (a200 <elapsed+0x10>)
    a1f2:	681b      	ldr	r3, [r3, #0]
    a1f4:	b90b      	cbnz	r3, a1fa <elapsed+0xa>
    a1f6:	f7fc b93f 	b.w	6478 <sys_clock_elapsed>
}
    a1fa:	2000      	movs	r0, #0
    a1fc:	4770      	bx	lr
    a1fe:	bf00      	nop
    a200:	20001b1c 	.word	0x20001b1c

0000a204 <next_timeout>:
	return list->head == list;
    a204:	4b10      	ldr	r3, [pc, #64]	; (a248 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
    a206:	b510      	push	{r4, lr}
    a208:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a20a:	429c      	cmp	r4, r3
    a20c:	bf08      	it	eq
    a20e:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    a210:	f7ff ffee 	bl	a1f0 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    a214:	b1a4      	cbz	r4, a240 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    a216:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    a21a:	1a1b      	subs	r3, r3, r0
    a21c:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    a220:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    a224:	f170 0200 	sbcs.w	r2, r0, #0
    a228:	da0a      	bge.n	a240 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    a22a:	2800      	cmp	r0, #0
    a22c:	bfac      	ite	ge
    a22e:	4618      	movge	r0, r3
    a230:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    a232:	4b06      	ldr	r3, [pc, #24]	; (a24c <next_timeout+0x48>)
    a234:	691b      	ldr	r3, [r3, #16]
    a236:	b113      	cbz	r3, a23e <next_timeout+0x3a>
    a238:	4298      	cmp	r0, r3
    a23a:	bfa8      	it	ge
    a23c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    a23e:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
    a240:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    a244:	e7f5      	b.n	a232 <next_timeout+0x2e>
    a246:	bf00      	nop
    a248:	200000f0 	.word	0x200000f0
    a24c:	20001ae0 	.word	0x20001ae0

0000a250 <remove_timeout>:
{
    a250:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    a252:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    a254:	b168      	cbz	r0, a272 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    a256:	4a0a      	ldr	r2, [pc, #40]	; (a280 <remove_timeout+0x30>)
    a258:	6852      	ldr	r2, [r2, #4]
    a25a:	4290      	cmp	r0, r2
    a25c:	d009      	beq.n	a272 <remove_timeout+0x22>
	if (next(t) != NULL) {
    a25e:	b143      	cbz	r3, a272 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    a260:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    a264:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    a268:	1912      	adds	r2, r2, r4
    a26a:	eb41 0105 	adc.w	r1, r1, r5
    a26e:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    a272:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    a274:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    a276:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    a278:	2300      	movs	r3, #0
	node->prev = NULL;
    a27a:	e9c0 3300 	strd	r3, r3, [r0]
}
    a27e:	bd30      	pop	{r4, r5, pc}
    a280:	200000f0 	.word	0x200000f0

0000a284 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a284:	f1b3 3fff 	cmp.w	r3, #4294967295
    a288:	bf08      	it	eq
    a28a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    a28e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a290:	4604      	mov	r4, r0
    a292:	461f      	mov	r7, r3
    a294:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    a296:	d067      	beq.n	a368 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    a298:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    a29a:	f04f 0320 	mov.w	r3, #32
    a29e:	f3ef 8611 	mrs	r6, BASEPRI
    a2a2:	f383 8812 	msr	BASEPRI_MAX, r3
    a2a6:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    a2aa:	f06f 0201 	mvn.w	r2, #1
    a2ae:	1b53      	subs	r3, r2, r5
    a2b0:	f04f 3cff 	mov.w	ip, #4294967295
    a2b4:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    a2b8:	2b00      	cmp	r3, #0
    a2ba:	db1b      	blt.n	a2f4 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    a2bc:	4b2b      	ldr	r3, [pc, #172]	; (a36c <z_add_timeout+0xe8>)
    a2be:	e9d3 1300 	ldrd	r1, r3, [r3]
    a2c2:	1a52      	subs	r2, r2, r1
    a2c4:	eb6c 0303 	sbc.w	r3, ip, r3
    a2c8:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    a2ca:	eb63 0307 	sbc.w	r3, r3, r7
    a2ce:	2d01      	cmp	r5, #1
    a2d0:	f173 0200 	sbcs.w	r2, r3, #0
    a2d4:	bfbc      	itt	lt
    a2d6:	2501      	movlt	r5, #1
    a2d8:	2300      	movlt	r3, #0
    a2da:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    a2de:	4824      	ldr	r0, [pc, #144]	; (a370 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
    a2e0:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a2e4:	4283      	cmp	r3, r0
    a2e6:	d118      	bne.n	a31a <z_add_timeout+0x96>
	node->prev = tail;
    a2e8:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    a2ec:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    a2f0:	6044      	str	r4, [r0, #4]
}
    a2f2:	e026      	b.n	a342 <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    a2f4:	f7ff ff7c 	bl	a1f0 <elapsed>
    a2f8:	3501      	adds	r5, #1
    a2fa:	f147 0700 	adc.w	r7, r7, #0
    a2fe:	182d      	adds	r5, r5, r0
    a300:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    a304:	e9c4 5704 	strd	r5, r7, [r4, #16]
    a308:	e7e9      	b.n	a2de <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    a30a:	1a52      	subs	r2, r2, r1
    a30c:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    a310:	459c      	cmp	ip, r3
    a312:	e9c4 2504 	strd	r2, r5, [r4, #16]
    a316:	d0e7      	beq.n	a2e8 <z_add_timeout+0x64>
    a318:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    a31a:	2b00      	cmp	r3, #0
    a31c:	d0e4      	beq.n	a2e8 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    a31e:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    a322:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    a326:	428a      	cmp	r2, r1
    a328:	eb75 0e07 	sbcs.w	lr, r5, r7
    a32c:	daed      	bge.n	a30a <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    a32e:	1a8a      	subs	r2, r1, r2
    a330:	eb67 0505 	sbc.w	r5, r7, r5
    a334:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    a338:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    a33a:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    a33e:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    a340:	605c      	str	r4, [r3, #4]
	return list->head == list;
    a342:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a344:	4283      	cmp	r3, r0
    a346:	d00b      	beq.n	a360 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    a348:	429c      	cmp	r4, r3
    a34a:	d109      	bne.n	a360 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    a34c:	f7ff ff5a 	bl	a204 <next_timeout>

			if (next_time == 0 ||
    a350:	b118      	cbz	r0, a35a <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
    a352:	4b08      	ldr	r3, [pc, #32]	; (a374 <z_add_timeout+0xf0>)
			if (next_time == 0 ||
    a354:	691b      	ldr	r3, [r3, #16]
    a356:	4283      	cmp	r3, r0
    a358:	d002      	beq.n	a360 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
    a35a:	2100      	movs	r1, #0
    a35c:	f7fc f85a 	bl	6414 <sys_clock_set_timeout>
	__asm__ volatile(
    a360:	f386 8811 	msr	BASEPRI, r6
    a364:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    a368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a36a:	bf00      	nop
    a36c:	20000b08 	.word	0x20000b08
    a370:	200000f0 	.word	0x200000f0
    a374:	20001ae0 	.word	0x20001ae0

0000a378 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    a378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    a37c:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    a37e:	f7ff fc87 	bl	9c90 <z_time_slice>
	__asm__ volatile(
    a382:	f04f 0320 	mov.w	r3, #32
    a386:	f3ef 8411 	mrs	r4, BASEPRI
    a38a:	f383 8812 	msr	BASEPRI_MAX, r3
    a38e:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    a392:	4e24      	ldr	r6, [pc, #144]	; (a424 <sys_clock_announce+0xac>)
	return list->head == list;
    a394:	f8df 8090 	ldr.w	r8, [pc, #144]	; a428 <sys_clock_announce+0xb0>
    a398:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    a39a:	4d24      	ldr	r5, [pc, #144]	; (a42c <sys_clock_announce+0xb4>)
    a39c:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    a3a0:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a3a2:	4540      	cmp	r0, r8
		curr_tick += dt;
    a3a4:	e9d5 1e00 	ldrd	r1, lr, [r5]
    a3a8:	ea4f 77e2 	mov.w	r7, r2, asr #31
    a3ac:	d00b      	beq.n	a3c6 <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    a3ae:	b150      	cbz	r0, a3c6 <sys_clock_announce+0x4e>
    a3b0:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    a3b4:	429a      	cmp	r2, r3
    a3b6:	eb77 090c 	sbcs.w	r9, r7, ip
    a3ba:	da16      	bge.n	a3ea <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    a3bc:	1a9b      	subs	r3, r3, r2
    a3be:	eb6c 0c07 	sbc.w	ip, ip, r7
    a3c2:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    a3c6:	1852      	adds	r2, r2, r1
    a3c8:	eb4e 0707 	adc.w	r7, lr, r7
    a3cc:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
    a3d0:	2500      	movs	r5, #0
    a3d2:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    a3d4:	f7ff ff16 	bl	a204 <next_timeout>
    a3d8:	4629      	mov	r1, r5
    a3da:	f7fc f81b 	bl	6414 <sys_clock_set_timeout>
	__asm__ volatile(
    a3de:	f384 8811 	msr	BASEPRI, r4
    a3e2:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    a3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    a3ea:	1859      	adds	r1, r3, r1
    a3ec:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    a3f0:	1ad3      	subs	r3, r2, r3
    a3f2:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    a3f4:	2200      	movs	r2, #0
    a3f6:	2300      	movs	r3, #0
    a3f8:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    a3fc:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    a400:	f7ff ff26 	bl	a250 <remove_timeout>
    a404:	f384 8811 	msr	BASEPRI, r4
    a408:	f3bf 8f6f 	isb	sy
		t->fn(t);
    a40c:	6883      	ldr	r3, [r0, #8]
    a40e:	4798      	blx	r3
	__asm__ volatile(
    a410:	f04f 0320 	mov.w	r3, #32
    a414:	f3ef 8411 	mrs	r4, BASEPRI
    a418:	f383 8812 	msr	BASEPRI_MAX, r3
    a41c:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    a420:	e7bc      	b.n	a39c <sys_clock_announce+0x24>
    a422:	bf00      	nop
    a424:	20001b1c 	.word	0x20001b1c
    a428:	200000f0 	.word	0x200000f0
    a42c:	20000b08 	.word	0x20000b08

0000a430 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    a430:	b510      	push	{r4, lr}
    a432:	f04f 0320 	mov.w	r3, #32
    a436:	f3ef 8411 	mrs	r4, BASEPRI
    a43a:	f383 8812 	msr	BASEPRI_MAX, r3
    a43e:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    a442:	f7fc f819 	bl	6478 <sys_clock_elapsed>
    a446:	4a05      	ldr	r2, [pc, #20]	; (a45c <sys_clock_tick_get+0x2c>)
    a448:	e9d2 3100 	ldrd	r3, r1, [r2]
    a44c:	18c0      	adds	r0, r0, r3
    a44e:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    a452:	f384 8811 	msr	BASEPRI, r4
    a456:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    a45a:	bd10      	pop	{r4, pc}
    a45c:	20000b08 	.word	0x20000b08

0000a460 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    a460:	b570      	push	{r4, r5, r6, lr}
    a462:	4604      	mov	r4, r0
	__asm__ volatile(
    a464:	f04f 0320 	mov.w	r3, #32
    a468:	f3ef 8511 	mrs	r5, BASEPRI
    a46c:	f383 8812 	msr	BASEPRI_MAX, r3
    a470:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    a474:	e9d0 320a 	ldrd	r3, r2, [r0, #40]	; 0x28
    a478:	3301      	adds	r3, #1
    a47a:	f142 0200 	adc.w	r2, r2, #0
    a47e:	2b02      	cmp	r3, #2
    a480:	f172 0300 	sbcs.w	r3, r2, #0
    a484:	d304      	bcc.n	a490 <z_timer_expiration_handler+0x30>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    a486:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
    a48a:	4917      	ldr	r1, [pc, #92]	; (a4e8 <z_timer_expiration_handler+0x88>)
    a48c:	f7ff fefa 	bl	a284 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    a490:	6b23      	ldr	r3, [r4, #48]	; 0x30
    a492:	3301      	adds	r3, #1
    a494:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    a496:	6a23      	ldr	r3, [r4, #32]
    a498:	b173      	cbz	r3, a4b8 <z_timer_expiration_handler+0x58>
	__asm__ volatile(
    a49a:	f385 8811 	msr	BASEPRI, r5
    a49e:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    a4a2:	6a23      	ldr	r3, [r4, #32]
    a4a4:	4620      	mov	r0, r4
    a4a6:	4798      	blx	r3
	__asm__ volatile(
    a4a8:	f04f 0320 	mov.w	r3, #32
    a4ac:	f3ef 8511 	mrs	r5, BASEPRI
    a4b0:	f383 8812 	msr	BASEPRI_MAX, r3
    a4b4:	f3bf 8f6f 	isb	sy
	return list->head == list;
    a4b8:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    a4bc:	42a6      	cmp	r6, r4
    a4be:	d000      	beq.n	a4c2 <z_timer_expiration_handler+0x62>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    a4c0:	b926      	cbnz	r6, a4cc <z_timer_expiration_handler+0x6c>
	__asm__ volatile(
    a4c2:	f385 8811 	msr	BASEPRI, r5
    a4c6:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    a4ca:	bd70      	pop	{r4, r5, r6, pc}
	z_unpend_thread_no_timeout(thread);
    a4cc:	4630      	mov	r0, r6
    a4ce:	f001 fddf 	bl	c090 <z_unpend_thread_no_timeout>
    a4d2:	2300      	movs	r3, #0
    a4d4:	67b3      	str	r3, [r6, #120]	; 0x78
    a4d6:	f385 8811 	msr	BASEPRI, r5
    a4da:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    a4de:	4630      	mov	r0, r6
}
    a4e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
    a4e4:	f001 be14 	b.w	c110 <z_ready_thread>
    a4e8:	0000a461 	.word	0x0000a461

0000a4ec <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    a4ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a4f0:	4611      	mov	r1, r2
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    a4f2:	f1b3 3fff 	cmp.w	r3, #4294967295
    a4f6:	bf08      	it	eq
    a4f8:	f1b1 3fff 	cmpeq.w	r1, #4294967295
{
    a4fc:	4606      	mov	r6, r0
    a4fe:	461c      	mov	r4, r3
    a500:	e9dd 2008 	ldrd	r2, r0, [sp, #32]
    a504:	4689      	mov	r9, r1
    a506:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    a508:	d03e      	beq.n	a588 <z_impl_k_timer_start+0x9c>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    a50a:	f1b0 3fff 	cmp.w	r0, #4294967295
    a50e:	bf08      	it	eq
    a510:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    a514:	4615      	mov	r5, r2
    a516:	4607      	mov	r7, r0
    a518:	d014      	beq.n	a544 <z_impl_k_timer_start+0x58>
    a51a:	ea50 0302 	orrs.w	r3, r0, r2
    a51e:	d011      	beq.n	a544 <z_impl_k_timer_start+0x58>
	    Z_TICK_ABS(period.ticks) < 0) {
    a520:	f06f 0301 	mvn.w	r3, #1
    a524:	1a9b      	subs	r3, r3, r2
    a526:	f04f 33ff 	mov.w	r3, #4294967295
    a52a:	eb63 0300 	sbc.w	r3, r3, r0
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    a52e:	2b00      	cmp	r3, #0
    a530:	da08      	bge.n	a544 <z_impl_k_timer_start+0x58>
		period.ticks = MAX(period.ticks - 1, 1);
    a532:	2a02      	cmp	r2, #2
    a534:	f170 0300 	sbcs.w	r3, r0, #0
    a538:	bfbc      	itt	lt
    a53a:	2502      	movlt	r5, #2
    a53c:	2700      	movlt	r7, #0
    a53e:	3d01      	subs	r5, #1
    a540:	f147 37ff 	adc.w	r7, r7, #4294967295
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    a544:	f06f 0301 	mvn.w	r3, #1
    a548:	1a5b      	subs	r3, r3, r1
    a54a:	f04f 33ff 	mov.w	r3, #4294967295
    a54e:	eb63 0304 	sbc.w	r3, r3, r4
    a552:	2b00      	cmp	r3, #0
    a554:	da09      	bge.n	a56a <z_impl_k_timer_start+0x7e>
		duration.ticks = MAX(duration.ticks - 1, 0);
    a556:	2901      	cmp	r1, #1
    a558:	f174 0300 	sbcs.w	r3, r4, #0
    a55c:	bfbc      	itt	lt
    a55e:	2101      	movlt	r1, #1
    a560:	2400      	movlt	r4, #0
    a562:	f111 39ff 	adds.w	r9, r1, #4294967295
    a566:	f144 38ff 	adc.w	r8, r4, #4294967295
	}

	(void)z_abort_timeout(&timer->timeout);
    a56a:	4630      	mov	r0, r6
    a56c:	f001 fe86 	bl	c27c <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    a570:	2300      	movs	r3, #0
    a572:	6333      	str	r3, [r6, #48]	; 0x30
	timer->period = period;
    a574:	e9c6 570a 	strd	r5, r7, [r6, #40]	; 0x28

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    a578:	464a      	mov	r2, r9
    a57a:	4643      	mov	r3, r8
    a57c:	4630      	mov	r0, r6
    a57e:	4903      	ldr	r1, [pc, #12]	; (a58c <z_impl_k_timer_start+0xa0>)
		     duration);
}
    a580:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    a584:	f7ff be7e 	b.w	a284 <z_add_timeout>
}
    a588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    a58c:	0000a461 	.word	0x0000a461

0000a590 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
    a590:	b573      	push	{r0, r1, r4, r5, r6, lr}
    a592:	4606      	mov	r6, r0
    a594:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
    a596:	f001 fc5b 	bl	be50 <k_is_in_isr>
    a59a:	b978      	cbnz	r0, a5bc <z_thread_aligned_alloc+0x2c>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
    a59c:	4b0b      	ldr	r3, [pc, #44]	; (a5cc <z_thread_aligned_alloc+0x3c>)
    a59e:	689b      	ldr	r3, [r3, #8]
    a5a0:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	}

	if (heap != NULL) {
    a5a2:	b17c      	cbz	r4, a5c4 <z_thread_aligned_alloc+0x34>
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
    a5a4:	1d2a      	adds	r2, r5, #4
    a5a6:	d209      	bcs.n	a5bc <z_thread_aligned_alloc+0x2c>
	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
    a5a8:	2000      	movs	r0, #0
    a5aa:	2100      	movs	r1, #0
    a5ac:	e9cd 0100 	strd	r0, r1, [sp]
    a5b0:	f046 0104 	orr.w	r1, r6, #4
    a5b4:	4620      	mov	r0, r4
    a5b6:	f001 ff0c 	bl	c3d2 <k_heap_aligned_alloc>
	if (mem == NULL) {
    a5ba:	b908      	cbnz	r0, a5c0 <z_thread_aligned_alloc+0x30>
		ret = z_heap_aligned_alloc(heap, align, size);
	} else {
		ret = NULL;
    a5bc:	2400      	movs	r4, #0
	}

	return ret;
    a5be:	e001      	b.n	a5c4 <z_thread_aligned_alloc+0x34>
	*heap_ref = heap;
    a5c0:	6004      	str	r4, [r0, #0]
	mem = ++heap_ref;
    a5c2:	1d04      	adds	r4, r0, #4
}
    a5c4:	4620      	mov	r0, r4
    a5c6:	b002      	add	sp, #8
    a5c8:	bd70      	pop	{r4, r5, r6, pc}
    a5ca:	bf00      	nop
    a5cc:	20001ae0 	.word	0x20001ae0

0000a5d0 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    a5d0:	4a02      	ldr	r2, [pc, #8]	; (a5dc <boot_banner+0xc>)
    a5d2:	4903      	ldr	r1, [pc, #12]	; (a5e0 <boot_banner+0x10>)
    a5d4:	4803      	ldr	r0, [pc, #12]	; (a5e4 <boot_banner+0x14>)
    a5d6:	f000 b8e8 	b.w	a7aa <printk>
    a5da:	bf00      	nop
    a5dc:	0000cc43 	.word	0x0000cc43
    a5e0:	0000ede9 	.word	0x0000ede9
    a5e4:	0000edf8 	.word	0x0000edf8

0000a5e8 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    a5e8:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    a5ea:	4c06      	ldr	r4, [pc, #24]	; (a604 <statics_init+0x1c>)
    a5ec:	4d06      	ldr	r5, [pc, #24]	; (a608 <statics_init+0x20>)
    a5ee:	42ac      	cmp	r4, r5
    a5f0:	d301      	bcc.n	a5f6 <statics_init+0xe>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    a5f2:	2000      	movs	r0, #0
    a5f4:	bd38      	pop	{r3, r4, r5, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    a5f6:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    a5fa:	4620      	mov	r0, r4
    a5fc:	f001 fee1 	bl	c3c2 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    a600:	3414      	adds	r4, #20
    a602:	e7f4      	b.n	a5ee <statics_init+0x6>
    a604:	2000016c 	.word	0x2000016c
    a608:	2000016c 	.word	0x2000016c

0000a60c <init_event_queue>:
    event_queue->head = 0;
    a60c:	2100      	movs	r1, #0
    a60e:	f8a0 1078 	strh.w	r1, [r0, #120]	; 0x78
    event_queue->count = 0;
    a612:	f880 107a 	strb.w	r1, [r0, #122]	; 0x7a
	return z_impl_k_sem_init(sem, initial_count, limit);
    a616:	220a      	movs	r2, #10
    a618:	307c      	adds	r0, #124	; 0x7c
    a61a:	f001 bcb3 	b.w	bf84 <z_impl_k_sem_init>

0000a61e <create_motion_event>:
    return event;
    a61e:	2200      	movs	r2, #0
    a620:	7002      	strb	r2, [r0, #0]
    a622:	2206      	movs	r2, #6
    a624:	6041      	str	r1, [r0, #4]
    a626:	6082      	str	r2, [r0, #8]
}
    a628:	4770      	bx	lr

0000a62a <create_hid_event>:
    return event;
    a62a:	2203      	movs	r2, #3
    a62c:	7002      	strb	r2, [r0, #0]
    a62e:	2207      	movs	r2, #7
    a630:	6041      	str	r1, [r0, #4]
    a632:	6082      	str	r2, [r0, #8]
}
    a634:	4770      	bx	lr

0000a636 <enqueue_event>:
void enqueue_event(event_queue_t* event_queue, event_t event) {
    a636:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
    a638:	4604      	mov	r4, r0
    a63a:	a801      	add	r0, sp, #4
    return event_queue->count == NUM_EVENTS;
    a63c:	f894 707a 	ldrb.w	r7, [r4, #122]	; 0x7a
    if (is_queue_full(event_queue)) {
    a640:	2f0a      	cmp	r7, #10
void enqueue_event(event_queue_t* event_queue, event_t event) {
    a642:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    if (is_queue_full(event_queue)) {
    a646:	d018      	beq.n	a67a <enqueue_event+0x44>
    event_queue->events[event_queue->tail] = event;
    a648:	c807      	ldmia	r0, {r0, r1, r2}
    a64a:	f894 5079 	ldrb.w	r5, [r4, #121]	; 0x79
    a64e:	260c      	movs	r6, #12
    a650:	fb06 4605 	mla	r6, r6, r5, r4
    a654:	e886 000b 	stmia.w	r6, {r0, r1, r3}
    event_queue->tail = (event_queue->tail + 1) % NUM_EVENTS;
    a658:	3501      	adds	r5, #1
    a65a:	230a      	movs	r3, #10
    event_queue->count++;
    a65c:	3701      	adds	r7, #1
    event_queue->tail = (event_queue->tail + 1) % NUM_EVENTS;
    a65e:	fbb5 f2f3 	udiv	r2, r5, r3
    a662:	fb03 5512 	mls	r5, r3, r2, r5
    a666:	f884 5079 	strb.w	r5, [r4, #121]	; 0x79
    event_queue->count++;
    a66a:	f884 707a 	strb.w	r7, [r4, #122]	; 0x7a
	z_impl_k_sem_give(sem);
    a66e:	f104 007c 	add.w	r0, r4, #124	; 0x7c
}
    a672:	b004      	add	sp, #16
    a674:	bcf0      	pop	{r4, r5, r6, r7}
    a676:	f7ff b88f 	b.w	9798 <z_impl_k_sem_give>
    a67a:	b004      	add	sp, #16
    a67c:	bcf0      	pop	{r4, r5, r6, r7}
    a67e:	4770      	bx	lr

0000a680 <dequeue_event>:
    return event_queue->count == 0;
    a680:	f890 207a 	ldrb.w	r2, [r0, #122]	; 0x7a
event_t* dequeue_event(event_queue_t* event_queue) {
    a684:	4603      	mov	r3, r0
    if (is_queue_empty(event_queue)) {
    a686:	b172      	cbz	r2, a6a6 <dequeue_event+0x26>
    event_t* event = &event_queue->events[event_queue->head];
    a688:	f890 1078 	ldrb.w	r1, [r0, #120]	; 0x78
    a68c:	eb01 0041 	add.w	r0, r1, r1, lsl #1
    event_queue->head = (event_queue->head + 1) & NUM_EVENTS;
    a690:	3101      	adds	r1, #1
    a692:	f001 010a 	and.w	r1, r1, #10
    event_queue->count--;
    a696:	3a01      	subs	r2, #1
    event_t* event = &event_queue->events[event_queue->head];
    a698:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    event_queue->head = (event_queue->head + 1) & NUM_EVENTS;
    a69c:	f883 1078 	strb.w	r1, [r3, #120]	; 0x78
    event_queue->count--;
    a6a0:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
    return event;
    a6a4:	4770      	bx	lr
        return NULL;
    a6a6:	4610      	mov	r0, r2
}
    a6a8:	4770      	bx	lr

0000a6aa <start_event_manager>:
    k_thread_start(event_manager->event_manager_tid);
    a6aa:	f8d0 009c 	ldr.w	r0, [r0, #156]	; 0x9c
	z_impl_k_thread_start(thread);
    a6ae:	f001 bbda 	b.w	be66 <z_impl_k_thread_start>

0000a6b2 <get_dx>:
    //     }
    //     k_spin_unlock(&pmw3360_dev.state.lock, key);
    }
}

int16_t get_dx(const struct device *pmw3360) {
    a6b2:	b507      	push	{r0, r1, r2, lr}
    a6b4:	6883      	ldr	r3, [r0, #8]
    a6b6:	466a      	mov	r2, sp
    a6b8:	691b      	ldr	r3, [r3, #16]
    a6ba:	2123      	movs	r1, #35	; 0x23
    a6bc:	4798      	blx	r3
    struct sensor_value x;
	sensor_channel_get(pmw3360, SENSOR_CHAN_POS_DX, &x);
    return x.val1;
}
    a6be:	f9bd 0000 	ldrsh.w	r0, [sp]
    a6c2:	b003      	add	sp, #12
    a6c4:	f85d fb04 	ldr.w	pc, [sp], #4

0000a6c8 <get_dy>:

/* return negative value for Y-axis, as thats how the sensor works.*/
int16_t get_dy(const struct device *pmw3360) {
    a6c8:	b507      	push	{r0, r1, r2, lr}
    a6ca:	6883      	ldr	r3, [r0, #8]
    a6cc:	466a      	mov	r2, sp
    a6ce:	691b      	ldr	r3, [r3, #16]
    a6d0:	2124      	movs	r1, #36	; 0x24
    a6d2:	4798      	blx	r3
    struct sensor_value y;
	sensor_channel_get(pmw3360, SENSOR_CHAN_POS_DY, &y);
    return y.val1;
}
    a6d4:	f9bd 0000 	ldrsh.w	r0, [sp]
    a6d8:	b003      	add	sp, #12
    a6da:	f85d fb04 	ldr.w	pc, [sp], #4

0000a6de <motion_thread>:
void motion_thread(void) {
    a6de:	b508      	push	{r3, lr}
    init_pmw3360();
    a6e0:	f7f5 ff7a 	bl	5d8 <init_pmw3360>
        read_motion();
    a6e4:	f7f5 ff8e 	bl	604 <read_motion>
    for (;;) {
    a6e8:	e7fc      	b.n	a6e4 <motion_thread+0x6>

0000a6ea <cbpprintf_external>:
{
    a6ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a6ee:	4607      	mov	r7, r0
    a6f0:	460e      	mov	r6, r1
    a6f2:	4690      	mov	r8, r2
	if (buf == NULL) {
    a6f4:	461d      	mov	r5, r3
    a6f6:	b30b      	cbz	r3, a73c <cbpprintf_external+0x52>
	s = (char *)(buf + args_size + ros_nbr + rws_nbr);
    a6f8:	7818      	ldrb	r0, [r3, #0]
	ros_nbr   = buf[2];
    a6fa:	789c      	ldrb	r4, [r3, #2]
	s_nbr     = buf[1];
    a6fc:	f893 a001 	ldrb.w	sl, [r3, #1]
	rws_nbr   = buf[3];
    a700:	78db      	ldrb	r3, [r3, #3]
	s = (char *)(buf + args_size + ros_nbr + rws_nbr);
    a702:	441c      	add	r4, r3
    a704:	eb04 0480 	add.w	r4, r4, r0, lsl #2
    a708:	442c      	add	r4, r5
	for (i = 0; i < s_nbr; i++) {
    a70a:	f04f 0900 	mov.w	r9, #0
    a70e:	45d1      	cmp	r9, sl
    a710:	d308      	bcc.n	a724 <cbpprintf_external+0x3a>
	return formatter(out, ctx, fmt, u.ap);
    a712:	686a      	ldr	r2, [r5, #4]
    a714:	f105 0308 	add.w	r3, r5, #8
    a718:	4641      	mov	r1, r8
    a71a:	4638      	mov	r0, r7
    a71c:	46b4      	mov	ip, r6
}
    a71e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
    a722:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
    a724:	f814 3b01 	ldrb.w	r3, [r4], #1
		*ps = s;
    a728:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		s += strlen(s) + 1;
    a72c:	4620      	mov	r0, r4
    a72e:	f000 feb2 	bl	b496 <strlen>
    a732:	3001      	adds	r0, #1
    a734:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    a736:	f109 0901 	add.w	r9, r9, #1
    a73a:	e7e8      	b.n	a70e <cbpprintf_external+0x24>
}
    a73c:	f06f 0015 	mvn.w	r0, #21
    a740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0000a744 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    a744:	4603      	mov	r3, r0
    a746:	b158      	cbz	r0, a760 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    a748:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    a74a:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    a74e:	2a01      	cmp	r2, #1
    a750:	d003      	beq.n	a75a <sys_notify_validate+0x16>
    a752:	2a03      	cmp	r2, #3
    a754:	d104      	bne.n	a760 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    a756:	6802      	ldr	r2, [r0, #0]
    a758:	b112      	cbz	r2, a760 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    a75a:	2000      	movs	r0, #0
    a75c:	6098      	str	r0, [r3, #8]
    a75e:	4770      	bx	lr
		return -EINVAL;
    a760:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    a764:	4770      	bx	lr

0000a766 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    a766:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    a768:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    a76a:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    a76e:	2a03      	cmp	r2, #3
    a770:	f04f 0200 	mov.w	r2, #0
{
    a774:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    a776:	bf0c      	ite	eq
    a778:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    a77a:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    a77c:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    a77e:	4770      	bx	lr

0000a780 <arch_printk_char_out>:
}
    a780:	2000      	movs	r0, #0
    a782:	4770      	bx	lr

0000a784 <str_out>:
{
    a784:	b530      	push	{r4, r5, lr}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    a786:	688a      	ldr	r2, [r1, #8]
    a788:	680c      	ldr	r4, [r1, #0]
		ctx->str[ctx->count++] = '\0';
    a78a:	1c55      	adds	r5, r2, #1
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    a78c:	b114      	cbz	r4, a794 <str_out+0x10>
    a78e:	684b      	ldr	r3, [r1, #4]
    a790:	4293      	cmp	r3, r2
    a792:	dc01      	bgt.n	a798 <str_out+0x14>
		ctx->count++;
    a794:	608d      	str	r5, [r1, #8]
}
    a796:	bd30      	pop	{r4, r5, pc}
	if (ctx->count == ctx->max - 1) {
    a798:	3b01      	subs	r3, #1
    a79a:	4293      	cmp	r3, r2
		ctx->str[ctx->count++] = '\0';
    a79c:	bf08      	it	eq
    a79e:	2200      	moveq	r2, #0
    a7a0:	608d      	str	r5, [r1, #8]
    a7a2:	bf0c      	ite	eq
    a7a4:	54e2      	strbeq	r2, [r4, r3]
		ctx->str[ctx->count++] = c;
    a7a6:	54a0      	strbne	r0, [r4, r2]
    a7a8:	e7f5      	b.n	a796 <str_out+0x12>

0000a7aa <printk>:
{
    a7aa:	b40f      	push	{r0, r1, r2, r3}
    a7ac:	b507      	push	{r0, r1, r2, lr}
    a7ae:	a904      	add	r1, sp, #16
    a7b0:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    a7b4:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
    a7b6:	f000 fd51 	bl	b25c <z_log_vprintk>
}
    a7ba:	b003      	add	sp, #12
    a7bc:	f85d eb04 	ldr.w	lr, [sp], #4
    a7c0:	b004      	add	sp, #16
    a7c2:	4770      	bx	lr

0000a7c4 <snprintk>:
{
    a7c4:	b40c      	push	{r2, r3}
    a7c6:	b507      	push	{r0, r1, r2, lr}
    a7c8:	ab04      	add	r3, sp, #16
    a7ca:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
    a7ce:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
    a7d0:	f7f6 fb24 	bl	e1c <vsnprintk>
}
    a7d4:	b003      	add	sp, #12
    a7d6:	f85d eb04 	ldr.w	lr, [sp], #4
    a7da:	b002      	add	sp, #8
    a7dc:	4770      	bx	lr

0000a7de <sys_slist_find_and_remove>:
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a7de:	b510      	push	{r4, lr}
    a7e0:	4603      	mov	r3, r0
	return list->head;
    a7e2:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a7e4:	2200      	movs	r2, #0
    a7e6:	b158      	cbz	r0, a800 <sys_slist_find_and_remove+0x22>
    a7e8:	4288      	cmp	r0, r1
    a7ea:	d10f      	bne.n	a80c <sys_slist_find_and_remove+0x2e>
	return node->next;
    a7ec:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    a7ee:	685c      	ldr	r4, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    a7f0:	b93a      	cbnz	r2, a802 <sys_slist_find_and_remove+0x24>
    a7f2:	42a1      	cmp	r1, r4
	list->head = node;
    a7f4:	6018      	str	r0, [r3, #0]
Z_GENLIST_REMOVE(slist, snode)
    a7f6:	d100      	bne.n	a7fa <sys_slist_find_and_remove+0x1c>
	list->tail = node;
    a7f8:	6058      	str	r0, [r3, #4]
	parent->next = child;
    a7fa:	2300      	movs	r3, #0
    a7fc:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a7fe:	2001      	movs	r0, #1
    a800:	bd10      	pop	{r4, pc}
Z_GENLIST_REMOVE(slist, snode)
    a802:	42a1      	cmp	r1, r4
	parent->next = child;
    a804:	6010      	str	r0, [r2, #0]
	list->tail = node;
    a806:	bf08      	it	eq
    a808:	605a      	streq	r2, [r3, #4]
}
    a80a:	e7f6      	b.n	a7fa <sys_slist_find_and_remove+0x1c>
	return node->next;
    a80c:	4602      	mov	r2, r0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    a80e:	6800      	ldr	r0, [r0, #0]
    a810:	e7e9      	b.n	a7e6 <sys_slist_find_and_remove+0x8>

0000a812 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    a812:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    a814:	f013 0307 	ands.w	r3, r3, #7
    a818:	d105      	bne.n	a826 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    a81a:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    a81c:	2b00      	cmp	r3, #0
    a81e:	bf0c      	ite	eq
    a820:	2000      	moveq	r0, #0
    a822:	2003      	movne	r0, #3
    a824:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    a826:	2b02      	cmp	r3, #2
    a828:	d105      	bne.n	a836 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    a82a:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    a82c:	2b00      	cmp	r3, #0
    a82e:	bf14      	ite	ne
    a830:	2000      	movne	r0, #0
    a832:	2004      	moveq	r0, #4
    a834:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    a836:	2b01      	cmp	r3, #1
    a838:	d105      	bne.n	a846 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    a83a:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    a83c:	2b00      	cmp	r3, #0
    a83e:	bf0c      	ite	eq
    a840:	2000      	moveq	r0, #0
    a842:	2005      	movne	r0, #5
    a844:	4770      	bx	lr
	int evt = EVT_NOP;
    a846:	2000      	movs	r0, #0
}
    a848:	4770      	bx	lr

0000a84a <notify_one>:
{
    a84a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a84e:	460d      	mov	r5, r1
    a850:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    a852:	4619      	mov	r1, r3
    a854:	1d28      	adds	r0, r5, #4
{
    a856:	4690      	mov	r8, r2
    a858:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    a85a:	f7ff ff84 	bl	a766 <sys_notify_finalize>
	if (cb) {
    a85e:	4604      	mov	r4, r0
    a860:	b138      	cbz	r0, a872 <notify_one+0x28>
		cb(mgr, cli, state, res);
    a862:	4633      	mov	r3, r6
    a864:	4642      	mov	r2, r8
    a866:	4629      	mov	r1, r5
    a868:	4638      	mov	r0, r7
    a86a:	46a4      	mov	ip, r4
}
    a86c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    a870:	4760      	bx	ip
}
    a872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000a876 <transition_complete>:
{
    a876:	b410      	push	{r4}
	__asm__ volatile(
    a878:	f04f 0420 	mov.w	r4, #32
    a87c:	f3ef 8211 	mrs	r2, BASEPRI
    a880:	f384 8812 	msr	BASEPRI_MAX, r4
    a884:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    a888:	6141      	str	r1, [r0, #20]
}
    a88a:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    a88c:	2101      	movs	r1, #1
    a88e:	f7f6 bad9 	b.w	e44 <process_event>

0000a892 <validate_args>:
{
    a892:	b510      	push	{r4, lr}
    a894:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    a896:	b140      	cbz	r0, a8aa <validate_args+0x18>
    a898:	b139      	cbz	r1, a8aa <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    a89a:	1d08      	adds	r0, r1, #4
    a89c:	f7ff ff52 	bl	a744 <sys_notify_validate>
	if ((rv == 0)
    a8a0:	b928      	cbnz	r0, a8ae <validate_args+0x1c>
	    && ((cli->notify.flags
    a8a2:	68a3      	ldr	r3, [r4, #8]
    a8a4:	f033 0303 	bics.w	r3, r3, #3
    a8a8:	d001      	beq.n	a8ae <validate_args+0x1c>
		rv = -EINVAL;
    a8aa:	f06f 0015 	mvn.w	r0, #21
}
    a8ae:	bd10      	pop	{r4, pc}

0000a8b0 <onoff_manager_init>:
{
    a8b0:	b538      	push	{r3, r4, r5, lr}
    a8b2:	460c      	mov	r4, r1
	if ((mgr == NULL)
    a8b4:	4605      	mov	r5, r0
    a8b6:	b158      	cbz	r0, a8d0 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    a8b8:	b151      	cbz	r1, a8d0 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    a8ba:	680b      	ldr	r3, [r1, #0]
    a8bc:	b143      	cbz	r3, a8d0 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    a8be:	684b      	ldr	r3, [r1, #4]
    a8c0:	b133      	cbz	r3, a8d0 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    a8c2:	221c      	movs	r2, #28
    a8c4:	2100      	movs	r1, #0
    a8c6:	f000 fe0d 	bl	b4e4 <memset>
    a8ca:	612c      	str	r4, [r5, #16]
	return 0;
    a8cc:	2000      	movs	r0, #0
}
    a8ce:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    a8d0:	f06f 0015 	mvn.w	r0, #21
    a8d4:	e7fb      	b.n	a8ce <onoff_manager_init+0x1e>

0000a8d6 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    a8d6:	b570      	push	{r4, r5, r6, lr}
    a8d8:	4604      	mov	r4, r0
    a8da:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    a8dc:	f7ff ffd9 	bl	a892 <validate_args>

	if (rv < 0) {
    a8e0:	1e05      	subs	r5, r0, #0
    a8e2:	db31      	blt.n	a948 <onoff_request+0x72>
    a8e4:	f04f 0320 	mov.w	r3, #32
    a8e8:	f3ef 8111 	mrs	r1, BASEPRI
    a8ec:	f383 8812 	msr	BASEPRI_MAX, r3
    a8f0:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    a8f4:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    a8f6:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    a8f8:	f64f 75ff 	movw	r5, #65535	; 0xffff
    a8fc:	42ab      	cmp	r3, r5
    a8fe:	f000 0207 	and.w	r2, r0, #7
    a902:	d02e      	beq.n	a962 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    a904:	2a02      	cmp	r2, #2
    a906:	d10e      	bne.n	a926 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    a908:	3301      	adds	r3, #1
    a90a:	8363      	strh	r3, [r4, #26]
	rv = state;
    a90c:	4615      	mov	r5, r2
		notify = true;
    a90e:	2301      	movs	r3, #1
	__asm__ volatile(
    a910:	f381 8811 	msr	BASEPRI, r1
    a914:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    a918:	b1b3      	cbz	r3, a948 <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    a91a:	2300      	movs	r3, #0
    a91c:	4631      	mov	r1, r6
    a91e:	4620      	mov	r0, r4
    a920:	f7ff ff93 	bl	a84a <notify_one>
    a924:	e010      	b.n	a948 <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    a926:	0783      	lsls	r3, r0, #30
    a928:	d001      	beq.n	a92e <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    a92a:	2a06      	cmp	r2, #6
    a92c:	d10e      	bne.n	a94c <onoff_request+0x76>
	parent->next = child;
    a92e:	2300      	movs	r3, #0
    a930:	6033      	str	r3, [r6, #0]
	return list->tail;
    a932:	6863      	ldr	r3, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    a934:	b993      	cbnz	r3, a95c <onoff_request+0x86>
	list->head = node;
    a936:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    a93a:	4615      	mov	r5, r2
    a93c:	b962      	cbnz	r2, a958 <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    a93e:	460a      	mov	r2, r1
    a940:	4620      	mov	r0, r4
    a942:	2102      	movs	r1, #2
    a944:	f7f6 fa7e 	bl	e44 <process_event>
		}
	}

	return rv;
}
    a948:	4628      	mov	r0, r5
    a94a:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    a94c:	2a05      	cmp	r2, #5
    a94e:	bf0c      	ite	eq
    a950:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    a954:	f06f 0504 	mvnne.w	r5, #4
    a958:	2300      	movs	r3, #0
    a95a:	e7d9      	b.n	a910 <onoff_request+0x3a>
	parent->next = child;
    a95c:	601e      	str	r6, [r3, #0]
	list->tail = node;
    a95e:	6066      	str	r6, [r4, #4]
}
    a960:	e7eb      	b.n	a93a <onoff_request+0x64>
		rv = -EAGAIN;
    a962:	f06f 050a 	mvn.w	r5, #10
    a966:	e7f7      	b.n	a958 <onoff_request+0x82>

0000a968 <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
    a968:	b510      	push	{r4, lr}
	__asm__ volatile(
    a96a:	f04f 0320 	mov.w	r3, #32
    a96e:	f3ef 8211 	mrs	r2, BASEPRI
    a972:	f383 8812 	msr	BASEPRI_MAX, r3
    a976:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    a97a:	8b04      	ldrh	r4, [r0, #24]
    a97c:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
    a980:	2c02      	cmp	r4, #2
    a982:	d00a      	beq.n	a99a <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
    a984:	2c01      	cmp	r4, #1
    a986:	bf0c      	ite	eq
    a988:	f06f 0004 	mvneq.w	r0, #4
    a98c:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
    a990:	f382 8811 	msr	BASEPRI, r2
    a994:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
    a998:	e008      	b.n	a9ac <onoff_release+0x44>
	mgr->refs -= 1U;
    a99a:	8b43      	ldrh	r3, [r0, #26]
    a99c:	3b01      	subs	r3, #1
    a99e:	b29b      	uxth	r3, r3
    a9a0:	8343      	strh	r3, [r0, #26]
	if (stop) {
    a9a2:	b923      	cbnz	r3, a9ae <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
    a9a4:	4621      	mov	r1, r4
    a9a6:	f7f6 fa4d 	bl	e44 <process_event>
	int rv = state;
    a9aa:	4620      	mov	r0, r4
}
    a9ac:	bd10      	pop	{r4, pc}
	int rv = state;
    a9ae:	4620      	mov	r0, r4
    a9b0:	e7ee      	b.n	a990 <onoff_release+0x28>

0000a9b2 <onoff_cancel>:
	return rv;
}

int onoff_cancel(struct onoff_manager *mgr,
		 struct onoff_client *cli)
{
    a9b2:	b538      	push	{r3, r4, r5, lr}
	if ((mgr == NULL) || (cli == NULL)) {
    a9b4:	b1b0      	cbz	r0, a9e4 <onoff_cancel+0x32>
    a9b6:	b1a9      	cbz	r1, a9e4 <onoff_cancel+0x32>
	__asm__ volatile(
    a9b8:	f04f 0220 	mov.w	r2, #32
    a9bc:	f3ef 8511 	mrs	r5, BASEPRI
    a9c0:	f382 8812 	msr	BASEPRI_MAX, r2
    a9c4:	f3bf 8f6f 	isb	sy
		return -EINVAL;
	}

	int rv = -EALREADY;
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    a9c8:	8b04      	ldrh	r4, [r0, #24]

	if (sys_slist_find_and_remove(&mgr->clients, &cli->node)) {
    a9ca:	f7ff ff08 	bl	a7de <sys_slist_find_and_remove>
    a9ce:	b130      	cbz	r0, a9de <onoff_cancel+0x2c>
		__ASSERT_NO_MSG((state == ONOFF_STATE_TO_ON)
				|| (state == ONOFF_STATE_TO_OFF)
				|| (state == ONOFF_STATE_RESETTING));
		rv = state;
    a9d0:	f004 0007 	and.w	r0, r4, #7
	__asm__ volatile(
    a9d4:	f385 8811 	msr	BASEPRI, r5
    a9d8:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&mgr->lock, key);

	return rv;
}
    a9dc:	bd38      	pop	{r3, r4, r5, pc}
	int rv = -EALREADY;
    a9de:	f06f 0077 	mvn.w	r0, #119	; 0x77
    a9e2:	e7f7      	b.n	a9d4 <onoff_cancel+0x22>
		return -EINVAL;
    a9e4:	f06f 0015 	mvn.w	r0, #21
    a9e8:	e7f8      	b.n	a9dc <onoff_cancel+0x2a>

0000a9ea <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    a9ea:	4604      	mov	r4, r0
    a9ec:	b508      	push	{r3, lr}
    a9ee:	4608      	mov	r0, r1
    a9f0:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    a9f2:	461a      	mov	r2, r3
    a9f4:	47a0      	blx	r4
	return z_impl_z_current_get();
    a9f6:	f7ff fb77 	bl	a0e8 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    a9fa:	f7f9 f901 	bl	3c00 <z_impl_k_thread_abort>

0000a9fe <chunk_size>:
	void *cmem = &buf[c];

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    a9fe:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    aa02:	8840      	ldrh	r0, [r0, #2]
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
}
    aa04:	0840      	lsrs	r0, r0, #1
    aa06:	4770      	bx	lr

0000aa08 <free_list_add>:
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
    aa08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aa0a:	4603      	mov	r3, r0
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
    aa0c:	f7ff fff7 	bl	a9fe <chunk_size>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    aa10:	fab0 f080 	clz	r0, r0
    aa14:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    aa18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
    aa1c:	00ca      	lsls	r2, r1, #3
    aa1e:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    aa22:	1d17      	adds	r7, r2, #4
{
    aa24:	460c      	mov	r4, r1
    aa26:	3206      	adds	r2, #6
    aa28:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
    aa2a:	b956      	cbnz	r6, aa42 <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    aa2c:	2101      	movs	r1, #1
    aa2e:	fa01 f000 	lsl.w	r0, r1, r0
    aa32:	68d9      	ldr	r1, [r3, #12]
    aa34:	4301      	orrs	r1, r0
    aa36:	60d9      	str	r1, [r3, #12]
		b->next = c;
    aa38:	f8cc 4010 	str.w	r4, [ip, #16]
    aa3c:	53dd      	strh	r5, [r3, r7]
    aa3e:	529d      	strh	r5, [r3, r2]
		free_list_add_bidx(h, c, bidx);
	}
}
    aa40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    aa42:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    aa44:	3104      	adds	r1, #4
    aa46:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    aa48:	53d8      	strh	r0, [r3, r7]
    aa4a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    aa4e:	529e      	strh	r6, [r3, r2]
    aa50:	80c5      	strh	r5, [r0, #6]
    aa52:	525d      	strh	r5, [r3, r1]
    aa54:	e7f4      	b.n	aa40 <free_list_add+0x38>

0000aa56 <free_list_remove_bidx>:
{
    aa56:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
    aa58:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    aa5c:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
    aa5e:	4299      	cmp	r1, r3
    aa60:	f102 0104 	add.w	r1, r2, #4
    aa64:	d10a      	bne.n	aa7c <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
    aa66:	2301      	movs	r3, #1
    aa68:	fa03 f202 	lsl.w	r2, r3, r2
    aa6c:	68c3      	ldr	r3, [r0, #12]
    aa6e:	ea23 0302 	bic.w	r3, r3, r2
    aa72:	60c3      	str	r3, [r0, #12]
		b->next = 0;
    aa74:	2300      	movs	r3, #0
    aa76:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
    aa7a:	bd10      	pop	{r4, pc}
    aa7c:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
    aa7e:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
    aa82:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
    aa86:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    aa8a:	80cb      	strh	r3, [r1, #6]
    aa8c:	8082      	strh	r2, [r0, #4]
}
    aa8e:	e7f4      	b.n	aa7a <free_list_remove_bidx+0x24>

0000aa90 <free_list_remove>:
{
    aa90:	b508      	push	{r3, lr}
    aa92:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    aa94:	f7ff ffb3 	bl	a9fe <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    aa98:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
    aa9c:	f1c2 021f 	rsb	r2, r2, #31
    aaa0:	4618      	mov	r0, r3
}
    aaa2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
    aaa6:	f7ff bfd6 	b.w	aa56 <free_list_remove_bidx>

0000aaaa <alloc_chunk>:

	return chunk_sz - (addr - chunk_base);
}

static chunkid_t alloc_chunk(struct z_heap *h, chunksz_t sz)
{
    aaaa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    aaae:	fab1 f581 	clz	r5, r1
    aab2:	f1c5 091f 	rsb	r9, r5, #31
	 * course.  But even in pathological situations we still
	 * maintain our constant time performance and at worst see
	 * fragmentation waste of the order of the block allocated
	 * only.
	 */
	if (b->next) {
    aab6:	eb00 0789 	add.w	r7, r0, r9, lsl #2
{
    aaba:	4603      	mov	r3, r0
	if (b->next) {
    aabc:	693a      	ldr	r2, [r7, #16]
{
    aabe:	460e      	mov	r6, r1
	if (b->next) {
    aac0:	b1c2      	cbz	r2, aaf4 <alloc_chunk+0x4a>
    aac2:	f04f 0803 	mov.w	r8, #3
		chunkid_t first = b->next;
		int i = CONFIG_SYS_HEAP_ALLOC_LOOPS;
		do {
			chunkid_t c = b->next;
    aac6:	693c      	ldr	r4, [r7, #16]
			if (chunk_size(h, c) >= sz) {
    aac8:	4618      	mov	r0, r3
    aaca:	4621      	mov	r1, r4
    aacc:	f7ff ff97 	bl	a9fe <chunk_size>
    aad0:	42b0      	cmp	r0, r6
    aad2:	d306      	bcc.n	aae2 <alloc_chunk+0x38>
				free_list_remove_bidx(h, c, bi);
    aad4:	464a      	mov	r2, r9

	if (bmask != 0U) {
		int minbucket = __builtin_ctz(bmask);
		chunkid_t c = h->buckets[minbucket].next;

		free_list_remove_bidx(h, c, minbucket);
    aad6:	4618      	mov	r0, r3
    aad8:	f7ff ffbd 	bl	aa56 <free_list_remove_bidx>
		CHECK(chunk_size(h, c) >= sz);
		return c;
	}

	return 0;
}
    aadc:	4620      	mov	r0, r4
    aade:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
    aae2:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
		} while (--i && b->next != first);
    aae6:	f1b8 0801 	subs.w	r8, r8, #1
    aaea:	88c0      	ldrh	r0, [r0, #6]
			b->next = next_free_chunk(h, c);
    aaec:	6138      	str	r0, [r7, #16]
		} while (--i && b->next != first);
    aaee:	d001      	beq.n	aaf4 <alloc_chunk+0x4a>
    aaf0:	4282      	cmp	r2, r0
    aaf2:	d1e8      	bne.n	aac6 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
    aaf4:	f1c5 0220 	rsb	r2, r5, #32
    aaf8:	f04f 34ff 	mov.w	r4, #4294967295
    aafc:	4094      	lsls	r4, r2
    aafe:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
    ab00:	4014      	ands	r4, r2
    ab02:	d0eb      	beq.n	aadc <alloc_chunk+0x32>
		int minbucket = __builtin_ctz(bmask);
    ab04:	fa94 f2a4 	rbit	r2, r4
    ab08:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
    ab0c:	1d11      	adds	r1, r2, #4
    ab0e:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
    ab12:	4621      	mov	r1, r4
    ab14:	e7df      	b.n	aad6 <alloc_chunk+0x2c>

0000ab16 <merge_chunks>:
{
    ab16:	b538      	push	{r3, r4, r5, lr}
    ab18:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    ab1a:	f7ff ff70 	bl	a9fe <chunk_size>
{
    ab1e:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    ab20:	4604      	mov	r4, r0
    ab22:	4611      	mov	r1, r2
    ab24:	4618      	mov	r0, r3
    ab26:	f7ff ff6a 	bl	a9fe <chunk_size>
		((uint16_t *)cmem)[f] = val;
    ab2a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
    ab2e:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    ab30:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
    ab32:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
    ab34:	4618      	mov	r0, r3
    ab36:	f7ff ff62 	bl	a9fe <chunk_size>
	void *cmem = &buf[c];
    ab3a:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    ab3c:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
    ab40:	bd38      	pop	{r3, r4, r5, pc}

0000ab42 <split_chunks>:
{
    ab42:	b538      	push	{r3, r4, r5, lr}
    ab44:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
    ab46:	f7ff ff5a 	bl	a9fe <chunk_size>
{
    ab4a:	460c      	mov	r4, r1
	chunksz_t rsz = sz0 - lsz;
    ab4c:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
    ab4e:	1a51      	subs	r1, r2, r1
    ab50:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunksz_t rsz = sz0 - lsz;
    ab54:	4405      	add	r5, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    ab56:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
    ab58:	8060      	strh	r0, [r4, #2]
    ab5a:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    ab5e:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
    ab60:	8044      	strh	r4, [r0, #2]
    ab62:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
    ab66:	4618      	mov	r0, r3
    ab68:	4611      	mov	r1, r2
    ab6a:	f7ff ff48 	bl	a9fe <chunk_size>
	void *cmem = &buf[c];
    ab6e:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
    ab70:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
    ab74:	bd38      	pop	{r3, r4, r5, pc}

0000ab76 <free_chunk>:
{
    ab76:	b538      	push	{r3, r4, r5, lr}
    ab78:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
    ab7a:	f7ff ff40 	bl	a9fe <chunk_size>
    ab7e:	460c      	mov	r4, r1
    ab80:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
    ab82:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    ab86:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
    ab88:	07da      	lsls	r2, r3, #31
    ab8a:	d40a      	bmi.n	aba2 <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
    ab8c:	4628      	mov	r0, r5
    ab8e:	f7ff ff7f 	bl	aa90 <free_list_remove>
	return c + chunk_size(h, c);
    ab92:	4621      	mov	r1, r4
    ab94:	4628      	mov	r0, r5
    ab96:	f7ff ff32 	bl	a9fe <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
    ab9a:	1822      	adds	r2, r4, r0
    ab9c:	4628      	mov	r0, r5
    ab9e:	f7ff ffba 	bl	ab16 <merge_chunks>
		return ((uint16_t *)cmem)[f];
    aba2:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    aba6:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
    aba8:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    abac:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
    abae:	07db      	lsls	r3, r3, #31
    abb0:	d40c      	bmi.n	abcc <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
    abb2:	4628      	mov	r0, r5
    abb4:	f7ff ff6c 	bl	aa90 <free_list_remove>
		return ((uint16_t *)cmem)[f];
    abb8:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
    abbc:	4622      	mov	r2, r4
    abbe:	1a61      	subs	r1, r4, r1
    abc0:	4628      	mov	r0, r5
    abc2:	f7ff ffa8 	bl	ab16 <merge_chunks>
    abc6:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    abca:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
    abcc:	4621      	mov	r1, r4
    abce:	4628      	mov	r0, r5
}
    abd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
    abd4:	f7ff bf18 	b.w	aa08 <free_list_add>

0000abd8 <sys_heap_free>:
	if (mem == NULL) {
    abd8:	b161      	cbz	r1, abf4 <sys_heap_free+0x1c>
    abda:	6800      	ldr	r0, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    abdc:	3904      	subs	r1, #4
    abde:	1a09      	subs	r1, r1, r0
	void *cmem = &buf[c];
    abe0:	f021 0307 	bic.w	r3, r1, #7
    abe4:	4403      	add	r3, r0
	free_chunk(h, c);
    abe6:	08c9      	lsrs	r1, r1, #3
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    abe8:	885a      	ldrh	r2, [r3, #2]
    abea:	f022 0201 	bic.w	r2, r2, #1
    abee:	805a      	strh	r2, [r3, #2]
    abf0:	f7ff bfc1 	b.w	ab76 <free_chunk>
}
    abf4:	4770      	bx	lr

0000abf6 <sys_heap_alloc>:

void *sys_heap_alloc(struct sys_heap *heap, size_t bytes)
{
    abf6:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
    abf8:	6805      	ldr	r5, [r0, #0]
	void *mem;

	if (bytes == 0U || size_too_big(h, bytes)) {
    abfa:	b909      	cbnz	r1, ac00 <sys_heap_alloc+0xa>
		return NULL;
    abfc:	2000      	movs	r0, #0
	heap_listener_notify_alloc(HEAP_ID_FROM_POINTER(heap), mem,
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	return mem;
}
    abfe:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
    ac00:	68ab      	ldr	r3, [r5, #8]
    ac02:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    ac06:	d9f9      	bls.n	abfc <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    ac08:	310b      	adds	r1, #11
    ac0a:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
    ac0c:	4621      	mov	r1, r4
    ac0e:	4628      	mov	r0, r5
    ac10:	f7ff ff4b 	bl	aaaa <alloc_chunk>
	if (c == 0U) {
    ac14:	4606      	mov	r6, r0
    ac16:	2800      	cmp	r0, #0
    ac18:	d0f0      	beq.n	abfc <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
    ac1a:	4601      	mov	r1, r0
    ac1c:	4628      	mov	r0, r5
    ac1e:	f7ff feee 	bl	a9fe <chunk_size>
    ac22:	42a0      	cmp	r0, r4
    ac24:	d907      	bls.n	ac36 <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
    ac26:	1932      	adds	r2, r6, r4
    ac28:	4628      	mov	r0, r5
    ac2a:	f7ff ff8a 	bl	ab42 <split_chunks>
		free_list_add(h, c + chunk_sz);
    ac2e:	4611      	mov	r1, r2
    ac30:	4628      	mov	r0, r5
    ac32:	f7ff fee9 	bl	aa08 <free_list_add>
	void *cmem = &buf[c];
    ac36:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
    ac3a:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    ac3c:	8853      	ldrh	r3, [r2, #2]
    ac3e:	f043 0301 	orr.w	r3, r3, #1
    ac42:	8053      	strh	r3, [r2, #2]
    ac44:	3004      	adds	r0, #4
	return mem;
    ac46:	e7da      	b.n	abfe <sys_heap_alloc+0x8>

0000ac48 <sys_heap_aligned_alloc>:

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    ac48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    ac4c:	4614      	mov	r4, r2
	 * We allow for one bit of rewind in addition to the alignment
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
    ac4e:	424a      	negs	r2, r1
    ac50:	ea02 0701 	and.w	r7, r2, r1
	if (align != rew) {
    ac54:	ea31 0202 	bics.w	r2, r1, r2
{
    ac58:	4603      	mov	r3, r0
	if (align != rew) {
    ac5a:	d00a      	beq.n	ac72 <sys_heap_aligned_alloc+0x2a>
		return false;
    ac5c:	2f04      	cmp	r7, #4
    ac5e:	463a      	mov	r2, r7
    ac60:	46b9      	mov	r9, r7
    ac62:	bf28      	it	cs
    ac64:	2204      	movcs	r2, #4
		align -= rew;
    ac66:	1bcf      	subs	r7, r1, r7
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");

	if (bytes == 0 || size_too_big(h, bytes)) {
    ac68:	b974      	cbnz	r4, ac88 <sys_heap_aligned_alloc+0x40>
		return NULL;
    ac6a:	2500      	movs	r5, #0
	heap_listener_notify_alloc(HEAP_ID_FROM_POINTER(heap), mem,
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	return mem;
}
    ac6c:	4628      	mov	r0, r5
    ac6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
    ac72:	2904      	cmp	r1, #4
    ac74:	d804      	bhi.n	ac80 <sys_heap_aligned_alloc+0x38>
			return sys_heap_alloc(heap, bytes);
    ac76:	4621      	mov	r1, r4
}
    ac78:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    ac7c:	f7ff bfbb 	b.w	abf6 <sys_heap_alloc>
		rew = 0;
    ac80:	f04f 0900 	mov.w	r9, #0
		gap = chunk_header_bytes(h);
    ac84:	2204      	movs	r2, #4
    ac86:	e7ef      	b.n	ac68 <sys_heap_aligned_alloc+0x20>
	struct z_heap *h = heap->heap;
    ac88:	681e      	ldr	r6, [r3, #0]
	if (bytes == 0 || size_too_big(h, bytes)) {
    ac8a:	68b3      	ldr	r3, [r6, #8]
    ac8c:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    ac90:	d9eb      	bls.n	ac6a <sys_heap_aligned_alloc+0x22>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    ac92:	f104 010b 	add.w	r1, r4, #11
    ac96:	4439      	add	r1, r7
    ac98:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    ac9a:	08c9      	lsrs	r1, r1, #3
    ac9c:	4630      	mov	r0, r6
    ac9e:	f7ff ff04 	bl	aaaa <alloc_chunk>
	if (c0 == 0) {
    aca2:	4680      	mov	r8, r0
    aca4:	2800      	cmp	r0, #0
    aca6:	d0e0      	beq.n	ac6a <sys_heap_aligned_alloc+0x22>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    aca8:	f109 0504 	add.w	r5, r9, #4
    acac:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    acb0:	1e7b      	subs	r3, r7, #1
    acb2:	4435      	add	r5, r6
    acb4:	441d      	add	r5, r3
    acb6:	427f      	negs	r7, r7
    acb8:	403d      	ands	r5, r7
    acba:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    acbe:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    acc0:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    acc2:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    acc4:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    acc6:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    acca:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    accc:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    acd0:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    acd4:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    acd8:	d208      	bcs.n	acec <sys_heap_aligned_alloc+0xa4>
		split_chunks(h, c0, c);
    acda:	4601      	mov	r1, r0
    acdc:	463a      	mov	r2, r7
    acde:	4630      	mov	r0, r6
    ace0:	f7ff ff2f 	bl	ab42 <split_chunks>
		free_list_add(h, c0);
    ace4:	4641      	mov	r1, r8
    ace6:	4630      	mov	r0, r6
    ace8:	f7ff fe8e 	bl	aa08 <free_list_add>
	return c + chunk_size(h, c);
    acec:	4639      	mov	r1, r7
    acee:	4630      	mov	r0, r6
    acf0:	f7ff fe85 	bl	a9fe <chunk_size>
    acf4:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    acf6:	4284      	cmp	r4, r0
    acf8:	d207      	bcs.n	ad0a <sys_heap_aligned_alloc+0xc2>
		split_chunks(h, c, c_end);
    acfa:	4630      	mov	r0, r6
    acfc:	4622      	mov	r2, r4
    acfe:	f7ff ff20 	bl	ab42 <split_chunks>
		free_list_add(h, c_end);
    ad02:	4621      	mov	r1, r4
    ad04:	4630      	mov	r0, r6
    ad06:	f7ff fe7f 	bl	aa08 <free_list_add>
	void *cmem = &buf[c];
    ad0a:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    ad0e:	8873      	ldrh	r3, [r6, #2]
    ad10:	f043 0301 	orr.w	r3, r3, #1
    ad14:	8073      	strh	r3, [r6, #2]
    ad16:	e7a9      	b.n	ac6c <sys_heap_aligned_alloc+0x24>

0000ad18 <sys_heap_init>:
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
    ad18:	3a04      	subs	r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    ad1a:	1dcb      	adds	r3, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    ad1c:	4411      	add	r1, r2
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    ad1e:	f023 0307 	bic.w	r3, r3, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    ad22:	f021 0107 	bic.w	r1, r1, #7
{
    ad26:	b4f0      	push	{r4, r5, r6, r7}
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    ad28:	1acd      	subs	r5, r1, r3
    ad2a:	08ea      	lsrs	r2, r5, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    ad2c:	6003      	str	r3, [r0, #0]
	return 31 - __builtin_clz(usable_sz);
    ad2e:	fab2 f082 	clz	r0, r2
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    ad32:	f1c0 0424 	rsb	r4, r0, #36	; 0x24
    ad36:	00a4      	lsls	r4, r4, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    ad38:	3407      	adds	r4, #7
	h->avail_buckets = 0;
    ad3a:	2600      	movs	r6, #0
    ad3c:	08e1      	lsrs	r1, r4, #3
	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    ad3e:	f1c0 0020 	rsb	r0, r0, #32
    ad42:	f103 0410 	add.w	r4, r3, #16
	h->end_chunk = heap_sz;
    ad46:	609a      	str	r2, [r3, #8]
	h->avail_buckets = 0;
    ad48:	60de      	str	r6, [r3, #12]
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
    ad4a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    ad4e:	4284      	cmp	r4, r0
    ad50:	d118      	bne.n	ad84 <sys_heap_init+0x6c>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    ad52:	0048      	lsls	r0, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    ad54:	f040 0001 	orr.w	r0, r0, #1
    ad58:	8058      	strh	r0, [r3, #2]
		((uint16_t *)cmem)[f] = val;
    ad5a:	eb03 04c1 	add.w	r4, r3, r1, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    ad5e:	1a50      	subs	r0, r2, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    ad60:	0047      	lsls	r7, r0, #1
		((uint16_t *)cmem)[f] = val;
    ad62:	801e      	strh	r6, [r3, #0]
    ad64:	8067      	strh	r7, [r4, #2]
    ad66:	195c      	adds	r4, r3, r5
    ad68:	f823 1031 	strh.w	r1, [r3, r1, lsl #3]
	void *cmem = &buf[c];
    ad6c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
		((uint16_t *)cmem)[f] = val;
    ad70:	8066      	strh	r6, [r4, #2]
    ad72:	5358      	strh	r0, [r3, r5]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    ad74:	8850      	ldrh	r0, [r2, #2]
    ad76:	f040 0001 	orr.w	r0, r0, #1
    ad7a:	8050      	strh	r0, [r2, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
    ad7c:	bcf0      	pop	{r4, r5, r6, r7}
	free_list_add(h, chunk0_size);
    ad7e:	4618      	mov	r0, r3
    ad80:	f7ff be42 	b.w	aa08 <free_list_add>
		h->buckets[i].next = 0;
    ad84:	f844 6b04 	str.w	r6, [r4], #4
	for (int i = 0; i < nb_buckets; i++) {
    ad88:	e7e1      	b.n	ad4e <sys_heap_init+0x36>

0000ad8a <encode_uint>:
{
    ad8a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ad8e:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    ad90:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    ad92:	2b6f      	cmp	r3, #111	; 0x6f
{
    ad94:	4680      	mov	r8, r0
    ad96:	460f      	mov	r7, r1
    ad98:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    ad9a:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    ad9e:	d029      	beq.n	adf4 <encode_uint+0x6a>
    ada0:	d824      	bhi.n	adec <encode_uint+0x62>
		return 16;
    ada2:	2b58      	cmp	r3, #88	; 0x58
    ada4:	bf14      	ite	ne
    ada6:	260a      	movne	r6, #10
    ada8:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    adaa:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    adae:	4632      	mov	r2, r6
    adb0:	2300      	movs	r3, #0
    adb2:	4640      	mov	r0, r8
    adb4:	4639      	mov	r1, r7
    adb6:	f7f5 f993 	bl	e0 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    adba:	2a09      	cmp	r2, #9
    adbc:	b2d4      	uxtb	r4, r2
    adbe:	d81e      	bhi.n	adfe <encode_uint+0x74>
    adc0:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    adc2:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    adc4:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    adc6:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    adca:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    adce:	d301      	bcc.n	add4 <encode_uint+0x4a>
    add0:	45d1      	cmp	r9, sl
    add2:	d811      	bhi.n	adf8 <encode_uint+0x6e>
	if (conv->flag_hash) {
    add4:	782b      	ldrb	r3, [r5, #0]
    add6:	069b      	lsls	r3, r3, #26
    add8:	d505      	bpl.n	ade6 <encode_uint+0x5c>
		if (radix == 8) {
    adda:	2e08      	cmp	r6, #8
    addc:	d115      	bne.n	ae0a <encode_uint+0x80>
			conv->altform_0 = true;
    adde:	78ab      	ldrb	r3, [r5, #2]
    ade0:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    ade4:	70ab      	strb	r3, [r5, #2]
}
    ade6:	4648      	mov	r0, r9
    ade8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    adec:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    adf0:	2b70      	cmp	r3, #112	; 0x70
    adf2:	e7d7      	b.n	ada4 <encode_uint+0x1a>
	switch (specifier) {
    adf4:	2608      	movs	r6, #8
    adf6:	e7d8      	b.n	adaa <encode_uint+0x20>
		value /= radix;
    adf8:	4680      	mov	r8, r0
    adfa:	460f      	mov	r7, r1
    adfc:	e7d7      	b.n	adae <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    adfe:	f1bb 0f19 	cmp.w	fp, #25
    ae02:	bf94      	ite	ls
    ae04:	3437      	addls	r4, #55	; 0x37
    ae06:	3457      	addhi	r4, #87	; 0x57
    ae08:	e7db      	b.n	adc2 <encode_uint+0x38>
		} else if (radix == 16) {
    ae0a:	2e10      	cmp	r6, #16
    ae0c:	d1eb      	bne.n	ade6 <encode_uint+0x5c>
			conv->altform_0c = true;
    ae0e:	78ab      	ldrb	r3, [r5, #2]
    ae10:	f043 0310 	orr.w	r3, r3, #16
    ae14:	e7e6      	b.n	ade4 <encode_uint+0x5a>

0000ae16 <outs>:
{
    ae16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ae1a:	4607      	mov	r7, r0
    ae1c:	4688      	mov	r8, r1
    ae1e:	4615      	mov	r5, r2
    ae20:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    ae22:	4614      	mov	r4, r2
    ae24:	42b4      	cmp	r4, r6
    ae26:	eba4 0005 	sub.w	r0, r4, r5
    ae2a:	d302      	bcc.n	ae32 <outs+0x1c>
    ae2c:	b93e      	cbnz	r6, ae3e <outs+0x28>
    ae2e:	7823      	ldrb	r3, [r4, #0]
    ae30:	b12b      	cbz	r3, ae3e <outs+0x28>
		int rc = out((int)*sp++, ctx);
    ae32:	f814 0b01 	ldrb.w	r0, [r4], #1
    ae36:	4641      	mov	r1, r8
    ae38:	47b8      	blx	r7
		if (rc < 0) {
    ae3a:	2800      	cmp	r0, #0
    ae3c:	daf2      	bge.n	ae24 <outs+0xe>
}
    ae3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000ae42 <free_space>:
	err = k_sem_init(&buffer->sem, 0, 1);
	__ASSERT_NO_MSG(err == 0);
}

static inline bool free_space(struct mpsc_pbuf_buffer *buffer, uint32_t *res)
{
    ae42:	4602      	mov	r2, r0
    ae44:	b510      	push	{r4, lr}
	if (buffer->rd_idx > buffer->tmp_wr_idx) {
    ae46:	68c0      	ldr	r0, [r0, #12]
    ae48:	6814      	ldr	r4, [r2, #0]
    ae4a:	42a0      	cmp	r0, r4
    ae4c:	d904      	bls.n	ae58 <free_space+0x16>
		*res =  buffer->rd_idx - buffer->tmp_wr_idx - 1;
    ae4e:	3801      	subs	r0, #1
    ae50:	1b00      	subs	r0, r0, r4
    ae52:	6008      	str	r0, [r1, #0]

		return false;
    ae54:	2000      	movs	r0, #0
	}

	*res = buffer->size - buffer->tmp_wr_idx;

	return true;
}
    ae56:	bd10      	pop	{r4, pc}
		*res = buffer->size - buffer->tmp_wr_idx - 1;
    ae58:	6a13      	ldr	r3, [r2, #32]
	} else if (!buffer->rd_idx) {
    ae5a:	b918      	cbnz	r0, ae64 <free_space+0x22>
		*res = buffer->size - buffer->tmp_wr_idx - 1;
    ae5c:	3b01      	subs	r3, #1
    ae5e:	1b1b      	subs	r3, r3, r4
    ae60:	600b      	str	r3, [r1, #0]
		return false;
    ae62:	e7f8      	b.n	ae56 <free_space+0x14>
	*res = buffer->size - buffer->tmp_wr_idx;
    ae64:	1b1b      	subs	r3, r3, r4
    ae66:	600b      	str	r3, [r1, #0]
	return true;
    ae68:	2001      	movs	r0, #1
    ae6a:	e7f4      	b.n	ae56 <free_space+0x14>

0000ae6c <get_usage>:

	return true;
}

static inline uint32_t get_usage(struct mpsc_pbuf_buffer *buffer)
{
    ae6c:	b513      	push	{r0, r1, r4, lr}
	uint32_t f;

	if (free_space(buffer, &f)) {
    ae6e:	a901      	add	r1, sp, #4
{
    ae70:	4604      	mov	r4, r0
	if (free_space(buffer, &f)) {
    ae72:	f7ff ffe6 	bl	ae42 <free_space>
    ae76:	b120      	cbz	r0, ae82 <get_usage+0x16>
		f += (buffer->rd_idx - 1);
    ae78:	9b01      	ldr	r3, [sp, #4]
    ae7a:	68e2      	ldr	r2, [r4, #12]
    ae7c:	3b01      	subs	r3, #1
    ae7e:	4413      	add	r3, r2
    ae80:	9301      	str	r3, [sp, #4]
	}

	return buffer->size - 1 - f;
    ae82:	9801      	ldr	r0, [sp, #4]
    ae84:	6a23      	ldr	r3, [r4, #32]
    ae86:	43c0      	mvns	r0, r0
}
    ae88:	4418      	add	r0, r3
    ae8a:	b002      	add	sp, #8
    ae8c:	bd10      	pop	{r4, pc}

0000ae8e <idx_inc>:
	return !item->hdr.valid && !item->hdr.busy;
}

static inline uint32_t idx_inc(struct mpsc_pbuf_buffer *buffer,
				uint32_t idx, uint32_t val)
{
    ae8e:	b510      	push	{r4, lr}
    ae90:	4604      	mov	r4, r0
	uint32_t i = idx + val;
    ae92:	1888      	adds	r0, r1, r2

	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
    ae94:	6922      	ldr	r2, [r4, #16]
		return i & (buffer->size - 1);
    ae96:	6a23      	ldr	r3, [r4, #32]
	if (buffer->flags & MPSC_PBUF_SIZE_POW2) {
    ae98:	07d2      	lsls	r2, r2, #31
    ae9a:	d502      	bpl.n	aea2 <idx_inc+0x14>
		return i & (buffer->size - 1);
    ae9c:	3b01      	subs	r3, #1
    ae9e:	4018      	ands	r0, r3
	}

	return (i >= buffer->size) ? i - buffer->size : i;
}
    aea0:	bd10      	pop	{r4, pc}
	return (i >= buffer->size) ? i - buffer->size : i;
    aea2:	4298      	cmp	r0, r3
    aea4:	bf28      	it	cs
    aea6:	1ac0      	subcs	r0, r0, r3
    aea8:	e7fa      	b.n	aea0 <idx_inc+0x12>

0000aeaa <add_skip_item>:

	return 0;
}

static void add_skip_item(struct mpsc_pbuf_buffer *buffer, uint32_t wlen)
{
    aeaa:	b538      	push	{r3, r4, r5, lr}
	union mpsc_pbuf_generic skip = {
		.skip = { .valid = 0, .busy = 1, .len = wlen }
	};

	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    aeac:	69c2      	ldr	r2, [r0, #28]
{
    aeae:	460d      	mov	r5, r1
	union mpsc_pbuf_generic skip = {
    aeb0:	008b      	lsls	r3, r1, #2
	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    aeb2:	6801      	ldr	r1, [r0, #0]
	union mpsc_pbuf_generic skip = {
    aeb4:	f043 0302 	orr.w	r3, r3, #2
	buffer->buf[buffer->tmp_wr_idx] = skip.raw;
    aeb8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    aebc:	462a      	mov	r2, r5
    aebe:	6801      	ldr	r1, [r0, #0]
{
    aec0:	4604      	mov	r4, r0
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    aec2:	f7ff ffe4 	bl	ae8e <idx_inc>
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    aec6:	6861      	ldr	r1, [r4, #4]
	buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, wlen);
    aec8:	6020      	str	r0, [r4, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    aeca:	462a      	mov	r2, r5
    aecc:	4620      	mov	r0, r4
    aece:	f7ff ffde 	bl	ae8e <idx_inc>
    aed2:	6060      	str	r0, [r4, #4]
}
    aed4:	bd38      	pop	{r3, r4, r5, pc}

0000aed6 <max_utilization_update>:
{
    aed6:	b538      	push	{r3, r4, r5, lr}
	if (!(buffer->flags & MPSC_PBUF_MAX_UTILIZATION)) {
    aed8:	6903      	ldr	r3, [r0, #16]
    aeda:	075b      	lsls	r3, r3, #29
{
    aedc:	4604      	mov	r4, r0
	if (!(buffer->flags & MPSC_PBUF_MAX_UTILIZATION)) {
    aede:	d506      	bpl.n	aeee <max_utilization_update+0x18>
	buffer->max_usage = MAX(buffer->max_usage, get_usage(buffer));
    aee0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    aee2:	f7ff ffc3 	bl	ae6c <get_usage>
    aee6:	4285      	cmp	r5, r0
    aee8:	d902      	bls.n	aef0 <max_utilization_update+0x1a>
    aeea:	6a60      	ldr	r0, [r4, #36]	; 0x24
    aeec:	6260      	str	r0, [r4, #36]	; 0x24
}
    aeee:	bd38      	pop	{r3, r4, r5, pc}
	buffer->max_usage = MAX(buffer->max_usage, get_usage(buffer));
    aef0:	4620      	mov	r0, r4
    aef2:	f7ff ffbb 	bl	ae6c <get_usage>
    aef6:	e7f9      	b.n	aeec <max_utilization_update+0x16>

0000aef8 <drop_item_locked>:
 */
static union mpsc_pbuf_generic *drop_item_locked(struct mpsc_pbuf_buffer *buffer,
						 uint32_t free_wlen,
						 bool allow_drop,
						 bool *user_packet)
{
    aef8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	union mpsc_pbuf_generic *item;
	uint32_t rd_wlen;
	uint32_t skip_wlen;

	*user_packet = false;
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
    aefc:	f8d0 a00c 	ldr.w	sl, [r0, #12]
    af00:	f8d0 901c 	ldr.w	r9, [r0, #28]
{
    af04:	461f      	mov	r7, r3
	*user_packet = false;
    af06:	2300      	movs	r3, #0
    af08:	703b      	strb	r3, [r7, #0]
	if (item->hdr.busy && !item->hdr.valid) {
    af0a:	f819 302a 	ldrb.w	r3, [r9, sl, lsl #2]
    af0e:	f003 0303 	and.w	r3, r3, #3
    af12:	2b02      	cmp	r3, #2
{
    af14:	4604      	mov	r4, r0
    af16:	468b      	mov	fp, r1
    af18:	4690      	mov	r8, r2
	item = (union mpsc_pbuf_generic *)&buffer->buf[buffer->rd_idx];
    af1a:	eb09 068a 	add.w	r6, r9, sl, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
    af1e:	d103      	bne.n	af28 <drop_item_locked+0x30>
		return item->skip.len;
    af20:	f859 502a 	ldr.w	r5, [r9, sl, lsl #2]
	skip_wlen = get_skip(item);

	rd_wlen = skip_wlen ? skip_wlen : buffer->get_wlen(item);
    af24:	08ad      	lsrs	r5, r5, #2
    af26:	d12e      	bne.n	af86 <drop_item_locked+0x8e>
    af28:	69a3      	ldr	r3, [r4, #24]
    af2a:	4630      	mov	r0, r6
    af2c:	4798      	blx	r3
    af2e:	4605      	mov	r5, r0
	if (skip_wlen) {
		allow_drop = true;
	} else if (allow_drop) {
    af30:	f1b8 0f00 	cmp.w	r8, #0
    af34:	d036      	beq.n	afa4 <drop_item_locked+0xac>
		if (item->hdr.busy) {
    af36:	f819 302a 	ldrb.w	r3, [r9, sl, lsl #2]
    af3a:	079b      	lsls	r3, r3, #30
    af3c:	d52f      	bpl.n	af9e <drop_item_locked+0xa6>
			/* item is currently processed and cannot be overwritten. */
			add_skip_item(buffer, free_wlen + 1);
    af3e:	f10b 0101 	add.w	r1, fp, #1
    af42:	4620      	mov	r0, r4
    af44:	f7ff ffb1 	bl	aeaa <add_skip_item>
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
    af48:	6861      	ldr	r1, [r4, #4]
    af4a:	462a      	mov	r2, r5
    af4c:	4620      	mov	r0, r4
    af4e:	f7ff ff9e 	bl	ae8e <idx_inc>
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
    af52:	6821      	ldr	r1, [r4, #0]
			buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, rd_wlen);
    af54:	6060      	str	r0, [r4, #4]
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
    af56:	462a      	mov	r2, r5
    af58:	4620      	mov	r0, r4
    af5a:	f7ff ff98 	bl	ae8e <idx_inc>

			/* Get next itme followed the busy one. */
			uint32_t next_rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
    af5e:	462a      	mov	r2, r5
			buffer->tmp_wr_idx = idx_inc(buffer, buffer->tmp_wr_idx, rd_wlen);
    af60:	6020      	str	r0, [r4, #0]
			uint32_t next_rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
    af62:	68e1      	ldr	r1, [r4, #12]
    af64:	4620      	mov	r0, r4
    af66:	f7ff ff92 	bl	ae8e <idx_inc>

			item = (union mpsc_pbuf_generic *)&buffer->buf[next_rd_idx];
    af6a:	69e3      	ldr	r3, [r4, #28]
	if (item->hdr.busy && !item->hdr.valid) {
    af6c:	f813 2020 	ldrb.w	r2, [r3, r0, lsl #2]
    af70:	f002 0203 	and.w	r2, r2, #3
    af74:	2a02      	cmp	r2, #2
			item = (union mpsc_pbuf_generic *)&buffer->buf[next_rd_idx];
    af76:	eb03 0680 	add.w	r6, r3, r0, lsl #2
	if (item->hdr.busy && !item->hdr.valid) {
    af7a:	d10c      	bne.n	af96 <drop_item_locked+0x9e>
		return item->skip.len;
    af7c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
			skip_wlen = get_skip(item);
			if (skip_wlen) {
    af80:	089b      	lsrs	r3, r3, #2
    af82:	d008      	beq.n	af96 <drop_item_locked+0x9e>
				rd_wlen += skip_wlen;
    af84:	441d      	add	r5, r3
	} else {
		item = NULL;
	}

	if (allow_drop) {
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, rd_wlen);
    af86:	68e1      	ldr	r1, [r4, #12]
    af88:	462a      	mov	r2, r5
    af8a:	4620      	mov	r0, r4
    af8c:	f7ff ff7f 	bl	ae8e <idx_inc>
		buffer->tmp_rd_idx = buffer->rd_idx;
    af90:	e9c4 0002 	strd	r0, r0, [r4, #8]
    af94:	e007      	b.n	afa6 <drop_item_locked+0xae>
				rd_wlen += buffer->get_wlen(item);
    af96:	69a3      	ldr	r3, [r4, #24]
    af98:	4630      	mov	r0, r6
    af9a:	4798      	blx	r3
    af9c:	4405      	add	r5, r0
			*user_packet = true;
    af9e:	2301      	movs	r3, #1
    afa0:	703b      	strb	r3, [r7, #0]
    afa2:	e7f0      	b.n	af86 <drop_item_locked+0x8e>
		item = NULL;
    afa4:	4646      	mov	r6, r8
	}

	return item;
}
    afa6:	4630      	mov	r0, r6
    afa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000afac <mpsc_pbuf_init>:
{
    afac:	b538      	push	{r3, r4, r5, lr}
    afae:	460d      	mov	r5, r1
    afb0:	4604      	mov	r4, r0
	memset(buffer, 0, offsetof(struct mpsc_pbuf_buffer, buf));
    afb2:	221c      	movs	r2, #28
    afb4:	2100      	movs	r1, #0
    afb6:	f000 fa95 	bl	b4e4 <memset>
	buffer->get_wlen = cfg->get_wlen;
    afba:	68eb      	ldr	r3, [r5, #12]
    afbc:	61a3      	str	r3, [r4, #24]
	buffer->notify_drop = cfg->notify_drop;
    afbe:	68ab      	ldr	r3, [r5, #8]
	buffer->size = cfg->size;
    afc0:	686a      	ldr	r2, [r5, #4]
	buffer->notify_drop = cfg->notify_drop;
    afc2:	6163      	str	r3, [r4, #20]
	buffer->buf = cfg->buf;
    afc4:	682b      	ldr	r3, [r5, #0]
    afc6:	61e3      	str	r3, [r4, #28]
	buffer->max_usage = 0;
    afc8:	2300      	movs	r3, #0
    afca:	6263      	str	r3, [r4, #36]	; 0x24
	buffer->size = cfg->size;
    afcc:	6222      	str	r2, [r4, #32]
	buffer->flags = cfg->flags;
    afce:	692b      	ldr	r3, [r5, #16]
 * @param x value to check
 * @return true if @p x is a power of two, false otherwise
 */
static inline bool is_power_of_two(unsigned int x)
{
	return (x != 0U) && ((x & (x - 1U)) == 0U);
    afd0:	b122      	cbz	r2, afdc <mpsc_pbuf_init+0x30>
    afd2:	1e51      	subs	r1, r2, #1
    afd4:	4211      	tst	r1, r2
		buffer->flags |= MPSC_PBUF_SIZE_POW2;
    afd6:	bf08      	it	eq
    afd8:	f043 0301 	orreq.w	r3, r3, #1
	buffer->flags = cfg->flags;
    afdc:	6123      	str	r3, [r4, #16]
	return z_impl_k_sem_init(sem, initial_count, limit);
    afde:	2201      	movs	r2, #1
    afe0:	f104 0028 	add.w	r0, r4, #40	; 0x28
    afe4:	2100      	movs	r1, #0
}
    afe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    afea:	f000 bfcb 	b.w	bf84 <z_impl_k_sem_init>

0000afee <mpsc_pbuf_alloc>:

}

union mpsc_pbuf_generic *mpsc_pbuf_alloc(struct mpsc_pbuf_buffer *buffer,
					 size_t wlen, k_timeout_t timeout)
{
    afee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aff2:	4699      	mov	r9, r3
	uint32_t free_wlen;
	bool valid_drop;

	MPSC_PBUF_DBG(buffer, "alloc %d words, ", (int)wlen);

	if (wlen > (buffer->size - 1)) {
    aff4:	6a03      	ldr	r3, [r0, #32]
    aff6:	3b01      	subs	r3, #1
    aff8:	428b      	cmp	r3, r1
{
    affa:	b085      	sub	sp, #20
    affc:	4604      	mov	r4, r0
    affe:	460f      	mov	r7, r1
    b000:	4690      	mov	r8, r2
	if (wlen > (buffer->size - 1)) {
    b002:	d364      	bcc.n	b0ce <mpsc_pbuf_alloc+0xe0>
	union mpsc_pbuf_generic *dropped_item = NULL;
    b004:	2500      	movs	r5, #0
	union mpsc_pbuf_generic *item = NULL;
    b006:	46aa      	mov	sl, r5
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
			   !k_is_in_isr()) {
			int err;

			k_spin_unlock(&buffer->lock, key);
			err = k_sem_take(&buffer->sem, timeout);
    b008:	f100 0b28 	add.w	fp, r0, #40	; 0x28
	__asm__ volatile(
    b00c:	f04f 0320 	mov.w	r3, #32
    b010:	f3ef 8611 	mrs	r6, BASEPRI
    b014:	f383 8812 	msr	BASEPRI_MAX, r3
    b018:	f3bf 8f6f 	isb	sy
		wrap = free_space(buffer, &free_wlen);
    b01c:	a903      	add	r1, sp, #12
    b01e:	4620      	mov	r0, r4
    b020:	f7ff ff0f 	bl	ae42 <free_space>
		if (free_wlen >= wlen) {
    b024:	9903      	ldr	r1, [sp, #12]
    b026:	42b9      	cmp	r1, r7
    b028:	d321      	bcc.n	b06e <mpsc_pbuf_alloc+0x80>
			    (union mpsc_pbuf_generic *)&buffer->buf[buffer->tmp_wr_idx];
    b02a:	6821      	ldr	r1, [r4, #0]
			item =
    b02c:	69e3      	ldr	r3, [r4, #28]
			item->hdr.valid = 0;
    b02e:	f813 2021 	ldrb.w	r2, [r3, r1, lsl #2]
    b032:	f022 0203 	bic.w	r2, r2, #3
    b036:	f803 2021 	strb.w	r2, [r3, r1, lsl #2]
			buffer->tmp_wr_idx = idx_inc(buffer,
    b03a:	4620      	mov	r0, r4
    b03c:	463a      	mov	r2, r7
			item =
    b03e:	eb03 0a81 	add.w	sl, r3, r1, lsl #2
			buffer->tmp_wr_idx = idx_inc(buffer,
    b042:	f7ff ff24 	bl	ae8e <idx_inc>
		cont = false;
    b046:	2300      	movs	r3, #0
			buffer->tmp_wr_idx = idx_inc(buffer,
    b048:	6020      	str	r0, [r4, #0]
	__asm__ volatile(
    b04a:	f386 8811 	msr	BASEPRI, r6
    b04e:	f3bf 8f6f 	isb	sy
			cont = dropped_item != NULL;
		}

		k_spin_unlock(&buffer->lock, key);

		if (cont && dropped_item && valid_drop) {
    b052:	2b00      	cmp	r3, #0
    b054:	d03d      	beq.n	b0d2 <mpsc_pbuf_alloc+0xe4>
    b056:	2d00      	cmp	r5, #0
    b058:	d0d8      	beq.n	b00c <mpsc_pbuf_alloc+0x1e>
    b05a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    b05e:	2b00      	cmp	r3, #0
    b060:	d0d4      	beq.n	b00c <mpsc_pbuf_alloc+0x1e>
			/* Notify about item being dropped. */
			buffer->notify_drop(buffer, dropped_item);
    b062:	4629      	mov	r1, r5
    b064:	6963      	ldr	r3, [r4, #20]
    b066:	4620      	mov	r0, r4
    b068:	4798      	blx	r3
			dropped_item = NULL;
    b06a:	2500      	movs	r5, #0
    b06c:	e7ce      	b.n	b00c <mpsc_pbuf_alloc+0x1e>
		} else if (wrap) {
    b06e:	b128      	cbz	r0, b07c <mpsc_pbuf_alloc+0x8e>
    b070:	9001      	str	r0, [sp, #4]
			add_skip_item(buffer, free_wlen);
    b072:	4620      	mov	r0, r4
    b074:	f7ff ff19 	bl	aeaa <add_skip_item>
			cont = true;
    b078:	9b01      	ldr	r3, [sp, #4]
    b07a:	e7e6      	b.n	b04a <mpsc_pbuf_alloc+0x5c>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
    b07c:	ea58 0309 	orrs.w	r3, r8, r9
    b080:	d017      	beq.n	b0b2 <mpsc_pbuf_alloc+0xc4>
			   !k_is_in_isr()) {
    b082:	f000 fee5 	bl	be50 <k_is_in_isr>
		} else if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
    b086:	b9a0      	cbnz	r0, b0b2 <mpsc_pbuf_alloc+0xc4>
    b088:	f386 8811 	msr	BASEPRI, r6
    b08c:	f3bf 8f6f 	isb	sy
	return z_impl_k_sem_take(sem, timeout);
    b090:	4642      	mov	r2, r8
    b092:	464b      	mov	r3, r9
    b094:	4658      	mov	r0, fp
    b096:	f7fe fb9f 	bl	97d8 <z_impl_k_sem_take>
	__asm__ volatile(
    b09a:	f04f 0320 	mov.w	r3, #32
    b09e:	f3ef 8611 	mrs	r6, BASEPRI
    b0a2:	f383 8812 	msr	BASEPRI_MAX, r3
    b0a6:	f3bf 8f6f 	isb	sy
			if (err == 0) {
    b0aa:	fab0 f380 	clz	r3, r0
    b0ae:	095b      	lsrs	r3, r3, #5
    b0b0:	e7cb      	b.n	b04a <mpsc_pbuf_alloc+0x5c>
			bool user_drop = buffer->flags & MPSC_PBUF_MODE_OVERWRITE;
    b0b2:	6922      	ldr	r2, [r4, #16]
			dropped_item = drop_item_locked(buffer, free_wlen,
    b0b4:	9903      	ldr	r1, [sp, #12]
    b0b6:	f10d 030b 	add.w	r3, sp, #11
    b0ba:	f3c2 0240 	ubfx	r2, r2, #1, #1
    b0be:	4620      	mov	r0, r4
    b0c0:	f7ff ff1a 	bl	aef8 <drop_item_locked>
			cont = dropped_item != NULL;
    b0c4:	1e03      	subs	r3, r0, #0
    b0c6:	4605      	mov	r5, r0
    b0c8:	bf18      	it	ne
    b0ca:	2301      	movne	r3, #1
    b0cc:	e7bd      	b.n	b04a <mpsc_pbuf_alloc+0x5c>
		return NULL;
    b0ce:	f04f 0a00 	mov.w	sl, #0
		/* During test fill with 0's to simplify message comparison */
		memset(item, 0, sizeof(int) * wlen);
	}

	return item;
}
    b0d2:	4650      	mov	r0, sl
    b0d4:	b005      	add	sp, #20
    b0d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000b0da <mpsc_pbuf_commit>:

void mpsc_pbuf_commit(struct mpsc_pbuf_buffer *buffer,
		       union mpsc_pbuf_generic *item)
{
    b0da:	b570      	push	{r4, r5, r6, lr}
	uint32_t wlen = buffer->get_wlen(item);
    b0dc:	6983      	ldr	r3, [r0, #24]
{
    b0de:	4604      	mov	r4, r0
	uint32_t wlen = buffer->get_wlen(item);
    b0e0:	4608      	mov	r0, r1
{
    b0e2:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
    b0e4:	4798      	blx	r3
    b0e6:	4602      	mov	r2, r0
    b0e8:	f04f 0320 	mov.w	r3, #32
    b0ec:	f3ef 8611 	mrs	r6, BASEPRI
    b0f0:	f383 8812 	msr	BASEPRI_MAX, r3
    b0f4:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&buffer->lock);

	item->hdr.valid = 1;
    b0f8:	782b      	ldrb	r3, [r5, #0]
    b0fa:	f043 0301 	orr.w	r3, r3, #1
    b0fe:	702b      	strb	r3, [r5, #0]
	buffer->wr_idx = idx_inc(buffer, buffer->wr_idx, wlen);
    b100:	6861      	ldr	r1, [r4, #4]
    b102:	4620      	mov	r0, r4
    b104:	f7ff fec3 	bl	ae8e <idx_inc>
    b108:	6060      	str	r0, [r4, #4]
	max_utilization_update(buffer);
    b10a:	4620      	mov	r0, r4
    b10c:	f7ff fee3 	bl	aed6 <max_utilization_update>
	__asm__ volatile(
    b110:	f386 8811 	msr	BASEPRI, r6
    b114:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&buffer->lock, key);
	MPSC_PBUF_DBG(buffer, "committed %p ", item);
}
    b118:	bd70      	pop	{r4, r5, r6, pc}

0000b11a <mpsc_pbuf_claim>:
		}
	} while (cont);
}

const union mpsc_pbuf_generic *mpsc_pbuf_claim(struct mpsc_pbuf_buffer *buffer)
{
    b11a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b11e:	4604      	mov	r4, r0
	__asm__ volatile(
    b120:	f04f 0320 	mov.w	r3, #32
    b124:	f3ef 8611 	mrs	r6, BASEPRI
    b128:	f383 8812 	msr	BASEPRI_MAX, r3
    b12c:	f3bf 8f6f 	isb	sy
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
    b130:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
    b134:	429f      	cmp	r7, r3
	*res = buffer->size - buffer->tmp_rd_idx;
    b136:	bf88      	it	hi
    b138:	6a23      	ldrhi	r3, [r4, #32]
    b13a:	1bdb      	subs	r3, r3, r7
		key = k_spin_lock(&buffer->lock);
		wrap = available(buffer, &a);
		item = (union mpsc_pbuf_generic *)
			&buffer->buf[buffer->tmp_rd_idx];

		if (!a || is_invalid(item)) {
    b13c:	b1f3      	cbz	r3, b17c <mpsc_pbuf_claim+0x62>
		item = (union mpsc_pbuf_generic *)
    b13e:	69e1      	ldr	r1, [r4, #28]
	return !item->hdr.valid && !item->hdr.busy;
    b140:	f811 2027 	ldrb.w	r2, [r1, r7, lsl #2]
		if (!a || is_invalid(item)) {
    b144:	f012 0303 	ands.w	r3, r2, #3
		item = (union mpsc_pbuf_generic *)
    b148:	eb01 0887 	add.w	r8, r1, r7, lsl #2
		if (!a || is_invalid(item)) {
    b14c:	d016      	beq.n	b17c <mpsc_pbuf_claim+0x62>
	if (item->hdr.busy && !item->hdr.valid) {
    b14e:	2b02      	cmp	r3, #2
    b150:	d103      	bne.n	b15a <mpsc_pbuf_claim+0x40>
		return item->skip.len;
    b152:	f851 5027 	ldr.w	r5, [r1, r7, lsl #2]
			item = NULL;
		} else {
			uint32_t skip = get_skip(item);

			if (skip || !is_valid(item)) {
    b156:	08ad      	lsrs	r5, r5, #2
    b158:	d115      	bne.n	b186 <mpsc_pbuf_claim+0x6c>
    b15a:	07d0      	lsls	r0, r2, #31
				cont = true;
			} else {
				item->hdr.busy = 1;
				buffer->tmp_rd_idx =
					idx_inc(buffer, buffer->tmp_rd_idx,
						buffer->get_wlen(item));
    b15c:	69a3      	ldr	r3, [r4, #24]
			if (skip || !is_valid(item)) {
    b15e:	d50f      	bpl.n	b180 <mpsc_pbuf_claim+0x66>
				item->hdr.busy = 1;
    b160:	f042 0202 	orr.w	r2, r2, #2
    b164:	f801 2027 	strb.w	r2, [r1, r7, lsl #2]
					idx_inc(buffer, buffer->tmp_rd_idx,
    b168:	4640      	mov	r0, r8
    b16a:	4798      	blx	r3
    b16c:	4639      	mov	r1, r7
    b16e:	4602      	mov	r2, r0
    b170:	4620      	mov	r0, r4
    b172:	f7ff fe8c 	bl	ae8e <idx_inc>
		cont = false;
    b176:	2300      	movs	r3, #0
				buffer->tmp_rd_idx =
    b178:	60a0      	str	r0, [r4, #8]
    b17a:	e011      	b.n	b1a0 <mpsc_pbuf_claim+0x86>
			item = NULL;
    b17c:	4698      	mov	r8, r3
    b17e:	e00f      	b.n	b1a0 <mpsc_pbuf_claim+0x86>
					skip ? skip : buffer->get_wlen(item);
    b180:	4640      	mov	r0, r8
    b182:	4798      	blx	r3
    b184:	4605      	mov	r5, r0
				      idx_inc(buffer, buffer->tmp_rd_idx, inc);
    b186:	68a1      	ldr	r1, [r4, #8]
    b188:	462a      	mov	r2, r5
    b18a:	4620      	mov	r0, r4
    b18c:	f7ff fe7f 	bl	ae8e <idx_inc>
					idx_inc(buffer, buffer->rd_idx, inc);
    b190:	68e1      	ldr	r1, [r4, #12]
				buffer->tmp_rd_idx =
    b192:	60a0      	str	r0, [r4, #8]
					idx_inc(buffer, buffer->rd_idx, inc);
    b194:	462a      	mov	r2, r5
    b196:	4620      	mov	r0, r4
    b198:	f7ff fe79 	bl	ae8e <idx_inc>
				cont = true;
    b19c:	2301      	movs	r3, #1
				buffer->rd_idx =
    b19e:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    b1a0:	f386 8811 	msr	BASEPRI, r6
    b1a4:	f3bf 8f6f 	isb	sy

		if (!cont) {
			MPSC_PBUF_DBG(buffer, "claimed: %p ", item);
		}
		k_spin_unlock(&buffer->lock, key);
	} while (cont);
    b1a8:	2b00      	cmp	r3, #0
    b1aa:	d1b9      	bne.n	b120 <mpsc_pbuf_claim+0x6>

	return item;
}
    b1ac:	4640      	mov	r0, r8
    b1ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000b1b2 <mpsc_pbuf_free>:

void mpsc_pbuf_free(struct mpsc_pbuf_buffer *buffer,
		     const union mpsc_pbuf_generic *item)
{
    b1b2:	b570      	push	{r4, r5, r6, lr}
	uint32_t wlen = buffer->get_wlen(item);
    b1b4:	6983      	ldr	r3, [r0, #24]
{
    b1b6:	4604      	mov	r4, r0
	uint32_t wlen = buffer->get_wlen(item);
    b1b8:	4608      	mov	r0, r1
{
    b1ba:	460d      	mov	r5, r1
	uint32_t wlen = buffer->get_wlen(item);
    b1bc:	4798      	blx	r3
    b1be:	4602      	mov	r2, r0
	__asm__ volatile(
    b1c0:	f04f 0320 	mov.w	r3, #32
    b1c4:	f3ef 8611 	mrs	r6, BASEPRI
    b1c8:	f383 8812 	msr	BASEPRI_MAX, r3
    b1cc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&buffer->lock);
	union mpsc_pbuf_generic *witem = (union mpsc_pbuf_generic *)item;

	witem->hdr.valid = 0;
    b1d0:	782b      	ldrb	r3, [r5, #0]
    b1d2:	f36f 0300 	bfc	r3, #0, #1
    b1d6:	702b      	strb	r3, [r5, #0]
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
    b1d8:	6923      	ldr	r3, [r4, #16]
    b1da:	079b      	lsls	r3, r3, #30
    b1dc:	d505      	bpl.n	b1ea <mpsc_pbuf_free+0x38>
		 ((uint32_t *)item == &buffer->buf[buffer->rd_idx])) {
    b1de:	68e1      	ldr	r1, [r4, #12]
    b1e0:	69e3      	ldr	r3, [r4, #28]
    b1e2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
	if (!(buffer->flags & MPSC_PBUF_MODE_OVERWRITE) ||
    b1e6:	429d      	cmp	r5, r3
    b1e8:	d112      	bne.n	b210 <mpsc_pbuf_free+0x5e>
		witem->hdr.busy = 0;
    b1ea:	782b      	ldrb	r3, [r5, #0]
    b1ec:	f36f 0341 	bfc	r3, #1, #1
    b1f0:	702b      	strb	r3, [r5, #0]
		buffer->rd_idx = idx_inc(buffer, buffer->rd_idx, wlen);
    b1f2:	68e1      	ldr	r1, [r4, #12]
    b1f4:	4620      	mov	r0, r4
    b1f6:	f7ff fe4a 	bl	ae8e <idx_inc>
    b1fa:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    b1fc:	f386 8811 	msr	BASEPRI, r6
    b200:	f3bf 8f6f 	isb	sy
	z_impl_k_sem_give(sem);
    b204:	f104 0028 	add.w	r0, r4, #40	; 0x28
	}
	MPSC_PBUF_DBG(buffer, "freed: %p ", item);

	k_spin_unlock(&buffer->lock, key);
	k_sem_give(&buffer->sem);
}
    b208:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    b20c:	f7fe bac4 	b.w	9798 <z_impl_k_sem_give>
		witem->skip.len = wlen;
    b210:	682b      	ldr	r3, [r5, #0]
    b212:	f360 039f 	bfi	r3, r0, #2, #30
    b216:	602b      	str	r3, [r5, #0]
    b218:	e7f0      	b.n	b1fc <mpsc_pbuf_free+0x4a>

0000b21a <mpsc_pbuf_is_pending>:
	if (buffer->tmp_rd_idx <= buffer->wr_idx) {
    b21a:	e9d0 2301 	ldrd	r2, r3, [r0, #4]
    b21e:	4293      	cmp	r3, r2
	*res = buffer->size - buffer->tmp_rd_idx;
    b220:	bf8a      	itet	hi
    b222:	6a00      	ldrhi	r0, [r0, #32]
		*res = (buffer->wr_idx - buffer->tmp_rd_idx);
    b224:	1ad3      	subls	r3, r2, r3
	*res = buffer->size - buffer->tmp_rd_idx;
    b226:	1ac3      	subhi	r3, r0, r3
	uint32_t a;

	(void)available(buffer, &a);

	return a ? true : false;
}
    b228:	1e18      	subs	r0, r3, #0
    b22a:	bf18      	it	ne
    b22c:	2001      	movne	r0, #1
    b22e:	4770      	bx	lr

0000b230 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    b230:	4770      	bx	lr

0000b232 <log_msg2_generic_get_wlen>:
	return msg->generic.type == Z_LOG_MSG2_LOG;
    b232:	7803      	ldrb	r3, [r0, #0]
	if (z_log_item_is_msg(generic_msg)) {
    b234:	075b      	lsls	r3, r3, #29
    b236:	d40b      	bmi.n	b250 <log_msg2_generic_get_wlen+0x1e>
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
    b238:	6803      	ldr	r3, [r0, #0]
    b23a:	8840      	ldrh	r0, [r0, #2]
    b23c:	f3c3 2349 	ubfx	r3, r3, #9, #10
    b240:	f3c0 00cb 	ubfx	r0, r0, #3, #12
    b244:	4418      	add	r0, r3
    b246:	3017      	adds	r0, #23
    b248:	f020 0007 	bic.w	r0, r0, #7
    b24c:	0880      	lsrs	r0, r0, #2
		return log_msg2_get_total_wlen(msg->hdr.desc);
    b24e:	4770      	bx	lr
	return 0;
    b250:	2000      	movs	r0, #0
}
    b252:	4770      	bx	lr

0000b254 <default_get_timestamp>:
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    b254:	f000 bb2c 	b.w	b8b0 <sys_clock_cycle_get_32>

0000b258 <dummy_timestamp>:
    b258:	2000      	movs	r0, #0
    b25a:	4770      	bx	lr

0000b25c <z_log_vprintk>:
{
    b25c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    b25e:	2300      	movs	r3, #0
    b260:	e9cd 0102 	strd	r0, r1, [sp, #8]
    b264:	e9cd 3300 	strd	r3, r3, [sp]
    b268:	461a      	mov	r2, r3
    b26a:	4619      	mov	r1, r3
    b26c:	4618      	mov	r0, r3
    b26e:	f7f6 fe71 	bl	1f54 <z_impl_z_log_msg2_runtime_vcreate>
}
    b272:	b005      	add	sp, #20
    b274:	f85d fb04 	ldr.w	pc, [sp], #4

0000b278 <notify_drop>:
	z_log_dropped(true);
    b278:	2001      	movs	r0, #1
    b27a:	f7f6 baf9 	b.w	1870 <z_log_dropped>

0000b27e <get_msg>:
{
    b27e:	b508      	push	{r3, lr}
		msg.msg2 = z_log_msg2_claim();
    b280:	f7f6 fb6a 	bl	1958 <z_log_msg2_claim>
}
    b284:	bd08      	pop	{r3, pc}

0000b286 <z_log_get_tag>:
}
    b286:	2000      	movs	r0, #0
    b288:	4770      	bx	lr

0000b28a <buffer_write>:
{
    b28a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b28c:	4606      	mov	r6, r0
    b28e:	460d      	mov	r5, r1
    b290:	4614      	mov	r4, r2
    b292:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
    b294:	4621      	mov	r1, r4
    b296:	4628      	mov	r0, r5
    b298:	463a      	mov	r2, r7
    b29a:	47b0      	blx	r6
	} while (len != 0);
    b29c:	1a24      	subs	r4, r4, r0
		buf += processed;
    b29e:	4405      	add	r5, r0
	} while (len != 0);
    b2a0:	d1f8      	bne.n	b294 <buffer_write+0xa>
}
    b2a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000b2a4 <log_output_flush>:
		     output->control_block->offset,
    b2a4:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    b2a6:	6881      	ldr	r1, [r0, #8]
{
    b2a8:	b510      	push	{r4, lr}
    b2aa:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
    b2ac:	e9d2 2300 	ldrd	r2, r3, [r2]
    b2b0:	6800      	ldr	r0, [r0, #0]
    b2b2:	f7ff ffea 	bl	b28a <buffer_write>
	output->control_block->offset = 0;
    b2b6:	6863      	ldr	r3, [r4, #4]
    b2b8:	2200      	movs	r2, #0
    b2ba:	601a      	str	r2, [r3, #0]
}
    b2bc:	bd10      	pop	{r4, pc}

0000b2be <out_func>:
{
    b2be:	b538      	push	{r3, r4, r5, lr}
	if (out_ctx->control_block->offset == out_ctx->size) {
    b2c0:	684b      	ldr	r3, [r1, #4]
    b2c2:	681a      	ldr	r2, [r3, #0]
    b2c4:	68cb      	ldr	r3, [r1, #12]
    b2c6:	429a      	cmp	r2, r3
{
    b2c8:	4605      	mov	r5, r0
    b2ca:	460c      	mov	r4, r1
	if (out_ctx->control_block->offset == out_ctx->size) {
    b2cc:	d102      	bne.n	b2d4 <out_func+0x16>
		log_output_flush(out_ctx);
    b2ce:	4608      	mov	r0, r1
    b2d0:	f7ff ffe8 	bl	b2a4 <log_output_flush>
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    b2d4:	6863      	ldr	r3, [r4, #4]
    b2d6:	f3bf 8f5b 	dmb	ish
    b2da:	e853 2f00 	ldrex	r2, [r3]
    b2de:	1c51      	adds	r1, r2, #1
    b2e0:	e843 1000 	strex	r0, r1, [r3]
    b2e4:	2800      	cmp	r0, #0
    b2e6:	d1f8      	bne.n	b2da <out_func+0x1c>
    b2e8:	f3bf 8f5b 	dmb	ish
	out_ctx->buf[idx] = (uint8_t)c;
    b2ec:	68a3      	ldr	r3, [r4, #8]
    b2ee:	549d      	strb	r5, [r3, r2]
}
    b2f0:	2000      	movs	r0, #0
    b2f2:	bd38      	pop	{r3, r4, r5, pc}

0000b2f4 <cr_out_func>:
{
    b2f4:	b538      	push	{r3, r4, r5, lr}
    b2f6:	4605      	mov	r5, r0
    b2f8:	460c      	mov	r4, r1
	out_func(c, ctx);
    b2fa:	f7ff ffe0 	bl	b2be <out_func>
	if (c == '\n') {
    b2fe:	2d0a      	cmp	r5, #10
    b300:	d103      	bne.n	b30a <cr_out_func+0x16>
		out_func((int)'\r', ctx);
    b302:	4621      	mov	r1, r4
    b304:	200d      	movs	r0, #13
    b306:	f7ff ffda 	bl	b2be <out_func>
}
    b30a:	2000      	movs	r0, #0
    b30c:	bd38      	pop	{r3, r4, r5, pc}

0000b30e <z_log_msg2_finalize>:
{
    b30e:	b570      	push	{r4, r5, r6, lr}
    b310:	460e      	mov	r6, r1
    b312:	4615      	mov	r5, r2
    b314:	4619      	mov	r1, r3
	if (!msg) {
    b316:	4604      	mov	r4, r0
    b318:	b918      	cbnz	r0, b322 <z_log_msg2_finalize+0x14>
}
    b31a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
    b31e:	f7f6 baa7 	b.w	1870 <z_log_dropped>
	if (data) {
    b322:	b143      	cbz	r3, b336 <z_log_msg2_finalize+0x28>
		uint8_t *d = msg->data + desc.package_len;
    b324:	f100 0310 	add.w	r3, r0, #16
    b328:	f3c2 2049 	ubfx	r0, r2, #9, #10
		memcpy(d, data, desc.data_len);
    b32c:	4418      	add	r0, r3
    b32e:	f3c2 42cb 	ubfx	r2, r2, #19, #12
    b332:	f000 f8cc 	bl	b4ce <memcpy>
	msg->hdr.source = source;
    b336:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg2_commit(msg);
    b33a:	4620      	mov	r0, r4
}
    b33c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg2_commit(msg);
    b340:	f7f6 bbcc 	b.w	1adc <z_log_msg2_commit>

0000b344 <z_impl_z_log_msg2_static_create>:
{
    b344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return Z_LOG_MSG2_ALIGNED_WLEN(desc.package_len, desc.data_len);
    b348:	f3c1 44cb 	ubfx	r4, r1, #19, #12
    b34c:	f3c1 2649 	ubfx	r6, r1, #9, #10
    b350:	b089      	sub	sp, #36	; 0x24
    b352:	4681      	mov	r9, r0
    b354:	460d      	mov	r5, r1
    b356:	4690      	mov	r8, r2
    b358:	469a      	mov	sl, r3
    b35a:	3417      	adds	r4, #23
	if (inlen > 0) {
    b35c:	b386      	cbz	r6, b3c0 <z_impl_z_log_msg2_static_create+0x7c>
		len = cbprintf_package_copy(package, inlen,
    b35e:	2302      	movs	r3, #2
    b360:	9300      	str	r3, [sp, #0]
    b362:	f04f 0b04 	mov.w	fp, #4
    b366:	2300      	movs	r3, #0
    b368:	af06      	add	r7, sp, #24
    b36a:	4631      	mov	r1, r6
    b36c:	461a      	mov	r2, r3
    b36e:	f8cd b008 	str.w	fp, [sp, #8]
    b372:	9701      	str	r7, [sp, #4]
    b374:	4640      	mov	r0, r8
    b376:	9605      	str	r6, [sp, #20]
    b378:	f7f5 fbfa 	bl	b70 <cbprintf_package_copy>
		out_desc.package_len = len;
    b37c:	f3c0 0309 	ubfx	r3, r0, #0, #10
    b380:	1918      	adds	r0, r3, r4
    b382:	f020 0007 	bic.w	r0, r0, #7
		msg = z_log_msg2_alloc(log_msg2_get_total_wlen(out_desc));
    b386:	0880      	lsrs	r0, r0, #2
		out_desc.package_len = len;
    b388:	461e      	mov	r6, r3
    b38a:	9304      	str	r3, [sp, #16]
		msg = z_log_msg2_alloc(log_msg2_get_total_wlen(out_desc));
    b38c:	f7f6 fadc 	bl	1948 <z_log_msg2_alloc>
		if (msg) {
    b390:	4604      	mov	r4, r0
    b392:	b150      	cbz	r0, b3aa <z_impl_z_log_msg2_static_create+0x66>
			len = cbprintf_package_copy(package, inlen,
    b394:	2302      	movs	r3, #2
    b396:	9300      	str	r3, [sp, #0]
    b398:	f100 0210 	add.w	r2, r0, #16
    b39c:	e9cd 7b01 	strd	r7, fp, [sp, #4]
    b3a0:	9b04      	ldr	r3, [sp, #16]
    b3a2:	9905      	ldr	r1, [sp, #20]
    b3a4:	4640      	mov	r0, r8
    b3a6:	f7f5 fbe3 	bl	b70 <cbprintf_package_copy>
	z_log_msg2_finalize(msg, source, out_desc, data);
    b3aa:	f366 2552 	bfi	r5, r6, #9, #10
    b3ae:	4653      	mov	r3, sl
    b3b0:	462a      	mov	r2, r5
    b3b2:	4649      	mov	r1, r9
    b3b4:	4620      	mov	r0, r4
}
    b3b6:	b009      	add	sp, #36	; 0x24
    b3b8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	z_log_msg2_finalize(msg, source, out_desc, data);
    b3bc:	f7ff bfa7 	b.w	b30e <z_log_msg2_finalize>
    b3c0:	f024 0007 	bic.w	r0, r4, #7
		msg = z_log_msg2_alloc(log_msg2_get_total_wlen(out_desc));
    b3c4:	0880      	lsrs	r0, r0, #2
    b3c6:	f7f6 fabf 	bl	1948 <z_log_msg2_alloc>
    b3ca:	4604      	mov	r4, r0
    b3cc:	e7ed      	b.n	b3aa <z_impl_z_log_msg2_static_create+0x66>

0000b3ce <usb_write>:
{
    b3ce:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    b3d2:	4606      	mov	r6, r0
    b3d4:	460f      	mov	r7, r1
    b3d6:	4690      	mov	r8, r2
    b3d8:	4699      	mov	r9, r3
    b3da:	2504      	movs	r5, #4
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    b3dc:	464b      	mov	r3, r9
    b3de:	4642      	mov	r2, r8
    b3e0:	4639      	mov	r1, r7
    b3e2:	4630      	mov	r0, r6
    b3e4:	f7f9 fc7c 	bl	4ce0 <usb_dc_ep_write>
		if (ret == -EAGAIN) {
    b3e8:	f110 0f0b 	cmn.w	r0, #11
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
    b3ec:	4604      	mov	r4, r0
		if (ret == -EAGAIN) {
    b3ee:	d103      	bne.n	b3f8 <usb_write+0x2a>
	z_impl_k_yield();
    b3f0:	f7fe fdd8 	bl	9fa4 <z_impl_k_yield>
	} while (ret == -EAGAIN && tries--);
    b3f4:	3d01      	subs	r5, #1
    b3f6:	d1f1      	bne.n	b3dc <usb_write+0xe>
}
    b3f8:	4620      	mov	r0, r4
    b3fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000b3fe <usb_get_dev_data_by_cfg>:
	return list->head;
    b3fe:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_cfg(sys_slist_t *list,
					     struct usb_cfg_data *cfg)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    b400:	b140      	cbz	r0, b414 <usb_get_dev_data_by_cfg+0x16>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg_cur = dev->config;
    b402:	f850 3c04 	ldr.w	r3, [r0, #-4]

		if (cfg_cur == cfg) {
    b406:	685b      	ldr	r3, [r3, #4]
    b408:	4299      	cmp	r1, r3
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    b40a:	f1a0 0004 	sub.w	r0, r0, #4
		if (cfg_cur == cfg) {
    b40e:	d001      	beq.n	b414 <usb_get_dev_data_by_cfg+0x16>
	return node->next;
    b410:	6840      	ldr	r0, [r0, #4]
    b412:	e7f5      	b.n	b400 <usb_get_dev_data_by_cfg+0x2>
	}

	LOG_DBG("Device data not found for cfg %p", cfg);

	return NULL;
}
    b414:	4770      	bx	lr

0000b416 <usb_get_dev_data_by_iface>:
	return list->head;
    b416:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_iface(sys_slist_t *list,
					       uint8_t iface_num)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    b418:	b150      	cbz	r0, b430 <usb_get_dev_data_by_iface+0x1a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    b41a:	f850 3c04 	ldr.w	r3, [r0, #-4]
		const struct usb_if_descriptor *if_desc =
    b41e:	685b      	ldr	r3, [r3, #4]
						cfg->interface_descriptor;

		if (if_desc->bInterfaceNumber == iface_num) {
    b420:	685b      	ldr	r3, [r3, #4]
    b422:	789b      	ldrb	r3, [r3, #2]
    b424:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    b426:	f1a0 0004 	sub.w	r0, r0, #4
		if (if_desc->bInterfaceNumber == iface_num) {
    b42a:	d001      	beq.n	b430 <usb_get_dev_data_by_iface+0x1a>
	return node->next;
    b42c:	6840      	ldr	r0, [r0, #4]
    b42e:	e7f3      	b.n	b418 <usb_get_dev_data_by_iface+0x2>
	}

	LOG_DBG("Device data not found for iface number %u", iface_num);

	return NULL;
}
    b430:	4770      	bx	lr

0000b432 <usb_get_dev_data_by_ep>:

struct usb_dev_data *usb_get_dev_data_by_ep(sys_slist_t *list, uint8_t ep)
{
    b432:	b530      	push	{r4, r5, lr}
	return list->head;
    b434:	6800      	ldr	r0, [r0, #0]
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    b436:	b188      	cbz	r0, b45c <usb_get_dev_data_by_ep+0x2a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
    b438:	f850 3c04 	ldr.w	r3, [r0, #-4]
    b43c:	685b      	ldr	r3, [r3, #4]
		const struct usb_ep_cfg_data *ep_data = cfg->endpoint;
    b43e:	6a1a      	ldr	r2, [r3, #32]

		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    b440:	7f1d      	ldrb	r5, [r3, #28]
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
    b442:	3804      	subs	r0, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    b444:	2300      	movs	r3, #0
			if (ep_data[i].ep_addr == ep) {
    b446:	3a04      	subs	r2, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
    b448:	b2dc      	uxtb	r4, r3
    b44a:	42a5      	cmp	r5, r4
    b44c:	d801      	bhi.n	b452 <usb_get_dev_data_by_ep+0x20>
	return node->next;
    b44e:	6840      	ldr	r0, [r0, #4]
    b450:	e7f1      	b.n	b436 <usb_get_dev_data_by_ep+0x4>
			if (ep_data[i].ep_addr == ep) {
    b452:	3301      	adds	r3, #1
    b454:	f812 4033 	ldrb.w	r4, [r2, r3, lsl #3]
    b458:	428c      	cmp	r4, r1
    b45a:	d1f5      	bne.n	b448 <usb_get_dev_data_by_ep+0x16>
	}

	LOG_DBG("Device data not found for ep %u", ep);

	return NULL;
}
    b45c:	bd30      	pop	{r4, r5, pc}

0000b45e <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    b45e:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    b460:	6800      	ldr	r0, [r0, #0]
    b462:	f7f7 beed 	b.w	3240 <z_arm_fatal_error>

0000b466 <z_irq_spurious>:
	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    b466:	2100      	movs	r1, #0
    b468:	2001      	movs	r0, #1
    b46a:	f7f7 bee9 	b.w	3240 <z_arm_fatal_error>

0000b46e <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    b46e:	b508      	push	{r3, lr}
	handler();
    b470:	f7f7 ffa4 	bl	33bc <z_SysNmiOnReset>
	z_arm_int_exit();
}
    b474:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    b478:	f7f8 b876 	b.w	3568 <z_arm_exc_exit>

0000b47c <z_log_msg2_static_create.constprop.0>:
	z_impl_z_log_msg2_static_create(source, desc, package, data);
    b47c:	2300      	movs	r3, #0
    b47e:	f7ff bf61 	b.w	b344 <z_impl_z_log_msg2_static_create>

0000b482 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    b482:	3901      	subs	r1, #1
    b484:	4603      	mov	r3, r0
    b486:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    b48a:	b90a      	cbnz	r2, b490 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    b48c:	701a      	strb	r2, [r3, #0]

	return dest;
}
    b48e:	4770      	bx	lr
		*d = *s;
    b490:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    b494:	e7f7      	b.n	b486 <strcpy+0x4>

0000b496 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    b496:	4603      	mov	r3, r0
	size_t n = 0;
    b498:	2000      	movs	r0, #0

	while (*s != '\0') {
    b49a:	5c1a      	ldrb	r2, [r3, r0]
    b49c:	b902      	cbnz	r2, b4a0 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    b49e:	4770      	bx	lr
		n++;
    b4a0:	3001      	adds	r0, #1
    b4a2:	e7fa      	b.n	b49a <strlen+0x4>

0000b4a4 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    b4a4:	4603      	mov	r3, r0
	size_t n = 0;
    b4a6:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    b4a8:	5c1a      	ldrb	r2, [r3, r0]
    b4aa:	b10a      	cbz	r2, b4b0 <strnlen+0xc>
    b4ac:	4288      	cmp	r0, r1
    b4ae:	d100      	bne.n	b4b2 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    b4b0:	4770      	bx	lr
		n++;
    b4b2:	3001      	adds	r0, #1
    b4b4:	e7f8      	b.n	b4a8 <strnlen+0x4>

0000b4b6 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    b4b6:	1e43      	subs	r3, r0, #1
    b4b8:	3901      	subs	r1, #1
    b4ba:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    b4be:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    b4c2:	4282      	cmp	r2, r0
    b4c4:	d101      	bne.n	b4ca <strcmp+0x14>
    b4c6:	2a00      	cmp	r2, #0
    b4c8:	d1f7      	bne.n	b4ba <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    b4ca:	1a10      	subs	r0, r2, r0
    b4cc:	4770      	bx	lr

0000b4ce <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    b4ce:	b510      	push	{r4, lr}
    b4d0:	1e43      	subs	r3, r0, #1
    b4d2:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    b4d4:	4291      	cmp	r1, r2
    b4d6:	d100      	bne.n	b4da <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    b4d8:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    b4da:	f811 4b01 	ldrb.w	r4, [r1], #1
    b4de:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    b4e2:	e7f7      	b.n	b4d4 <memcpy+0x6>

0000b4e4 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    b4e4:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    b4e6:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    b4e8:	4603      	mov	r3, r0
	while (n > 0) {
    b4ea:	4293      	cmp	r3, r2
    b4ec:	d100      	bne.n	b4f0 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    b4ee:	4770      	bx	lr
		*(d_byte++) = c_byte;
    b4f0:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    b4f4:	e7f9      	b.n	b4ea <memset+0x6>

0000b4f6 <_stdout_hook_default>:
}
    b4f6:	f04f 30ff 	mov.w	r0, #4294967295
    b4fa:	4770      	bx	lr

0000b4fc <nordicsemi_nrf52_init>:
	__asm__ volatile(
    b4fc:	f04f 0220 	mov.w	r2, #32
    b500:	f3ef 8311 	mrs	r3, BASEPRI
    b504:	f382 8812 	msr	BASEPRI_MAX, r2
    b508:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    b50c:	f383 8811 	msr	BASEPRI, r3
    b510:	f3bf 8f6f 	isb	sy
}
    b514:	2000      	movs	r0, #0
    b516:	4770      	bx	lr

0000b518 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    b518:	2806      	cmp	r0, #6
    b51a:	d108      	bne.n	b52e <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    b51c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    b520:	2201      	movs	r2, #1
    b522:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    b526:	f3bf 8f4f 	dsb	sy
        __WFE();
    b52a:	bf20      	wfe
    while (true)
    b52c:	e7fd      	b.n	b52a <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    b52e:	4770      	bx	lr

0000b530 <pm_state_exit_post_ops>:
    b530:	2300      	movs	r3, #0
    b532:	f383 8811 	msr	BASEPRI, r3
    b536:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    b53a:	4770      	bx	lr

0000b53c <hid_interface_config>:
	desc->if0.bInterfaceNumber = bInterfaceNumber;
    b53c:	7081      	strb	r1, [r0, #2]
}
    b53e:	4770      	bx	lr

0000b540 <usb_hid_device_init>:
static int usb_hid_device_init(const struct device *dev)
{
	LOG_DBG("Init HID Device: dev %p (%s)", dev, dev->name);

	return 0;
}
    b540:	2000      	movs	r0, #0
    b542:	4770      	bx	lr

0000b544 <z_log_msg2_static_create.constprop.0>:
    b544:	2300      	movs	r3, #0
    b546:	f7ff befd 	b.w	b344 <z_impl_z_log_msg2_static_create>

0000b54a <usb_hid_init>:
	usb_set_hid_report_size(cfg, dev_data->report_size);
    b54a:	6903      	ldr	r3, [r0, #16]
    b54c:	6842      	ldr	r2, [r0, #4]
    b54e:	685b      	ldr	r3, [r3, #4]
    b550:	6852      	ldr	r2, [r2, #4]
	dst[0] = val;
    b552:	7413      	strb	r3, [r2, #16]
	dst[1] = val >> 8;
    b554:	f3c3 2307 	ubfx	r3, r3, #8, #8
    b558:	7453      	strb	r3, [r2, #17]
}
    b55a:	2000      	movs	r0, #0
    b55c:	4770      	bx	lr

0000b55e <ep_ctx_reset>:
	ep_ctx->buf.data = ep_ctx->buf.block.data;
    b55e:	6903      	ldr	r3, [r0, #16]
{
    b560:	b510      	push	{r4, lr}
	ep_ctx->buf.curr = ep_ctx->buf.data;
    b562:	e9c0 3305 	strd	r3, r3, [r0, #20]
	ep_ctx->buf.len  = 0U;
    b566:	2300      	movs	r3, #0
    b568:	60c3      	str	r3, [r0, #12]
	if (ep_ctx->write_in_progress) {
    b56a:	7f83      	ldrb	r3, [r0, #30]
{
    b56c:	4604      	mov	r4, r0
	if (ep_ctx->write_in_progress) {
    b56e:	b113      	cbz	r3, b576 <ep_ctx_reset+0x18>
		nrfx_usbd_ep_abort(ep_addr_to_nrfx(ep_ctx->cfg.addr));
    b570:	7a40      	ldrb	r0, [r0, #9]
    b572:	f000 fbde 	bl	bd32 <nrfx_usbd_ep_abort>
	ep_ctx->read_complete = true;
    b576:	2301      	movs	r3, #1
    b578:	7723      	strb	r3, [r4, #28]
	ep_ctx->read_pending = false;
    b57a:	2300      	movs	r3, #0
    b57c:	7763      	strb	r3, [r4, #29]
	ep_ctx->trans_zlp = false;
    b57e:	77e3      	strb	r3, [r4, #31]
	ep_ctx->write_in_progress = false;
    b580:	77a3      	strb	r3, [r4, #30]
}
    b582:	bd10      	pop	{r4, pc}

0000b584 <z_log_msg2_static_create.constprop.0>:
    b584:	2300      	movs	r3, #0
    b586:	f7ff bedd 	b.w	b344 <z_impl_z_log_msg2_static_create>

0000b58a <k_mutex_lock.constprop.0.isra.0>:
	return z_impl_k_mutex_lock(mutex, timeout);
    b58a:	f7fe b817 	b.w	95bc <z_impl_k_mutex_lock>

0000b58e <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
    b58e:	f7fe b88d 	b.w	96ac <z_impl_k_mutex_unlock>

0000b592 <usb_dc_ep_read>:
{
    b592:	b570      	push	{r4, r5, r6, lr}
    b594:	4604      	mov	r4, r0
    b596:	460e      	mov	r6, r1
    b598:	4615      	mov	r5, r2
	ret = usb_dc_ep_read_wait(ep, data, max_data_len, read_bytes);
    b59a:	f7f9 fc3f 	bl	4e1c <usb_dc_ep_read_wait>
	if (ret) {
    b59e:	b930      	cbnz	r0, b5ae <usb_dc_ep_read+0x1c>
	if (!data && !max_data_len) {
    b5a0:	b906      	cbnz	r6, b5a4 <usb_dc_ep_read+0x12>
    b5a2:	b125      	cbz	r5, b5ae <usb_dc_ep_read+0x1c>
	ret = usb_dc_ep_read_continue(ep);
    b5a4:	4620      	mov	r0, r4
}
    b5a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ret = usb_dc_ep_read_continue(ep);
    b5aa:	f7f9 bc9d 	b.w	4ee8 <usb_dc_ep_read_continue>
}
    b5ae:	bd70      	pop	{r4, r5, r6, pc}

0000b5b0 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    b5b0:	6903      	ldr	r3, [r0, #16]
    b5b2:	b2c9      	uxtb	r1, r1
    b5b4:	220c      	movs	r2, #12
    b5b6:	fb01 3302 	mla	r3, r1, r2, r3
    b5ba:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    b5bc:	f000 0007 	and.w	r0, r0, #7
    b5c0:	4770      	bx	lr

0000b5c2 <set_on_state>:
	__asm__ volatile(
    b5c2:	f04f 0320 	mov.w	r3, #32
    b5c6:	f3ef 8211 	mrs	r2, BASEPRI
    b5ca:	f383 8812 	msr	BASEPRI_MAX, r3
    b5ce:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    b5d2:	6803      	ldr	r3, [r0, #0]
    b5d4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    b5d8:	f043 0302 	orr.w	r3, r3, #2
    b5dc:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    b5de:	f382 8811 	msr	BASEPRI, r2
    b5e2:	f3bf 8f6f 	isb	sy
}
    b5e6:	4770      	bx	lr

0000b5e8 <stop>:
{
    b5e8:	4603      	mov	r3, r0
    b5ea:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    b5ec:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    b5ee:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    b5f0:	f04f 0420 	mov.w	r4, #32
    b5f4:	f3ef 8611 	mrs	r6, BASEPRI
    b5f8:	f384 8812 	msr	BASEPRI_MAX, r4
    b5fc:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    b600:	250c      	movs	r5, #12
    b602:	fb05 0401 	mla	r4, r5, r1, r0
    b606:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    b608:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    b60c:	d001      	beq.n	b612 <stop+0x2a>
    b60e:	42a2      	cmp	r2, r4
    b610:	d111      	bne.n	b636 <stop+0x4e>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    b612:	fb05 0001 	mla	r0, r5, r1, r0
    b616:	2201      	movs	r2, #1
    b618:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
    b61a:	2000      	movs	r0, #0
	__asm__ volatile(
    b61c:	f386 8811 	msr	BASEPRI, r6
    b620:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    b624:	b930      	cbnz	r0, b634 <stop+0x4c>
	get_sub_config(dev, type)->stop();
    b626:	685b      	ldr	r3, [r3, #4]
    b628:	220c      	movs	r2, #12
    b62a:	fb02 3101 	mla	r1, r2, r1, r3
    b62e:	684b      	ldr	r3, [r1, #4]
    b630:	4798      	blx	r3
	return 0;
    b632:	2000      	movs	r0, #0
}
    b634:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    b636:	f04f 30ff 	mov.w	r0, #4294967295
    b63a:	e7ef      	b.n	b61c <stop+0x34>

0000b63c <api_stop>:
	return stop(dev, subsys, CTX_API);
    b63c:	2280      	movs	r2, #128	; 0x80
    b63e:	f7ff bfd3 	b.w	b5e8 <stop>

0000b642 <async_start>:
{
    b642:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b644:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    b646:	6904      	ldr	r4, [r0, #16]
{
    b648:	4605      	mov	r5, r0
    b64a:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    b64c:	f04f 0020 	mov.w	r0, #32
    b650:	f3ef 8c11 	mrs	ip, BASEPRI
    b654:	f380 8812 	msr	BASEPRI_MAX, r0
    b658:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    b65c:	260c      	movs	r6, #12
    b65e:	fb06 4601 	mla	r6, r6, r1, r4
    b662:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    b664:	f000 0e07 	and.w	lr, r0, #7
    b668:	f1be 0f01 	cmp.w	lr, #1
    b66c:	d110      	bne.n	b690 <async_start+0x4e>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    b66e:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
    b670:	2600      	movs	r6, #0
	__asm__ volatile(
    b672:	f38c 8811 	msr	BASEPRI, ip
    b676:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    b67a:	b93e      	cbnz	r6, b68c <async_start+0x4a>
	subdata->cb = cb;
    b67c:	200c      	movs	r0, #12
    b67e:	4341      	muls	r1, r0
    b680:	440c      	add	r4, r1
	subdata->user_data = user_data;
    b682:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    b686:	686b      	ldr	r3, [r5, #4]
    b688:	585b      	ldr	r3, [r3, r1]
    b68a:	4798      	blx	r3
}
    b68c:	4630      	mov	r0, r6
    b68e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    b690:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    b694:	4287      	cmp	r7, r0
    b696:	bf14      	ite	ne
    b698:	f04f 36ff 	movne.w	r6, #4294967295
    b69c:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    b6a0:	e7e7      	b.n	b672 <async_start+0x30>

0000b6a2 <api_start>:
{
    b6a2:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    b6a4:	2480      	movs	r4, #128	; 0x80
    b6a6:	9400      	str	r4, [sp, #0]
    b6a8:	f7ff ffcb 	bl	b642 <async_start>
}
    b6ac:	b002      	add	sp, #8
    b6ae:	bd10      	pop	{r4, pc}

0000b6b0 <onoff_started_callback>:
	return &data->mgr[type];
    b6b0:	6900      	ldr	r0, [r0, #16]
{
    b6b2:	b410      	push	{r4}
	return &data->mgr[type];
    b6b4:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    b6b6:	241c      	movs	r4, #28
    b6b8:	fb03 0004 	mla	r0, r3, r4, r0
    b6bc:	2100      	movs	r1, #0
}
    b6be:	bc10      	pop	{r4}
	notify(mgr, 0);
    b6c0:	4710      	bx	r2

0000b6c2 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    b6c2:	2000      	movs	r0, #0
    b6c4:	f000 ba0f 	b.w	bae6 <nrfx_clock_start>

0000b6c8 <blocking_start_callback>:
{
    b6c8:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    b6ca:	f7fe b865 	b.w	9798 <z_impl_k_sem_give>

0000b6ce <lfclk_stop>:
{
    b6ce:	b508      	push	{r3, lr}
		z_nrf_clock_calibration_lfclk_stopped();
    b6d0:	f7f9 feca 	bl	5468 <z_nrf_clock_calibration_lfclk_stopped>
}
    b6d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    b6d8:	2000      	movs	r0, #0
    b6da:	f000 ba3c 	b.w	bb56 <nrfx_clock_stop>

0000b6de <timeout_handler>:
	start_cal_process();
    b6de:	f7f9 bdff 	b.w	52e0 <start_cal_process>

0000b6e2 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    b6e2:	6843      	ldr	r3, [r0, #4]
    b6e4:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    b6e6:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    b6ea:	600b      	str	r3, [r1, #0]
}
    b6ec:	2000      	movs	r0, #0
    b6ee:	4770      	bx	lr

0000b6f0 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    b6f0:	6843      	ldr	r3, [r0, #4]
    b6f2:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    b6f4:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    b6f8:	4042      	eors	r2, r0
    b6fa:	400a      	ands	r2, r1
    b6fc:	4042      	eors	r2, r0
    p_reg->OUT = value;
    b6fe:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    b702:	2000      	movs	r0, #0
    b704:	4770      	bx	lr

0000b706 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    b706:	6843      	ldr	r3, [r0, #4]
    b708:	685b      	ldr	r3, [r3, #4]
}
    b70a:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    b70c:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    b710:	4770      	bx	lr

0000b712 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    b712:	6843      	ldr	r3, [r0, #4]
    b714:	685b      	ldr	r3, [r3, #4]
}
    b716:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    b718:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    b71c:	4770      	bx	lr

0000b71e <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    b71e:	6843      	ldr	r3, [r0, #4]
    b720:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    b722:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    b726:	404b      	eors	r3, r1
    p_reg->OUT = value;
    b728:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    b72c:	2000      	movs	r0, #0
    b72e:	4770      	bx	lr

0000b730 <gpio_nrfx_manage_callback>:
	return port->data;
    b730:	6903      	ldr	r3, [r0, #16]
	return list->head;
    b732:	6858      	ldr	r0, [r3, #4]
{
    b734:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    b736:	b158      	cbz	r0, b750 <gpio_nrfx_manage_callback+0x20>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    b738:	2400      	movs	r4, #0
    b73a:	4281      	cmp	r1, r0
    b73c:	d112      	bne.n	b764 <gpio_nrfx_manage_callback+0x34>
	return node->next;
    b73e:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    b740:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    b742:	b954      	cbnz	r4, b75a <gpio_nrfx_manage_callback+0x2a>
    b744:	428d      	cmp	r5, r1
	list->head = node;
    b746:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    b748:	d100      	bne.n	b74c <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    b74a:	6098      	str	r0, [r3, #8]
	parent->next = child;
    b74c:	2000      	movs	r0, #0
    b74e:	6008      	str	r0, [r1, #0]
	if (set) {
    b750:	b96a      	cbnz	r2, b76e <gpio_nrfx_manage_callback+0x3e>
	return 0;
    b752:	2000      	movs	r0, #0
}
    b754:	bd30      	pop	{r4, r5, pc}
    b756:	4628      	mov	r0, r5
    b758:	e7ef      	b.n	b73a <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    b75a:	428d      	cmp	r5, r1
	parent->next = child;
    b75c:	6020      	str	r0, [r4, #0]
	list->tail = node;
    b75e:	bf08      	it	eq
    b760:	609c      	streq	r4, [r3, #8]
}
    b762:	e7f3      	b.n	b74c <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    b764:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    b766:	4604      	mov	r4, r0
    b768:	2d00      	cmp	r5, #0
    b76a:	d1f4      	bne.n	b756 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    b76c:	b13a      	cbz	r2, b77e <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
    b76e:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    b770:	685a      	ldr	r2, [r3, #4]
    b772:	600a      	str	r2, [r1, #0]
	list->head = node;
    b774:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    b776:	2800      	cmp	r0, #0
    b778:	d1eb      	bne.n	b752 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    b77a:	6099      	str	r1, [r3, #8]
}
    b77c:	e7ea      	b.n	b754 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    b77e:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    b782:	e7e7      	b.n	b754 <gpio_nrfx_manage_callback+0x24>

0000b784 <qdec_nrfx_sample_fetch>:
	if ((chan != SENSOR_CHAN_ALL) && (chan != SENSOR_CHAN_ROTATION)) {
    b784:	2939      	cmp	r1, #57	; 0x39
{
    b786:	b507      	push	{r0, r1, r2, lr}
	if ((chan != SENSOR_CHAN_ALL) && (chan != SENSOR_CHAN_ROTATION)) {
    b788:	d001      	beq.n	b78e <qdec_nrfx_sample_fetch+0xa>
    b78a:	2922      	cmp	r1, #34	; 0x22
    b78c:	d10c      	bne.n	b7a8 <qdec_nrfx_sample_fetch+0x24>
	nrfx_qdec_accumulators_read(&acc, &accdbl);
    b78e:	f10d 0106 	add.w	r1, sp, #6
    b792:	a801      	add	r0, sp, #4
    b794:	f7fc face 	bl	7d34 <nrfx_qdec_accumulators_read>
	accumulate(data, acc);
    b798:	f9bd 0004 	ldrsh.w	r0, [sp, #4]
    b79c:	f7fa f836 	bl	580c <accumulate.constprop.0>
	return 0;
    b7a0:	2000      	movs	r0, #0
}
    b7a2:	b003      	add	sp, #12
    b7a4:	f85d fb04 	ldr.w	pc, [sp], #4
		return -ENOTSUP;
    b7a8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    b7ac:	e7f9      	b.n	b7a2 <qdec_nrfx_sample_fetch+0x1e>

0000b7ae <spi_context_get_next_buf.constprop.0>:
static inline void *spi_context_get_next_buf(const struct spi_buf **current,
    b7ae:	b530      	push	{r4, r5, lr}
    b7b0:	4604      	mov	r4, r0
	while (*count) {
    b7b2:	6808      	ldr	r0, [r1, #0]
    b7b4:	b908      	cbnz	r0, b7ba <spi_context_get_next_buf.constprop.0+0xc>
	*buf_len = 0;
    b7b6:	6010      	str	r0, [r2, #0]
	return NULL;
    b7b8:	e004      	b.n	b7c4 <spi_context_get_next_buf.constprop.0+0x16>
		if (((*current)->len / dfs) != 0) {
    b7ba:	6823      	ldr	r3, [r4, #0]
    b7bc:	685d      	ldr	r5, [r3, #4]
    b7be:	b115      	cbz	r5, b7c6 <spi_context_get_next_buf.constprop.0+0x18>
			return (*current)->buf;
    b7c0:	6818      	ldr	r0, [r3, #0]
			*buf_len = (*current)->len / dfs;
    b7c2:	6015      	str	r5, [r2, #0]
}
    b7c4:	bd30      	pop	{r4, r5, pc}
		++(*current);
    b7c6:	3308      	adds	r3, #8
		--(*count);
    b7c8:	3801      	subs	r0, #1
		++(*current);
    b7ca:	6023      	str	r3, [r4, #0]
		--(*count);
    b7cc:	6008      	str	r0, [r1, #0]
    b7ce:	e7f0      	b.n	b7b2 <spi_context_get_next_buf.constprop.0+0x4>

0000b7d0 <z_log_msg2_static_create.constprop.0>:
    b7d0:	2300      	movs	r3, #0
    b7d2:	f7ff bdb7 	b.w	b344 <z_impl_z_log_msg2_static_create>

0000b7d6 <gpio_pin_set_dt.isra.0>:
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
    b7d6:	4603      	mov	r3, r0
    b7d8:	460a      	mov	r2, r1
	return gpio_pin_set(spec->port, spec->pin, value);
    b7da:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    b7dc:	7919      	ldrb	r1, [r3, #4]
    b7de:	2301      	movs	r3, #1
    b7e0:	fa03 f101 	lsl.w	r1, r3, r1
    b7e4:	6903      	ldr	r3, [r0, #16]
    b7e6:	681b      	ldr	r3, [r3, #0]
    b7e8:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
    b7ea:	bf18      	it	ne
    b7ec:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
    b7f0:	b112      	cbz	r2, b7f8 <gpio_pin_set_dt.isra.0+0x22>
	return api->port_set_bits_raw(port, pins);
    b7f2:	6883      	ldr	r3, [r0, #8]
    b7f4:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
    b7f6:	4718      	bx	r3
    b7f8:	6883      	ldr	r3, [r0, #8]
    b7fa:	691b      	ldr	r3, [r3, #16]
    b7fc:	e7fb      	b.n	b7f6 <gpio_pin_set_dt.isra.0+0x20>

0000b7fe <_spi_context_cs_control>:
{
    b7fe:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
    b800:	6803      	ldr	r3, [r0, #0]
{
    b802:	4604      	mov	r4, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
    b804:	b1e3      	cbz	r3, b840 <_spi_context_cs_control+0x42>
    b806:	6898      	ldr	r0, [r3, #8]
    b808:	b1d0      	cbz	r0, b840 <_spi_context_cs_control+0x42>
    b80a:	6805      	ldr	r5, [r0, #0]
    b80c:	b1c5      	cbz	r5, b840 <_spi_context_cs_control+0x42>
		if (on) {
    b80e:	b149      	cbz	r1, b824 <_spi_context_cs_control+0x26>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
    b810:	2101      	movs	r1, #1
    b812:	f7ff ffe0 	bl	b7d6 <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
    b816:	6823      	ldr	r3, [r4, #0]
    b818:	689b      	ldr	r3, [r3, #8]
    b81a:	6898      	ldr	r0, [r3, #8]
}
    b81c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_busy_wait(usec_to_wait);
    b820:	f000 bd70 	b.w	c304 <z_impl_k_busy_wait>
			if (!force_off &&
    b824:	b912      	cbnz	r2, b82c <_spi_context_cs_control+0x2e>
    b826:	889b      	ldrh	r3, [r3, #4]
    b828:	04db      	lsls	r3, r3, #19
    b82a:	d409      	bmi.n	b840 <_spi_context_cs_control+0x42>
			k_busy_wait(ctx->config->cs->delay);
    b82c:	6880      	ldr	r0, [r0, #8]
    b82e:	f000 fd69 	bl	c304 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
    b832:	6823      	ldr	r3, [r4, #0]
    b834:	2100      	movs	r1, #0
    b836:	6898      	ldr	r0, [r3, #8]
}
    b838:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
    b83c:	f7ff bfcb 	b.w	b7d6 <gpio_pin_set_dt.isra.0>
}
    b840:	bd38      	pop	{r3, r4, r5, pc}

0000b842 <spi_context_unlock_unconditionally>:
{
    b842:	b510      	push	{r4, lr}
	_spi_context_cs_control(ctx, false, true);
    b844:	2201      	movs	r2, #1
    b846:	2100      	movs	r1, #0
{
    b848:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
    b84a:	f7ff ffd8 	bl	b7fe <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
    b84e:	69a3      	ldr	r3, [r4, #24]
    b850:	b933      	cbnz	r3, b860 <spi_context_unlock_unconditionally+0x1e>
		ctx->owner = NULL;
    b852:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
    b854:	f104 0010 	add.w	r0, r4, #16
}
    b858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    b85c:	f7fd bf9c 	b.w	9798 <z_impl_k_sem_give>
    b860:	bd10      	pop	{r4, pc}

0000b862 <spi_nrfx_release>:
	struct spi_nrfx_data *dev_data = dev->data;
    b862:	6900      	ldr	r0, [r0, #16]
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
    b864:	6803      	ldr	r3, [r0, #0]
    b866:	428b      	cmp	r3, r1
{
    b868:	b510      	push	{r4, lr}
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
    b86a:	d106      	bne.n	b87a <spi_nrfx_release+0x18>
	if (dev_data->busy) {
    b86c:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
    b870:	b934      	cbnz	r4, b880 <spi_nrfx_release+0x1e>
	spi_context_unlock_unconditionally(&dev_data->ctx);
    b872:	f7ff ffe6 	bl	b842 <spi_context_unlock_unconditionally>
	return 0;
    b876:	4620      	mov	r0, r4
}
    b878:	bd10      	pop	{r4, pc}
		return -EINVAL;
    b87a:	f06f 0015 	mvn.w	r0, #21
    b87e:	e7fb      	b.n	b878 <spi_nrfx_release+0x16>
		return -EBUSY;
    b880:	f06f 000f 	mvn.w	r0, #15
    b884:	e7f8      	b.n	b878 <spi_nrfx_release+0x16>

0000b886 <z_impl_hwinfo_get_device_id>:
struct nrf_uid {
	uint32_t id[2];
};

ssize_t z_impl_hwinfo_get_device_id(uint8_t *buffer, size_t length)
{
    b886:	b513      	push	{r0, r1, r4, lr}
NRF_STATIC_INLINE uint32_t nrf_ficr_deviceid_get(NRF_FICR_Type const * p_reg, uint32_t reg_id)
{
#if defined(FICR_INFO_DEVICEID_DEVICEID_Msk)
    return p_reg->INFO.DEVICEID[reg_id];
#else
    return p_reg->DEVICEID[reg_id];
    b888:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    b88c:	2908      	cmp	r1, #8
    b88e:	6e13      	ldr	r3, [r2, #96]	; 0x60
    b890:	6e52      	ldr	r2, [r2, #100]	; 0x64
	struct nrf_uid dev_id;
	uint32_t deviceid[2];

	soc_secure_read_deviceid(deviceid);

	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
    b892:	bf28      	it	cs
    b894:	2108      	movcs	r1, #8
    b896:	ba12      	rev	r2, r2
    b898:	9200      	str	r2, [sp, #0]
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    b89a:	ba1b      	rev	r3, r3
    b89c:	460c      	mov	r4, r1

	if (length > sizeof(dev_id.id)) {
		length = sizeof(dev_id.id);
	}

	memcpy(buffer, dev_id.id, length);
    b89e:	460a      	mov	r2, r1
    b8a0:	4669      	mov	r1, sp
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
    b8a2:	9301      	str	r3, [sp, #4]
	memcpy(buffer, dev_id.id, length);
    b8a4:	f7ff fe13 	bl	b4ce <memcpy>

	return length;
}
    b8a8:	4620      	mov	r0, r4
    b8aa:	b002      	add	sp, #8
    b8ac:	bd10      	pop	{r4, pc}

0000b8ae <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    b8ae:	4770      	bx	lr

0000b8b0 <sys_clock_cycle_get_32>:
{
    b8b0:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    b8b2:	f7fa fc33 	bl	611c <z_nrf_rtc_timer_read>
}
    b8b6:	bd08      	pop	{r3, pc}

0000b8b8 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    b8b8:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    b8ba:	6843      	ldr	r3, [r0, #4]
    b8bc:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    b8be:	7a03      	ldrb	r3, [r0, #8]
    b8c0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    b8c4:	3b01      	subs	r3, #1
    b8c6:	00db      	lsls	r3, r3, #3
    b8c8:	6845      	ldr	r5, [r0, #4]
    b8ca:	6814      	ldr	r4, [r2, #0]
    b8cc:	441d      	add	r5, r3
    b8ce:	42ac      	cmp	r4, r5
    b8d0:	d902      	bls.n	b8d8 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    b8d2:	f06f 0001 	mvn.w	r0, #1
}
    b8d6:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    b8d8:	7965      	ldrb	r5, [r4, #5]
    b8da:	428d      	cmp	r5, r1
    b8dc:	d002      	beq.n	b8e4 <pinctrl_lookup_state+0x2c>
		(*state)++;
    b8de:	3408      	adds	r4, #8
    b8e0:	6014      	str	r4, [r2, #0]
    b8e2:	e7f1      	b.n	b8c8 <pinctrl_lookup_state+0x10>
			return 0;
    b8e4:	2000      	movs	r0, #0
    b8e6:	e7f6      	b.n	b8d6 <pinctrl_lookup_state+0x1e>

0000b8e8 <nrf_pin_configure.constprop.0>:
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input,
				       nrf_gpio_pin_drive_t drive)
{
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    b8e8:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    b8ec:	2b00      	cmp	r3, #0
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
    b8ee:	b510      	push	{r4, lr}
    *p_pin = pin_number & 0x1F;
    b8f0:	f000 031f 	and.w	r3, r0, #31
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    b8f4:	bf08      	it	eq
    b8f6:	4614      	moveq	r4, r2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    b8f8:	f3c0 1281 	ubfx	r2, r0, #6, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    b8fc:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
    b900:	bf18      	it	ne
    b902:	2100      	movne	r1, #0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    b904:	ea40 0282 	orr.w	r2, r0, r2, lsl #2
    b908:	ea42 0201 	orr.w	r2, r2, r1
    b90c:	bf18      	it	ne
    b90e:	2401      	movne	r4, #1
    reg->PIN_CNF[pin_number] = cnf;
    b910:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    b914:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    b918:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    b91c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
    b920:	bd10      	pop	{r4, pc}

0000b922 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    b922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b926:	4614      	mov	r4, r2
    b928:	4680      	mov	r8, r0
    b92a:	eb00 0581 	add.w	r5, r0, r1, lsl #2
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    b92e:	2601      	movs	r6, #1
    p_reg->OUTCLR = clr_mask;
    b930:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    b934:	45a8      	cmp	r8, r5
    b936:	d101      	bne.n	b93c <pinctrl_configure_pins+0x1a>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    b938:	2000      	movs	r0, #0
    b93a:	e00d      	b.n	b958 <pinctrl_configure_pins+0x36>
		__unused nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    b93c:	f8d8 3000 	ldr.w	r3, [r8]
		switch (NRF_GET_FUN(pins[i])) {
    b940:	0c1a      	lsrs	r2, r3, #16
    b942:	2a1a      	cmp	r2, #26
    b944:	d03d      	beq.n	b9c2 <pinctrl_configure_pins+0xa0>
    b946:	d809      	bhi.n	b95c <pinctrl_configure_pins+0x3a>
    b948:	2a05      	cmp	r2, #5
    b94a:	d025      	beq.n	b998 <pinctrl_configure_pins+0x76>
    b94c:	2a06      	cmp	r2, #6
    b94e:	d032      	beq.n	b9b6 <pinctrl_configure_pins+0x94>
    b950:	2a04      	cmp	r2, #4
    b952:	d00c      	beq.n	b96e <pinctrl_configure_pins+0x4c>
    b954:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    b958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		switch (NRF_GET_FUN(pins[i])) {
    b95c:	2a1b      	cmp	r2, #27
    b95e:	d035      	beq.n	b9cc <pinctrl_configure_pins+0xaa>
    b960:	2a1c      	cmp	r2, #28
    b962:	d1f7      	bne.n	b954 <pinctrl_configure_pins+0x32>
			NRF_PSEL_QDEC(reg, LED) = NRF_GET_PIN(pins[i]);
    b964:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b968:	f8c4 351c 	str.w	r3, [r4, #1308]	; 0x51c
    b96c:	e027      	b.n	b9be <pinctrl_configure_pins+0x9c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    b96e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b972:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
    *p_pin = pin_number & 0x1F;
    b976:	f8d8 3000 	ldr.w	r3, [r8]
    b97a:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    b97e:	fa06 f303 	lsl.w	r3, r6, r3
    p_reg->OUTCLR = clr_mask;
    b982:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    b986:	2200      	movs	r2, #0
    b988:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    b98a:	f8d8 0000 	ldr.w	r0, [r8]
    b98e:	f7ff ffab 	bl	b8e8 <nrf_pin_configure.constprop.0>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    b992:	f108 0804 	add.w	r8, r8, #4
    b996:	e7cd      	b.n	b934 <pinctrl_configure_pins+0x12>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    b998:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b99c:	f8c4 350c 	str.w	r3, [r4, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
    b9a0:	f8d8 3000 	ldr.w	r3, [r8]
    b9a4:	f003 031f 	and.w	r3, r3, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    b9a8:	fa06 f303 	lsl.w	r3, r6, r3
    p_reg->OUTCLR = clr_mask;
    b9ac:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    b9b0:	2201      	movs	r2, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    b9b2:	4611      	mov	r1, r2
    b9b4:	e7e9      	b.n	b98a <pinctrl_configure_pins+0x68>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    b9b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b9ba:	f8c4 3510 	str.w	r3, [r4, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    b9be:	2200      	movs	r2, #0
    b9c0:	e7f7      	b.n	b9b2 <pinctrl_configure_pins+0x90>
			NRF_PSEL_QDEC(reg, A) = NRF_GET_PIN(pins[i]);
    b9c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b9c6:	f8c4 3520 	str.w	r3, [r4, #1312]	; 0x520
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    b9ca:	e7f8      	b.n	b9be <pinctrl_configure_pins+0x9c>
			NRF_PSEL_QDEC(reg, B) = NRF_GET_PIN(pins[i]);
    b9cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b9d0:	f8c4 3524 	str.w	r3, [r4, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    b9d4:	e7f3      	b.n	b9be <pinctrl_configure_pins+0x9c>

0000b9d6 <ESB_SYS_TIMER_IRQHandler>:

	return 1;
}

ISR_DIRECT_DECLARE(ESB_SYS_TIMER_IRQHandler)
    b9d6:	4668      	mov	r0, sp
    b9d8:	f020 0107 	bic.w	r1, r0, #7
    b9dc:	468d      	mov	sp, r1
    b9de:	b501      	push	{r0, lr}
{
	ISR_DIRECT_PM();
    b9e0:	f7f7 fcde 	bl	33a0 <_arch_isr_direct_pm>
    b9e4:	f7f7 fdc0 	bl	3568 <z_arm_exc_exit>
ISR_DIRECT_DECLARE(ESB_SYS_TIMER_IRQHandler)
    b9e8:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    b9ec:	4685      	mov	sp, r0
    b9ee:	4770      	bx	lr

0000b9f0 <k_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    b9f0:	f000 bc88 	b.w	c304 <z_impl_k_busy_wait>

0000b9f4 <z_log_msg2_static_create.constprop.0>:
    b9f4:	2300      	movs	r3, #0
    b9f6:	f7ff bca5 	b.w	b344 <z_impl_z_log_msg2_static_create>

0000b9fa <reg_write>:
{
    b9fa:	b570      	push	{r4, r5, r6, lr}
    b9fc:	460d      	mov	r5, r1
	err = spi_cs_ctrl(dev_data, true);
    b9fe:	2101      	movs	r1, #1
{
    ba00:	4604      	mov	r4, r0
    ba02:	4616      	mov	r6, r2
	err = spi_cs_ctrl(dev_data, true);
    ba04:	f7fa fe4a 	bl	669c <spi_cs_ctrl>
	if (err) {
    ba08:	b930      	cbnz	r0, ba18 <reg_write+0x1e>
    ba0a:	4632      	mov	r2, r6
    ba0c:	4629      	mov	r1, r5
    ba0e:	4620      	mov	r0, r4
}
    ba10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ba14:	f7fa be6a 	b.w	66ec <reg_write.part.0>
    ba18:	bd70      	pop	{r4, r5, r6, pc}

0000ba1a <pmw3360_async_init_power_up>:
	return reg_write(dev_data, PMW3360_REG_POWER_UP_RESET, 0x5A);
    ba1a:	225a      	movs	r2, #90	; 0x5a
    ba1c:	213a      	movs	r1, #58	; 0x3a
    ba1e:	f7ff bfec 	b.w	b9fa <reg_write>

0000ba22 <gpio_pin_interrupt_configure.constprop.0>:
#endif

extern int z_impl_gpio_pin_interrupt_configure(const struct device * port, gpio_pin_t pin, gpio_flags_t flags);

__pinned_func
static inline int gpio_pin_interrupt_configure(const struct device * port, gpio_pin_t pin, gpio_flags_t flags)
    ba22:	b410      	push	{r4}
	return api->pin_interrupt_configure(port, pin, mode, trig);
    ba24:	6883      	ldr	r3, [r0, #8]
    ba26:	699c      	ldr	r4, [r3, #24]
    ba28:	f001 72b0 	and.w	r2, r1, #23068672	; 0x1600000
    ba2c:	f001 63c0 	and.w	r3, r1, #100663296	; 0x6000000
    ba30:	46a4      	mov	ip, r4
    ba32:	2114      	movs	r1, #20
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_GPIO_PIN_INTERRUPT_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
}
    ba34:	bc10      	pop	{r4}
    ba36:	4760      	bx	ip

0000ba38 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    ba38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x10)
    ba3c:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    ba40:	f1a0 0310 	sub.w	r3, r0, #16
    ba44:	4258      	negs	r0, r3
    ba46:	4158      	adcs	r0, r3
    ba48:	4770      	bx	lr

0000ba4a <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    ba4a:	4700      	bx	r0

0000ba4c <nrfx_busy_wait>:
    ba4c:	f000 bc5a 	b.w	c304 <z_impl_k_busy_wait>

0000ba50 <clock_stop>:
{
    ba50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    ba52:	4604      	mov	r4, r0
    ba54:	b118      	cbz	r0, ba5e <clock_stop+0xe>
    ba56:	2801      	cmp	r0, #1
    ba58:	d024      	beq.n	baa4 <clock_stop+0x54>
}
    ba5a:	b003      	add	sp, #12
    ba5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ba5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    ba62:	2202      	movs	r2, #2
    ba64:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ba68:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    ba6c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ba70:	2201      	movs	r2, #1
    ba72:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    ba74:	2301      	movs	r3, #1
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    ba76:	429c      	cmp	r4, r3
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    ba78:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    ba7c:	bf14      	ite	ne
    ba7e:	2500      	movne	r5, #0
    ba80:	f10d 0507 	addeq.w	r5, sp, #7
    ba84:	f242 7710 	movw	r7, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    ba88:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    ba8c:	b1ac      	cbz	r4, baba <clock_stop+0x6a>
    ba8e:	2c01      	cmp	r4, #1
    ba90:	d1e3      	bne.n	ba5a <clock_stop+0xa>
            if (p_clk_src != NULL)
    ba92:	b125      	cbz	r5, ba9e <clock_stop+0x4e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    ba94:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    ba98:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    ba9c:	702b      	strb	r3, [r5, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    ba9e:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    baa2:	e012      	b.n	baca <clock_stop+0x7a>
    p_reg->INTENCLR = mask;
    baa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    baa8:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    baaa:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    baae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    bab2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    bab6:	6058      	str	r0, [r3, #4]
}
    bab8:	e7dc      	b.n	ba74 <clock_stop+0x24>
            if (p_clk_src != NULL)
    baba:	b125      	cbz	r5, bac6 <clock_stop+0x76>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    babc:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    bac0:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    bac4:	602b      	str	r3, [r5, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    bac6:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    baca:	03db      	lsls	r3, r3, #15
    bacc:	d5c5      	bpl.n	ba5a <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    bace:	b92d      	cbnz	r5, badc <clock_stop+0x8c>
    bad0:	2001      	movs	r0, #1
    bad2:	f7ff ffbb 	bl	ba4c <nrfx_busy_wait>
    bad6:	3f01      	subs	r7, #1
    bad8:	d1d8      	bne.n	ba8c <clock_stop+0x3c>
    bada:	e7be      	b.n	ba5a <clock_stop+0xa>
    badc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    bae0:	2b01      	cmp	r3, #1
    bae2:	d0f5      	beq.n	bad0 <clock_stop+0x80>
    bae4:	e7b9      	b.n	ba5a <clock_stop+0xa>

0000bae6 <nrfx_clock_start>:
{
    bae6:	b508      	push	{r3, lr}
    switch (domain)
    bae8:	b110      	cbz	r0, baf0 <nrfx_clock_start+0xa>
    baea:	2801      	cmp	r0, #1
    baec:	d028      	beq.n	bb40 <nrfx_clock_start+0x5a>
}
    baee:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    baf0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    baf4:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    baf8:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    bafc:	03c9      	lsls	r1, r1, #15
    bafe:	d40b      	bmi.n	bb18 <nrfx_clock_start+0x32>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    bb00:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    bb04:	07d0      	lsls	r0, r2, #31
    bb06:	d50c      	bpl.n	bb22 <nrfx_clock_start+0x3c>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    bb08:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
    if (!is_correct_clk)
    bb0c:	0792      	lsls	r2, r2, #30
    bb0e:	d105      	bne.n	bb1c <nrfx_clock_start+0x36>
    p_reg->INTENSET = mask;
    bb10:	2202      	movs	r2, #2
    bb12:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    bb16:	e7ea      	b.n	baee <nrfx_clock_start+0x8>
    if (!is_correct_clk)
    bb18:	0791      	lsls	r1, r2, #30
    bb1a:	d002      	beq.n	bb22 <nrfx_clock_start+0x3c>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    bb1c:	2000      	movs	r0, #0
    bb1e:	f7ff ff97 	bl	ba50 <clock_stop>
    p_reg->LFCLKSRC = (uint32_t)(source);
    bb22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    bb26:	2200      	movs	r2, #0
    bb28:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    bb2c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    bb30:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    bb34:	2202      	movs	r2, #2
    bb36:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    bb3a:	2201      	movs	r2, #1
    bb3c:	609a      	str	r2, [r3, #8]
}
    bb3e:	e7d6      	b.n	baee <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    bb40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    bb44:	2200      	movs	r2, #0
    bb46:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    bb4a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    bb4e:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    bb52:	6018      	str	r0, [r3, #0]
}
    bb54:	e7cb      	b.n	baee <nrfx_clock_start+0x8>

0000bb56 <nrfx_clock_stop>:
    clock_stop(domain);
    bb56:	f7ff bf7b 	b.w	ba50 <clock_stop>

0000bb5a <nrf_gpio_cfg_sense_set>:
    *p_pin = pin_number & 0x1F;
    bb5a:	f000 001f 	and.w	r0, r0, #31
    bb5e:	0080      	lsls	r0, r0, #2
    bb60:	f100 40a0 	add.w	r0, r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    bb64:	f8d0 3700 	ldr.w	r3, [r0, #1792]	; 0x700
    cnf &= ~to_update;
    bb68:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    bb6c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    bb70:	f8c0 3700 	str.w	r3, [r0, #1792]	; 0x700
}
    bb74:	4770      	bx	lr

0000bb76 <nrf_power_event_get_and_clear.constprop.0>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    bb76:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
    bb7a:	681a      	ldr	r2, [r3, #0]
    bb7c:	2a00      	cmp	r2, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    bb7e:	bf1f      	itttt	ne
    bb80:	2200      	movne	r2, #0
    bb82:	601a      	strne	r2, [r3, #0]
    bb84:	681b      	ldrne	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    bb86:	2001      	movne	r0, #1
    bb88:	bf08      	it	eq
    bb8a:	2000      	moveq	r0, #0
}
    bb8c:	4770      	bx	lr

0000bb8e <nrfx_power_usbevt_enable>:
    p_reg->INTENSET = mask;
    bb8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    bb92:	f44f 7260 	mov.w	r2, #896	; 0x380
    bb96:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    bb9a:	4770      	bx	lr

0000bb9c <nrfx_power_usbevt_disable>:
    p_reg->INTENCLR = mask;
    bb9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    bba0:	f44f 7260 	mov.w	r2, #896	; 0x380
    bba4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    bba8:	4770      	bx	lr

0000bbaa <nrfx_power_clock_irq_handler>:
 * a library with nrfx is created. In such case, forcing a linker to use this
 * function instead of another one defined as weak will require additional
 * actions, and might be even impossible.
 */
void nrfx_power_clock_irq_handler(void)
{
    bbaa:	b508      	push	{r3, lr}
    nrfx_power_irq_handler();
    bbac:	f7fb ff9e 	bl	7aec <nrfx_power_irq_handler>
    nrfx_clock_irq_handler();
}
    bbb0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_irq_handler();
    bbb4:	f7fb bc08 	b.w	73c8 <nrfx_clock_irq_handler>

0000bbb8 <spim_pin_uninit>:
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
    bbb8:	1c43      	adds	r3, r0, #1
    bbba:	d008      	beq.n	bbce <spim_pin_uninit+0x16>
    *p_pin = pin_number & 0x1F;
    bbbc:	f000 001f 	and.w	r0, r0, #31
    reg->PIN_CNF[pin_number] = cnf;
    bbc0:	f500 70e0 	add.w	r0, r0, #448	; 0x1c0
    bbc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    bbc8:	2202      	movs	r2, #2
    bbca:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    bbce:	4770      	bx	lr

0000bbd0 <nrf_gpio_pin_write>:
    *p_pin = pin_number & 0x1F;
    bbd0:	f000 031f 	and.w	r3, r0, #31
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    bbd4:	2001      	movs	r0, #1
    bbd6:	4098      	lsls	r0, r3
    bbd8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    if (value == 0)
    bbdc:	b911      	cbnz	r1, bbe4 <nrf_gpio_pin_write+0x14>
    p_reg->OUTCLR = clr_mask;
    bbde:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
}
    bbe2:	4770      	bx	lr
    p_reg->OUTSET = set_mask;
    bbe4:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
}
    bbe8:	4770      	bx	lr

0000bbea <set_ss_pin_state>:
{
    bbea:	4603      	mov	r3, r0
    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
    bbec:	7fc0      	ldrb	r0, [r0, #31]
    bbee:	28ff      	cmp	r0, #255	; 0xff
    bbf0:	d006      	beq.n	bc00 <set_ss_pin_state+0x16>
                           p_cb->ss_active_high ? active : !active);
    bbf2:	7f9b      	ldrb	r3, [r3, #30]
        nrf_gpio_pin_write(p_cb->ss_pin,
    bbf4:	079b      	lsls	r3, r3, #30
    bbf6:	bf58      	it	pl
    bbf8:	f081 0101 	eorpl.w	r1, r1, #1
    bbfc:	f7ff bfe8 	b.w	bbd0 <nrf_gpio_pin_write>
}
    bc00:	4770      	bx	lr

0000bc02 <nrf52_errata_187>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    bc02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x10)
    bc06:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    bc0a:	f1a0 0310 	sub.w	r3, r0, #16
    bc0e:	4258      	negs	r0, r3
    bc10:	4158      	adcs	r0, r3
    bc12:	4770      	bx	lr

0000bc14 <nrfx_usbd_consumer>:
{
    bc14:	b530      	push	{r4, r5, lr}
    size_t size = p_transfer->size;
    bc16:	684c      	ldr	r4, [r1, #4]
    if (size < data_size)
    bc18:	680d      	ldr	r5, [r1, #0]
    bc1a:	42a3      	cmp	r3, r4
        p_next->p_data = p_transfer->p_data;
    bc1c:	bf97      	itett	ls
    bc1e:	e9c0 5300 	strdls	r5, r3, [r0]
        p_next->size = 0;
    bc22:	2100      	movhi	r1, #0
        size -= data_size;
    bc24:	1ae4      	subls	r4, r4, r3
        p_transfer->p_data.addr += data_size;
    bc26:	18ed      	addls	r5, r5, r3
        p_next->p_data = p_transfer->p_data;
    bc28:	bf8e      	itee	hi
    bc2a:	e9c0 5100 	strdhi	r5, r1, [r0]
        p_transfer->size = size;
    bc2e:	604c      	strls	r4, [r1, #4]
        p_transfer->p_data.addr += data_size;
    bc30:	600d      	strls	r5, [r1, #0]
    return (ep_size == data_size) && (size != 0);
    bc32:	429a      	cmp	r2, r3
    bc34:	d103      	bne.n	bc3e <nrfx_usbd_consumer+0x2a>
    bc36:	1e20      	subs	r0, r4, #0
    bc38:	bf18      	it	ne
    bc3a:	2001      	movne	r0, #1
}
    bc3c:	bd30      	pop	{r4, r5, pc}
    return (ep_size == data_size) && (size != 0);
    bc3e:	2000      	movs	r0, #0
    bc40:	e7fc      	b.n	bc3c <nrfx_usbd_consumer+0x28>

0000bc42 <nrfx_usbd_feeder_ram>:
    size_t tx_size = p_transfer->size;
    bc42:	684b      	ldr	r3, [r1, #4]
{
    bc44:	b510      	push	{r4, lr}
    bc46:	429a      	cmp	r2, r3
    p_next->p_data = p_transfer->p_data;
    bc48:	680c      	ldr	r4, [r1, #0]
    bc4a:	bf28      	it	cs
    bc4c:	461a      	movcs	r2, r3
    p_next->size = tx_size;
    bc4e:	e9c0 4200 	strd	r4, r2, [r0]
    p_transfer->size -= tx_size;
    bc52:	1a98      	subs	r0, r3, r2
    p_transfer->p_data.addr += tx_size;
    bc54:	680b      	ldr	r3, [r1, #0]
    p_transfer->size -= tx_size;
    bc56:	6048      	str	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    bc58:	441a      	add	r2, r3
}
    bc5a:	3800      	subs	r0, #0
    p_transfer->p_data.addr += tx_size;
    bc5c:	600a      	str	r2, [r1, #0]
}
    bc5e:	bf18      	it	ne
    bc60:	2001      	movne	r0, #1
    bc62:	bd10      	pop	{r4, pc}

0000bc64 <nrfx_usbd_feeder_ram_zlp>:
{
    bc64:	b530      	push	{r4, r5, lr}
    size_t tx_size = p_transfer->size;
    bc66:	684c      	ldr	r4, [r1, #4]
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
    bc68:	680b      	ldr	r3, [r1, #0]
    bc6a:	42a2      	cmp	r2, r4
    bc6c:	bf28      	it	cs
    bc6e:	4622      	movcs	r2, r4
    bc70:	2a00      	cmp	r2, #0
    bc72:	bf14      	ite	ne
    bc74:	461d      	movne	r5, r3
    bc76:	2500      	moveq	r5, #0
    p_next->size = tx_size;
    bc78:	e9c0 5200 	strd	r5, r2, [r0]
    p_transfer->size -= tx_size;
    bc7c:	eba4 0402 	sub.w	r4, r4, r2
    p_transfer->p_data.addr += tx_size;
    bc80:	441a      	add	r2, r3
    p_transfer->size -= tx_size;
    bc82:	604c      	str	r4, [r1, #4]
    p_transfer->p_data.addr += tx_size;
    bc84:	600a      	str	r2, [r1, #0]
}
    bc86:	bf14      	ite	ne
    bc88:	2001      	movne	r0, #1
    bc8a:	2000      	moveq	r0, #0
    bc8c:	bd30      	pop	{r4, r5, pc}

0000bc8e <ep2bit>:
    return NRFX_USBD_EP_BITPOS(ep);
    bc8e:	f010 0f80 	tst.w	r0, #128	; 0x80
    bc92:	bf14      	ite	ne
    bc94:	2300      	movne	r3, #0
    bc96:	2310      	moveq	r3, #16
    bc98:	f000 000f 	and.w	r0, r0, #15
}
    bc9c:	4418      	add	r0, r3
    bc9e:	4770      	bx	lr

0000bca0 <ev_started_handler>:
}
    bca0:	4770      	bx	lr

0000bca2 <ev_dma_epin7_handler>:
static void ev_dma_epin7_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN7 ); }
    bca2:	2087      	movs	r0, #135	; 0x87
    bca4:	f7fc bb16 	b.w	82d4 <nrf_usbd_epin_dma_handler>

0000bca8 <ev_dma_epin6_handler>:
static void ev_dma_epin6_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN6 ); }
    bca8:	2086      	movs	r0, #134	; 0x86
    bcaa:	f7fc bb13 	b.w	82d4 <nrf_usbd_epin_dma_handler>

0000bcae <ev_dma_epin5_handler>:
static void ev_dma_epin5_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN5 ); }
    bcae:	2085      	movs	r0, #133	; 0x85
    bcb0:	f7fc bb10 	b.w	82d4 <nrf_usbd_epin_dma_handler>

0000bcb4 <ev_dma_epin4_handler>:
static void ev_dma_epin4_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN4 ); }
    bcb4:	2084      	movs	r0, #132	; 0x84
    bcb6:	f7fc bb0d 	b.w	82d4 <nrf_usbd_epin_dma_handler>

0000bcba <ev_dma_epin3_handler>:
static void ev_dma_epin3_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN3 ); }
    bcba:	2083      	movs	r0, #131	; 0x83
    bcbc:	f7fc bb0a 	b.w	82d4 <nrf_usbd_epin_dma_handler>

0000bcc0 <ev_dma_epin2_handler>:
static void ev_dma_epin2_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN2 ); }
    bcc0:	2082      	movs	r0, #130	; 0x82
    bcc2:	f7fc bb07 	b.w	82d4 <nrf_usbd_epin_dma_handler>

0000bcc6 <ev_dma_epin1_handler>:
static void ev_dma_epin1_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN1 ); }
    bcc6:	2081      	movs	r0, #129	; 0x81
    bcc8:	f7fc bb04 	b.w	82d4 <nrf_usbd_epin_dma_handler>

0000bccc <ev_dma_epin0_handler>:
static void ev_dma_epin0_handler(void)  { nrf_usbd_ep0in_dma_handler(); }
    bccc:	f7fc bb1e 	b.w	830c <nrf_usbd_ep0in_dma_handler>

0000bcd0 <nrfx_usbd_ep_max_packet_size_set>:
{
    bcd0:	b508      	push	{r3, lr}
    usbd_ep_state_t * p_state = ep_state_access(ep);
    bcd2:	f7fc f9c1 	bl	8058 <ep_state_access>
    p_state->max_packet_size = size;
    bcd6:	8181      	strh	r1, [r0, #12]
}
    bcd8:	bd08      	pop	{r3, pc}

0000bcda <nrfx_usbd_ep_status_get>:
{
    bcda:	b508      	push	{r3, lr}
    usbd_ep_state_t const * p_state = ep_state_access(ep);
    bcdc:	f7fc f9bc 	bl	8058 <ep_state_access>
	__asm__ volatile(
    bce0:	f04f 0220 	mov.w	r2, #32
    bce4:	f3ef 8311 	mrs	r3, BASEPRI
    bce8:	f382 8812 	msr	BASEPRI_MAX, r2
    bcec:	f3bf 8f6f 	isb	sy
    *p_size = p_state->transfer_cnt;
    bcf0:	6882      	ldr	r2, [r0, #8]
    bcf2:	600a      	str	r2, [r1, #0]
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    bcf4:	6802      	ldr	r2, [r0, #0]
    bcf6:	b92a      	cbnz	r2, bd04 <nrfx_usbd_ep_status_get+0x2a>
    bcf8:	7b80      	ldrb	r0, [r0, #14]
	__asm__ volatile(
    bcfa:	f383 8811 	msr	BASEPRI, r3
    bcfe:	f3bf 8f6f 	isb	sy
}
    bd02:	bd08      	pop	{r3, pc}
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
    bd04:	2004      	movs	r0, #4
    bd06:	e7f8      	b.n	bcfa <nrfx_usbd_ep_status_get+0x20>

0000bd08 <ev_dma_epout7_handler>:
static void ev_dma_epout7_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT7); }
    bd08:	2007      	movs	r0, #7
    bd0a:	f7fc bddf 	b.w	88cc <nrf_usbd_epout_dma_handler>

0000bd0e <ev_dma_epout6_handler>:
static void ev_dma_epout6_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT6); }
    bd0e:	2006      	movs	r0, #6
    bd10:	f7fc bddc 	b.w	88cc <nrf_usbd_epout_dma_handler>

0000bd14 <ev_dma_epout5_handler>:
static void ev_dma_epout5_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT5); }
    bd14:	2005      	movs	r0, #5
    bd16:	f7fc bdd9 	b.w	88cc <nrf_usbd_epout_dma_handler>

0000bd1a <ev_dma_epout4_handler>:
static void ev_dma_epout4_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT4); }
    bd1a:	2004      	movs	r0, #4
    bd1c:	f7fc bdd6 	b.w	88cc <nrf_usbd_epout_dma_handler>

0000bd20 <ev_dma_epout3_handler>:
static void ev_dma_epout3_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT3); }
    bd20:	2003      	movs	r0, #3
    bd22:	f7fc bdd3 	b.w	88cc <nrf_usbd_epout_dma_handler>

0000bd26 <ev_dma_epout2_handler>:
static void ev_dma_epout2_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT2); }
    bd26:	2002      	movs	r0, #2
    bd28:	f7fc bdd0 	b.w	88cc <nrf_usbd_epout_dma_handler>

0000bd2c <ev_dma_epout1_handler>:
static void ev_dma_epout1_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT1); }
    bd2c:	2001      	movs	r0, #1
    bd2e:	f7fc bdcd 	b.w	88cc <nrf_usbd_epout_dma_handler>

0000bd32 <nrfx_usbd_ep_abort>:
    usbd_ep_abort(ep);
    bd32:	f7fc bec7 	b.w	8ac4 <usbd_ep_abort>

0000bd36 <_GetAvailWriteSpace>:
  RdOff = pRing->RdOff;
    bd36:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
    bd38:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
    bd3a:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    bd3c:	bf9c      	itt	ls
    bd3e:	6880      	ldrls	r0, [r0, #8]
    bd40:	181b      	addls	r3, r3, r0
    r = RdOff - WrOff - 1u;
    bd42:	3b01      	subs	r3, #1
    bd44:	1a98      	subs	r0, r3, r2
}
    bd46:	4770      	bx	lr

0000bd48 <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    bd48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
    bd4c:	e9d0 9402 	ldrd	r9, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    bd50:	4605      	mov	r5, r0
  Rem = pRing->SizeOfBuffer - WrOff;
    bd52:	eba9 0804 	sub.w	r8, r9, r4
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    bd56:	6840      	ldr	r0, [r0, #4]
  if (Rem > NumBytes) {
    bd58:	4590      	cmp	r8, r2
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    bd5a:	4420      	add	r0, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    bd5c:	460f      	mov	r7, r1
    pRing->WrOff = WrOff + NumBytes;
    bd5e:	4414      	add	r4, r2
  if (Rem > NumBytes) {
    bd60:	d904      	bls.n	bd6c <_WriteNoCheck+0x24>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    bd62:	f7ff fbb4 	bl	b4ce <memcpy>
    pRing->WrOff = NumBytesAtOnce;
    bd66:	60ec      	str	r4, [r5, #12]
}
    bd68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    bd6c:	4642      	mov	r2, r8
    NumBytesAtOnce = NumBytes - Rem;
    bd6e:	eba4 0409 	sub.w	r4, r4, r9
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    bd72:	f7ff fbac 	bl	b4ce <memcpy>
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    bd76:	6868      	ldr	r0, [r5, #4]
    bd78:	4622      	mov	r2, r4
    bd7a:	eb07 0108 	add.w	r1, r7, r8
    bd7e:	e7f0      	b.n	bd62 <_WriteNoCheck+0x1a>

0000bd80 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    bd80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  WrOff = pRing->WrOff;
    bd84:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    bd86:	4606      	mov	r6, r0
    bd88:	4689      	mov	r9, r1
    bd8a:	4617      	mov	r7, r2
  NumBytesWritten = 0u;
    bd8c:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    bd90:	6934      	ldr	r4, [r6, #16]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    bd92:	68b3      	ldr	r3, [r6, #8]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    bd94:	6870      	ldr	r0, [r6, #4]
    if (RdOff > WrOff) {
    bd96:	42a5      	cmp	r5, r4
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    bd98:	bf28      	it	cs
    bd9a:	18e4      	addcs	r4, r4, r3
    bd9c:	3c01      	subs	r4, #1
    bd9e:	1b62      	subs	r2, r4, r5
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    bda0:	1b5c      	subs	r4, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    bda2:	42bc      	cmp	r4, r7
    bda4:	bf28      	it	cs
    bda6:	463c      	movcs	r4, r7
    bda8:	4294      	cmp	r4, r2
    bdaa:	bf28      	it	cs
    bdac:	4614      	movcs	r4, r2
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    bdae:	4649      	mov	r1, r9
    bdb0:	4428      	add	r0, r5
    bdb2:	4622      	mov	r2, r4
    bdb4:	f7ff fb8b 	bl	b4ce <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
    bdb8:	68b3      	ldr	r3, [r6, #8]
    WrOff           += NumBytesToWrite;
    bdba:	4425      	add	r5, r4
      WrOff = 0u;
    bdbc:	42ab      	cmp	r3, r5
    bdbe:	bf08      	it	eq
    bdc0:	2500      	moveq	r5, #0
  } while (NumBytes);
    bdc2:	1b3f      	subs	r7, r7, r4
    NumBytesWritten += NumBytesToWrite;
    bdc4:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
    bdc6:	44a1      	add	r9, r4
    pRing->WrOff = WrOff;
    bdc8:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
    bdca:	d1e1      	bne.n	bd90 <_WriteBlocking+0x10>
}
    bdcc:	4640      	mov	r0, r8
    bdce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000bdd2 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    bdd2:	f7fd b887 	b.w	8ee4 <_DoInit>

0000bdd6 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    bdd6:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    bdd8:	f7ff fffb 	bl	bdd2 <SEGGER_RTT_Init>

	return 0;
}
    bddc:	2000      	movs	r0, #0
    bdde:	bd08      	pop	{r3, pc}

0000bde0 <z_device_state_init>:
}
    bde0:	4770      	bx	lr

0000bde2 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    bde2:	b138      	cbz	r0, bdf4 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    bde4:	68c3      	ldr	r3, [r0, #12]
    bde6:	8818      	ldrh	r0, [r3, #0]
    bde8:	f3c0 0008 	ubfx	r0, r0, #0, #9
    bdec:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    bdf0:	4258      	negs	r0, r3
    bdf2:	4158      	adcs	r0, r3
}
    bdf4:	4770      	bx	lr

0000bdf6 <z_early_memset>:
	(void) memset(dst, c, n);
    bdf6:	f7ff bb75 	b.w	b4e4 <memset>

0000bdfa <z_early_memcpy>:
	(void) memcpy(dst, src, n);
    bdfa:	f7ff bb68 	b.w	b4ce <memcpy>

0000bdfe <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    bdfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    be00:	4604      	mov	r4, r0
    be02:	460d      	mov	r5, r1
	__asm__ volatile(
    be04:	f04f 0320 	mov.w	r3, #32
    be08:	f3ef 8611 	mrs	r6, BASEPRI
    be0c:	f383 8812 	msr	BASEPRI_MAX, r3
    be10:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    be14:	6947      	ldr	r7, [r0, #20]
    be16:	b977      	cbnz	r7, be36 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    be18:	f000 f9eb 	bl	c1f2 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    be1c:	b158      	cbz	r0, be36 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    be1e:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    be20:	6142      	str	r2, [r0, #20]
    be22:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    be24:	f000 f974 	bl	c110 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    be28:	4631      	mov	r1, r6
    be2a:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    be2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    be32:	f7fd bead 	b.w	9b90 <z_reschedule>
	**(char ***) mem = slab->free_list;
    be36:	682b      	ldr	r3, [r5, #0]
    be38:	6962      	ldr	r2, [r4, #20]
    be3a:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    be3c:	682b      	ldr	r3, [r5, #0]
    be3e:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    be40:	69a3      	ldr	r3, [r4, #24]
    be42:	3b01      	subs	r3, #1
    be44:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    be46:	f386 8811 	msr	BASEPRI, r6
    be4a:	f3bf 8f6f 	isb	sy
}
    be4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000be50 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    be50:	f3ef 8005 	mrs	r0, IPSR
}
    be54:	3800      	subs	r0, #0
    be56:	bf18      	it	ne
    be58:	2001      	movne	r0, #1
    be5a:	4770      	bx	lr

0000be5c <z_impl_k_thread_name_set>:
}
    be5c:	f06f 0057 	mvn.w	r0, #87	; 0x57
    be60:	4770      	bx	lr

0000be62 <k_thread_name_get>:
}
    be62:	2000      	movs	r0, #0
    be64:	4770      	bx	lr

0000be66 <z_impl_k_thread_start>:
	z_sched_start(thread);
    be66:	f7fd bf8b 	b.w	9d80 <z_sched_start>

0000be6a <z_pm_save_idle_exit>:
{
    be6a:	b508      	push	{r3, lr}
	pm_system_resume();
    be6c:	f7f7 f8b2 	bl	2fd4 <pm_system_resume>
}
    be70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    be74:	f7ff bd1b 	b.w	b8ae <sys_clock_idle_exit>

0000be78 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    be78:	f990 300e 	ldrsb.w	r3, [r0, #14]
    be7c:	428b      	cmp	r3, r1
    be7e:	d001      	beq.n	be84 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    be80:	f7fd bfee 	b.w	9e60 <z_set_prio>
}
    be84:	2000      	movs	r0, #0
    be86:	4770      	bx	lr

0000be88 <z_impl_k_mutex_init>:
{
    be88:	4603      	mov	r3, r0
	mutex->owner = NULL;
    be8a:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    be8c:	e9c3 0002 	strd	r0, r0, [r3, #8]
	list->tail = (sys_dnode_t *)list;
    be90:	e9c3 3300 	strd	r3, r3, [r3]
}
    be94:	4770      	bx	lr

0000be96 <queue_insert>:
{
    be96:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    be9a:	4699      	mov	r9, r3
    be9c:	4604      	mov	r4, r0
    be9e:	f89d 3020 	ldrb.w	r3, [sp, #32]
    bea2:	460d      	mov	r5, r1
    bea4:	4690      	mov	r8, r2
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    bea6:	f100 0708 	add.w	r7, r0, #8
	__asm__ volatile(
    beaa:	f04f 0220 	mov.w	r2, #32
    beae:	f3ef 8611 	mrs	r6, BASEPRI
    beb2:	f382 8812 	msr	BASEPRI_MAX, r2
    beb6:	f3bf 8f6f 	isb	sy
	if (is_append) {
    beba:	b103      	cbz	r3, bebe <queue_insert+0x28>
	return list->tail;
    bebc:	6845      	ldr	r5, [r0, #4]
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
    bebe:	4638      	mov	r0, r7
    bec0:	f000 f997 	bl	c1f2 <z_unpend_first_thread>
	if (first_pending_thread != NULL) {
    bec4:	b158      	cbz	r0, bede <queue_insert+0x48>
    bec6:	2400      	movs	r4, #0
    bec8:	6784      	str	r4, [r0, #120]	; 0x78
    beca:	f8c0 8014 	str.w	r8, [r0, #20]
	z_ready_thread(thread);
    bece:	f000 f91f 	bl	c110 <z_ready_thread>
	z_reschedule(&queue->lock, key);
    bed2:	4638      	mov	r0, r7
    bed4:	4631      	mov	r1, r6
    bed6:	f7fd fe5b 	bl	9b90 <z_reschedule>
	return 0;
    beda:	2000      	movs	r0, #0
    bedc:	e00c      	b.n	bef8 <queue_insert+0x62>
	if (alloc) {
    bede:	f1b9 0f00 	cmp.w	r9, #0
    bee2:	d01c      	beq.n	bf1e <queue_insert+0x88>
	return z_thread_aligned_alloc(0, size);
    bee4:	2108      	movs	r1, #8
    bee6:	f7fe fb53 	bl	a590 <z_thread_aligned_alloc>
		if (anode == NULL) {
    beea:	b938      	cbnz	r0, befc <queue_insert+0x66>
	__asm__ volatile(
    beec:	f386 8811 	msr	BASEPRI, r6
    bef0:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
    bef4:	f06f 000b 	mvn.w	r0, #11
}
    bef8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	node->next_and_flags = flags;
    befc:	2301      	movs	r3, #1
		anode->data = data;
    befe:	f8c0 8004 	str.w	r8, [r0, #4]
    bf02:	6003      	str	r3, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    bf04:	6803      	ldr	r3, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    bf06:	f003 0203 	and.w	r2, r3, #3
Z_GENLIST_INSERT(sflist, sfnode)
    bf0a:	b965      	cbnz	r5, bf26 <queue_insert+0x90>
	parent->next_and_flags = cur_flags | (unative_t)child;
    bf0c:	6823      	ldr	r3, [r4, #0]
    bf0e:	4313      	orrs	r3, r2
    bf10:	6003      	str	r3, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    bf12:	6863      	ldr	r3, [r4, #4]
	list->head = node;
    bf14:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    bf16:	2b00      	cmp	r3, #0
    bf18:	d1db      	bne.n	bed2 <queue_insert+0x3c>
	list->tail = node;
    bf1a:	6060      	str	r0, [r4, #4]
}
    bf1c:	e7d9      	b.n	bed2 <queue_insert+0x3c>
	node->next_and_flags = flags;
    bf1e:	f8c8 9000 	str.w	r9, [r8]
}
    bf22:	4640      	mov	r0, r8
    bf24:	e7ee      	b.n	bf04 <queue_insert+0x6e>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    bf26:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_INSERT(sflist, sfnode)
    bf28:	f033 0303 	bics.w	r3, r3, #3
    bf2c:	d10b      	bne.n	bf46 <queue_insert+0xb0>
	parent->next_and_flags = cur_flags | (unative_t)child;
    bf2e:	6002      	str	r2, [r0, #0]
	return list->tail;
    bf30:	6862      	ldr	r2, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
    bf32:	b912      	cbnz	r2, bf3a <queue_insert+0xa4>
	list->head = node;
    bf34:	e9c4 0000 	strd	r0, r0, [r4]
}
    bf38:	e7cb      	b.n	bed2 <queue_insert+0x3c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    bf3a:	6813      	ldr	r3, [r2, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    bf3c:	f003 0303 	and.w	r3, r3, #3
    bf40:	4303      	orrs	r3, r0
    bf42:	6013      	str	r3, [r2, #0]
    bf44:	e7e9      	b.n	bf1a <queue_insert+0x84>
    bf46:	4313      	orrs	r3, r2
    bf48:	6003      	str	r3, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    bf4a:	682b      	ldr	r3, [r5, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    bf4c:	f003 0303 	and.w	r3, r3, #3
    bf50:	4318      	orrs	r0, r3
    bf52:	6028      	str	r0, [r5, #0]
}
    bf54:	e7bd      	b.n	bed2 <queue_insert+0x3c>

0000bf56 <z_queue_node_peek>:
{
    bf56:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
    bf58:	4604      	mov	r4, r0
    bf5a:	b130      	cbz	r0, bf6a <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    bf5c:	6802      	ldr	r2, [r0, #0]
    bf5e:	0793      	lsls	r3, r2, #30
    bf60:	d003      	beq.n	bf6a <z_queue_node_peek+0x14>
		ret = anode->data;
    bf62:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
    bf64:	b109      	cbz	r1, bf6a <z_queue_node_peek+0x14>
			k_free(anode);
    bf66:	f000 fa25 	bl	c3b4 <k_free>
}
    bf6a:	4620      	mov	r0, r4
    bf6c:	bd10      	pop	{r4, pc}

0000bf6e <k_queue_append>:
{
    bf6e:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
    bf70:	2301      	movs	r3, #1
    bf72:	9300      	str	r3, [sp, #0]
    bf74:	2300      	movs	r3, #0
{
    bf76:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
    bf78:	4619      	mov	r1, r3
    bf7a:	f7ff ff8c 	bl	be96 <queue_insert>
}
    bf7e:	b003      	add	sp, #12
    bf80:	f85d fb04 	ldr.w	pc, [sp], #4

0000bf84 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    bf84:	b13a      	cbz	r2, bf96 <z_impl_k_sem_init+0x12>
    bf86:	428a      	cmp	r2, r1
    bf88:	d305      	bcc.n	bf96 <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    bf8a:	e9c0 1202 	strd	r1, r2, [r0, #8]
    bf8e:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    bf92:	2000      	movs	r0, #0
    bf94:	4770      	bx	lr
		return -EINVAL;
    bf96:	f06f 0015 	mvn.w	r0, #21
}
    bf9a:	4770      	bx	lr

0000bf9c <flag_test_and_clear>:
	return (*flagp & BIT(bit)) != 0U;
    bf9c:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
    bf9e:	2301      	movs	r3, #1
    bfa0:	408b      	lsls	r3, r1
    bfa2:	ea22 0303 	bic.w	r3, r2, r3
    bfa6:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
    bfa8:	fa22 f001 	lsr.w	r0, r2, r1
}
    bfac:	f000 0001 	and.w	r0, r0, #1
    bfb0:	4770      	bx	lr

0000bfb2 <notify_queue_locked.isra.0>:
	if (queue != NULL) {
    bfb2:	b120      	cbz	r0, bfbe <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    bfb4:	2200      	movs	r2, #0
    bfb6:	4611      	mov	r1, r2
    bfb8:	3088      	adds	r0, #136	; 0x88
    bfba:	f000 b942 	b.w	c242 <z_sched_wake>
}
    bfbe:	4770      	bx	lr

0000bfc0 <work_timeout>:
{
    bfc0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    bfc2:	4604      	mov	r4, r0
	__asm__ volatile(
    bfc4:	f04f 0320 	mov.w	r3, #32
    bfc8:	f3ef 8511 	mrs	r5, BASEPRI
    bfcc:	f383 8812 	msr	BASEPRI_MAX, r3
    bfd0:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
    bfd4:	2300      	movs	r3, #0
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    bfd6:	f1a0 0610 	sub.w	r6, r0, #16
    bfda:	2103      	movs	r1, #3
    bfdc:	3804      	subs	r0, #4
	struct k_work_q *queue = NULL;
    bfde:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
    bfe0:	f7ff ffdc 	bl	bf9c <flag_test_and_clear>
    bfe4:	b128      	cbz	r0, bff2 <work_timeout+0x32>
		queue = dw->queue;
    bfe6:	69a3      	ldr	r3, [r4, #24]
    bfe8:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
    bfea:	a901      	add	r1, sp, #4
    bfec:	4630      	mov	r0, r6
    bfee:	f7fd fccb 	bl	9988 <submit_to_queue_locked>
	__asm__ volatile(
    bff2:	f385 8811 	msr	BASEPRI, r5
    bff6:	f3bf 8f6f 	isb	sy
}
    bffa:	b002      	add	sp, #8
    bffc:	bd70      	pop	{r4, r5, r6, pc}

0000bffe <k_work_init>:
{
    bffe:	b538      	push	{r3, r4, r5, lr}
    c000:	4604      	mov	r4, r0
    c002:	460d      	mov	r5, r1
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
    c004:	2210      	movs	r2, #16
    c006:	2100      	movs	r1, #0
    c008:	f7ff fa6c 	bl	b4e4 <memset>
    c00c:	6065      	str	r5, [r4, #4]
}
    c00e:	bd38      	pop	{r3, r4, r5, pc}

0000c010 <k_work_submit_to_queue>:
{
    c010:	b537      	push	{r0, r1, r2, r4, r5, lr}
    c012:	9001      	str	r0, [sp, #4]
    c014:	4608      	mov	r0, r1
	__asm__ volatile(
    c016:	f04f 0320 	mov.w	r3, #32
    c01a:	f3ef 8511 	mrs	r5, BASEPRI
    c01e:	f383 8812 	msr	BASEPRI_MAX, r3
    c022:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
    c026:	a901      	add	r1, sp, #4
    c028:	f7fd fcae 	bl	9988 <submit_to_queue_locked>
    c02c:	4604      	mov	r4, r0
	__asm__ volatile(
    c02e:	f385 8811 	msr	BASEPRI, r5
    c032:	f3bf 8f6f 	isb	sy
	if (ret > 0) {
    c036:	2800      	cmp	r0, #0
    c038:	dd09      	ble.n	c04e <k_work_submit_to_queue+0x3e>
	__asm__ volatile(
    c03a:	f04f 0320 	mov.w	r3, #32
    c03e:	f3ef 8011 	mrs	r0, BASEPRI
    c042:	f383 8812 	msr	BASEPRI_MAX, r3
    c046:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    c04a:	f000 f845 	bl	c0d8 <z_reschedule_irqlock>
}
    c04e:	4620      	mov	r0, r4
    c050:	b003      	add	sp, #12
    c052:	bd30      	pop	{r4, r5, pc}

0000c054 <k_work_init_delayable>:
{
    c054:	b538      	push	{r3, r4, r5, lr}
	*dwork = (struct k_work_delayable){
    c056:	2230      	movs	r2, #48	; 0x30
{
    c058:	4604      	mov	r4, r0
    c05a:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
    c05c:	2100      	movs	r1, #0
    c05e:	f7ff fa41 	bl	b4e4 <memset>
    c062:	f44f 7380 	mov.w	r3, #256	; 0x100
    c066:	6065      	str	r5, [r4, #4]
    c068:	60e3      	str	r3, [r4, #12]
}
    c06a:	bd38      	pop	{r3, r4, r5, pc}

0000c06c <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    c06c:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    c070:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    c072:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    c074:	2300      	movs	r3, #0
	node->prev = NULL;
    c076:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    c07a:	4770      	bx	lr

0000c07c <unpend_thread_no_timeout>:
{
    c07c:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    c07e:	f7ff fff5 	bl	c06c <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    c082:	7b43      	ldrb	r3, [r0, #13]
    c084:	f023 0302 	bic.w	r3, r3, #2
    c088:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    c08a:	2300      	movs	r3, #0
    c08c:	6083      	str	r3, [r0, #8]
}
    c08e:	bd08      	pop	{r3, pc}

0000c090 <z_unpend_thread_no_timeout>:
{
    c090:	b508      	push	{r3, lr}
    c092:	f04f 0320 	mov.w	r3, #32
    c096:	f3ef 8111 	mrs	r1, BASEPRI
    c09a:	f383 8812 	msr	BASEPRI_MAX, r3
    c09e:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    c0a2:	f7ff ffeb 	bl	c07c <unpend_thread_no_timeout>
	__asm__ volatile(
    c0a6:	f381 8811 	msr	BASEPRI, r1
    c0aa:	f3bf 8f6f 	isb	sy
}
    c0ae:	bd08      	pop	{r3, pc}

0000c0b0 <z_unpend_thread>:
{
    c0b0:	b510      	push	{r4, lr}
	__asm__ volatile(
    c0b2:	f04f 0320 	mov.w	r3, #32
    c0b6:	f3ef 8411 	mrs	r4, BASEPRI
    c0ba:	f383 8812 	msr	BASEPRI_MAX, r3
    c0be:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
    c0c2:	f7ff ffdb 	bl	c07c <unpend_thread_no_timeout>
	__asm__ volatile(
    c0c6:	f384 8811 	msr	BASEPRI, r4
    c0ca:	f3bf 8f6f 	isb	sy
}
    c0ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    c0d2:	3018      	adds	r0, #24
    c0d4:	f000 b8d2 	b.w	c27c <z_abort_timeout>

0000c0d8 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    c0d8:	4603      	mov	r3, r0
    c0da:	b920      	cbnz	r0, c0e6 <z_reschedule_irqlock+0xe>
    c0dc:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    c0e0:	b90a      	cbnz	r2, c0e6 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    c0e2:	f7f7 b985 	b.w	33f0 <arch_swap>
    c0e6:	f383 8811 	msr	BASEPRI, r3
    c0ea:	f3bf 8f6f 	isb	sy
}
    c0ee:	4770      	bx	lr

0000c0f0 <z_reschedule_unlocked>:
	__asm__ volatile(
    c0f0:	f04f 0320 	mov.w	r3, #32
    c0f4:	f3ef 8011 	mrs	r0, BASEPRI
    c0f8:	f383 8812 	msr	BASEPRI_MAX, r3
    c0fc:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    c100:	f7ff bfea 	b.w	c0d8 <z_reschedule_irqlock>

0000c104 <z_priq_dumb_best>:
{
    c104:	4603      	mov	r3, r0
	return list->head == list;
    c106:	6800      	ldr	r0, [r0, #0]
}
    c108:	4283      	cmp	r3, r0
    c10a:	bf08      	it	eq
    c10c:	2000      	moveq	r0, #0
    c10e:	4770      	bx	lr

0000c110 <z_ready_thread>:
{
    c110:	b510      	push	{r4, lr}
    c112:	f04f 0320 	mov.w	r3, #32
    c116:	f3ef 8411 	mrs	r4, BASEPRI
    c11a:	f383 8812 	msr	BASEPRI_MAX, r3
    c11e:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    c122:	f7fd fdf7 	bl	9d14 <ready_thread>
	__asm__ volatile(
    c126:	f384 8811 	msr	BASEPRI, r4
    c12a:	f3bf 8f6f 	isb	sy
}
    c12e:	bd10      	pop	{r4, pc}

0000c130 <z_thread_timeout>:
{
    c130:	b510      	push	{r4, lr}
    c132:	4601      	mov	r1, r0
	__asm__ volatile(
    c134:	f04f 0320 	mov.w	r3, #32
    c138:	f3ef 8411 	mrs	r4, BASEPRI
    c13c:	f383 8812 	msr	BASEPRI_MAX, r3
    c140:	f3bf 8f6f 	isb	sy
		if (!killed) {
    c144:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    c148:	f013 0f28 	tst.w	r3, #40	; 0x28
    c14c:	d10d      	bne.n	c16a <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    c14e:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    c152:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    c154:	b10b      	cbz	r3, c15a <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    c156:	f7ff ff91 	bl	c07c <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    c15a:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    c15e:	f023 0314 	bic.w	r3, r3, #20
    c162:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    c166:	f7fd fdd5 	bl	9d14 <ready_thread>
	__asm__ volatile(
    c16a:	f384 8811 	msr	BASEPRI, r4
    c16e:	f3bf 8f6f 	isb	sy
}
    c172:	bd10      	pop	{r4, pc}

0000c174 <add_to_waitq_locked>:
{
    c174:	b538      	push	{r3, r4, r5, lr}
    c176:	4604      	mov	r4, r0
    c178:	460d      	mov	r5, r1
	unready_thread(thread);
    c17a:	f7fd fe1f 	bl	9dbc <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    c17e:	7b63      	ldrb	r3, [r4, #13]
    c180:	f043 0302 	orr.w	r3, r3, #2
    c184:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    c186:	b195      	cbz	r5, c1ae <add_to_waitq_locked+0x3a>
    c188:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    c18a:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c18c:	429d      	cmp	r5, r3
    c18e:	d015      	beq.n	c1bc <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    c190:	b1a3      	cbz	r3, c1bc <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    c192:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    c196:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    c19a:	4291      	cmp	r1, r2
    c19c:	d008      	beq.n	c1b0 <add_to_waitq_locked+0x3c>
		return b2 - b1;
    c19e:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    c1a0:	2a00      	cmp	r2, #0
    c1a2:	dd05      	ble.n	c1b0 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    c1a4:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    c1a6:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    c1aa:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    c1ac:	605c      	str	r4, [r3, #4]
}
    c1ae:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    c1b0:	686a      	ldr	r2, [r5, #4]
    c1b2:	4293      	cmp	r3, r2
    c1b4:	d002      	beq.n	c1bc <add_to_waitq_locked+0x48>
    c1b6:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    c1b8:	2b00      	cmp	r3, #0
    c1ba:	d1ec      	bne.n	c196 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    c1bc:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    c1be:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    c1c2:	601c      	str	r4, [r3, #0]
	list->tail = node;
    c1c4:	606c      	str	r4, [r5, #4]
}
    c1c6:	e7f2      	b.n	c1ae <add_to_waitq_locked+0x3a>

0000c1c8 <z_unpend1_no_timeout>:
{
    c1c8:	b510      	push	{r4, lr}
	__asm__ volatile(
    c1ca:	f04f 0320 	mov.w	r3, #32
    c1ce:	f3ef 8411 	mrs	r4, BASEPRI
    c1d2:	f383 8812 	msr	BASEPRI_MAX, r3
    c1d6:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    c1da:	f7ff ff93 	bl	c104 <z_priq_dumb_best>
		if (thread != NULL) {
    c1de:	4601      	mov	r1, r0
    c1e0:	b108      	cbz	r0, c1e6 <z_unpend1_no_timeout+0x1e>
			unpend_thread_no_timeout(thread);
    c1e2:	f7ff ff4b 	bl	c07c <unpend_thread_no_timeout>
	__asm__ volatile(
    c1e6:	f384 8811 	msr	BASEPRI, r4
    c1ea:	f3bf 8f6f 	isb	sy
}
    c1ee:	4608      	mov	r0, r1
    c1f0:	bd10      	pop	{r4, pc}

0000c1f2 <z_unpend_first_thread>:
{
    c1f2:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    c1f4:	f04f 0320 	mov.w	r3, #32
    c1f8:	f3ef 8511 	mrs	r5, BASEPRI
    c1fc:	f383 8812 	msr	BASEPRI_MAX, r3
    c200:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    c204:	f7ff ff7e 	bl	c104 <z_priq_dumb_best>
		if (thread != NULL) {
    c208:	4604      	mov	r4, r0
    c20a:	b120      	cbz	r0, c216 <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    c20c:	f7ff ff36 	bl	c07c <unpend_thread_no_timeout>
    c210:	3018      	adds	r0, #24
    c212:	f000 f833 	bl	c27c <z_abort_timeout>
	__asm__ volatile(
    c216:	f385 8811 	msr	BASEPRI, r5
    c21a:	f3bf 8f6f 	isb	sy
}
    c21e:	4620      	mov	r0, r4
    c220:	bd38      	pop	{r3, r4, r5, pc}

0000c222 <z_unpend_all>:
{
    c222:	b538      	push	{r3, r4, r5, lr}
    c224:	4605      	mov	r5, r0
	int need_sched = 0;
    c226:	2000      	movs	r0, #0
	return list->head == list;
    c228:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c22a:	42a5      	cmp	r5, r4
    c22c:	d000      	beq.n	c230 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    c22e:	b904      	cbnz	r4, c232 <z_unpend_all+0x10>
}
    c230:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
    c232:	4620      	mov	r0, r4
    c234:	f7ff ff3c 	bl	c0b0 <z_unpend_thread>
		z_ready_thread(thread);
    c238:	4620      	mov	r0, r4
    c23a:	f7ff ff69 	bl	c110 <z_ready_thread>
		need_sched = 1;
    c23e:	2001      	movs	r0, #1
    c240:	e7f2      	b.n	c228 <z_unpend_all+0x6>

0000c242 <z_sched_wake>:
{
    c242:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    c244:	f04f 0320 	mov.w	r3, #32
    c248:	f3ef 8511 	mrs	r5, BASEPRI
    c24c:	f383 8812 	msr	BASEPRI_MAX, r3
    c250:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    c254:	f7ff ff56 	bl	c104 <z_priq_dumb_best>
		if (thread != NULL) {
    c258:	4604      	mov	r4, r0
    c25a:	b150      	cbz	r0, c272 <z_sched_wake+0x30>
    c25c:	6781      	str	r1, [r0, #120]	; 0x78
	thread->base.swap_data = data;
    c25e:	6142      	str	r2, [r0, #20]
			unpend_thread_no_timeout(thread);
    c260:	f7ff ff0c 	bl	c07c <unpend_thread_no_timeout>
    c264:	3018      	adds	r0, #24
    c266:	f000 f809 	bl	c27c <z_abort_timeout>
			ready_thread(thread);
    c26a:	4620      	mov	r0, r4
    c26c:	f7fd fd52 	bl	9d14 <ready_thread>
			ret = true;
    c270:	2001      	movs	r0, #1
	__asm__ volatile(
    c272:	f385 8811 	msr	BASEPRI, r5
    c276:	f3bf 8f6f 	isb	sy
}
    c27a:	bd38      	pop	{r3, r4, r5, pc}

0000c27c <z_abort_timeout>:
{
    c27c:	b510      	push	{r4, lr}
	__asm__ volatile(
    c27e:	f04f 0220 	mov.w	r2, #32
    c282:	f3ef 8411 	mrs	r4, BASEPRI
    c286:	f382 8812 	msr	BASEPRI_MAX, r2
    c28a:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    c28e:	6803      	ldr	r3, [r0, #0]
    c290:	b13b      	cbz	r3, c2a2 <z_abort_timeout+0x26>
			remove_timeout(to);
    c292:	f7fd ffdd 	bl	a250 <remove_timeout>
			ret = 0;
    c296:	2000      	movs	r0, #0
	__asm__ volatile(
    c298:	f384 8811 	msr	BASEPRI, r4
    c29c:	f3bf 8f6f 	isb	sy
}
    c2a0:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    c2a2:	f06f 0015 	mvn.w	r0, #21
    c2a6:	e7f7      	b.n	c298 <z_abort_timeout+0x1c>

0000c2a8 <z_get_next_timeout_expiry>:
{
    c2a8:	b510      	push	{r4, lr}
	__asm__ volatile(
    c2aa:	f04f 0320 	mov.w	r3, #32
    c2ae:	f3ef 8411 	mrs	r4, BASEPRI
    c2b2:	f383 8812 	msr	BASEPRI_MAX, r3
    c2b6:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    c2ba:	f7fd ffa3 	bl	a204 <next_timeout>
	__asm__ volatile(
    c2be:	f384 8811 	msr	BASEPRI, r4
    c2c2:	f3bf 8f6f 	isb	sy
}
    c2c6:	bd10      	pop	{r4, pc}

0000c2c8 <z_set_timeout_expiry>:
{
    c2c8:	b570      	push	{r4, r5, r6, lr}
    c2ca:	4604      	mov	r4, r0
    c2cc:	460d      	mov	r5, r1
	__asm__ volatile(
    c2ce:	f04f 0320 	mov.w	r3, #32
    c2d2:	f3ef 8611 	mrs	r6, BASEPRI
    c2d6:	f383 8812 	msr	BASEPRI_MAX, r3
    c2da:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    c2de:	f7fd ff91 	bl	a204 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    c2e2:	2801      	cmp	r0, #1
    c2e4:	dd05      	ble.n	c2f2 <z_set_timeout_expiry+0x2a>
    c2e6:	42a0      	cmp	r0, r4
    c2e8:	db03      	blt.n	c2f2 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    c2ea:	4629      	mov	r1, r5
    c2ec:	4620      	mov	r0, r4
    c2ee:	f7fa f891 	bl	6414 <sys_clock_set_timeout>
	__asm__ volatile(
    c2f2:	f386 8811 	msr	BASEPRI, r6
    c2f6:	f3bf 8f6f 	isb	sy
}
    c2fa:	bd70      	pop	{r4, r5, r6, pc}

0000c2fc <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    c2fc:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    c2fe:	f7fe f897 	bl	a430 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    c302:	bd08      	pop	{r3, pc}

0000c304 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    c304:	b108      	cbz	r0, c30a <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    c306:	f7f7 bd95 	b.w	3e34 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    c30a:	4770      	bx	lr

0000c30c <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c30c:	f1b1 3fff 	cmp.w	r1, #4294967295
    c310:	bf08      	it	eq
    c312:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    c316:	b538      	push	{r3, r4, r5, lr}
    c318:	4605      	mov	r5, r0
    c31a:	460c      	mov	r4, r1
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c31c:	d01d      	beq.n	c35a <sys_clock_timeout_end_calc+0x4e>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    c31e:	ea51 0300 	orrs.w	r3, r1, r0
    c322:	d103      	bne.n	c32c <sys_clock_timeout_end_calc+0x20>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
    c324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
    c328:	f7fe b882 	b.w	a430 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
    c32c:	f06f 0301 	mvn.w	r3, #1
    c330:	1a18      	subs	r0, r3, r0
    c332:	f04f 33ff 	mov.w	r3, #4294967295
    c336:	eb63 0101 	sbc.w	r1, r3, r1
    c33a:	2900      	cmp	r1, #0
    c33c:	da0c      	bge.n	c358 <sys_clock_timeout_end_calc+0x4c>
		return sys_clock_tick_get() + MAX(1, dt);
    c33e:	f7fe f877 	bl	a430 <sys_clock_tick_get>
    c342:	2d01      	cmp	r5, #1
    c344:	4622      	mov	r2, r4
    c346:	f174 0400 	sbcs.w	r4, r4, #0
    c34a:	462b      	mov	r3, r5
    c34c:	bfbc      	itt	lt
    c34e:	2301      	movlt	r3, #1
    c350:	2200      	movlt	r2, #0
    c352:	1818      	adds	r0, r3, r0
    c354:	eb41 0102 	adc.w	r1, r1, r2
}
    c358:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
    c35a:	f04f 30ff 	mov.w	r0, #4294967295
    c35e:	4601      	mov	r1, r0
    c360:	e7fa      	b.n	c358 <sys_clock_timeout_end_calc+0x4c>

0000c362 <k_timer_init>:
	timer->status = 0U;
    c362:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
    c364:	e9c0 1208 	strd	r1, r2, [r0, #32]
	sys_dlist_init(&w->waitq);
    c368:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
    c36c:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
    c370:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
    c374:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
    c376:	6343      	str	r3, [r0, #52]	; 0x34
}
    c378:	4770      	bx	lr

0000c37a <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    c37a:	b510      	push	{r4, lr}
    c37c:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    c37e:	f7ff ff7d 	bl	c27c <z_abort_timeout>

	if (inactive) {
    c382:	b9b0      	cbnz	r0, c3b2 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    c384:	6a63      	ldr	r3, [r4, #36]	; 0x24
    c386:	b10b      	cbz	r3, c38c <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    c388:	4620      	mov	r0, r4
    c38a:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    c38c:	f104 0018 	add.w	r0, r4, #24
    c390:	f7ff ff1a 	bl	c1c8 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    c394:	b168      	cbz	r0, c3b2 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    c396:	f7ff febb 	bl	c110 <z_ready_thread>
	__asm__ volatile(
    c39a:	f04f 0320 	mov.w	r3, #32
    c39e:	f3ef 8011 	mrs	r0, BASEPRI
    c3a2:	f383 8812 	msr	BASEPRI_MAX, r3
    c3a6:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    c3aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	(void) z_reschedule_irqlock(arch_irq_lock());
    c3ae:	f7ff be93 	b.w	c0d8 <z_reschedule_irqlock>
    c3b2:	bd10      	pop	{r4, pc}

0000c3b4 <k_free>:
	if (ptr != NULL) {
    c3b4:	b120      	cbz	r0, c3c0 <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
    c3b6:	1f01      	subs	r1, r0, #4
    c3b8:	f850 0c04 	ldr.w	r0, [r0, #-4]
    c3bc:	f000 b84a 	b.w	c454 <k_heap_free>
}
    c3c0:	4770      	bx	lr

0000c3c2 <k_heap_init>:
{
    c3c2:	b410      	push	{r4}
    c3c4:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    c3c8:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    c3cc:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    c3ce:	f7fe bca3 	b.w	ad18 <sys_heap_init>

0000c3d2 <k_heap_aligned_alloc>:
SYS_INIT(statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
    c3d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c3d6:	b085      	sub	sp, #20
    c3d8:	4606      	mov	r6, r0
    c3da:	4688      	mov	r8, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    c3dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
{
    c3e0:	4691      	mov	r9, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    c3e2:	f7ff ff93 	bl	c30c <sys_clock_timeout_end_calc>
	void *ret = NULL;
	k_spinlock_key_t key = k_spin_lock(&h->lock);
    c3e6:	f106 0a14 	add.w	sl, r6, #20
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    c3ea:	4605      	mov	r5, r0
    c3ec:	460f      	mov	r7, r1
    c3ee:	f04f 0320 	mov.w	r3, #32
    c3f2:	f3ef 8411 	mrs	r4, BASEPRI
    c3f6:	f383 8812 	msr	BASEPRI_MAX, r3
    c3fa:	f3bf 8f6f 	isb	sy
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    c3fe:	f106 0b0c 	add.w	fp, r6, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
    c402:	464a      	mov	r2, r9
    c404:	4641      	mov	r1, r8
    c406:	4630      	mov	r0, r6
    c408:	f7fe fc1e 	bl	ac48 <sys_heap_aligned_alloc>
    c40c:	9003      	str	r0, [sp, #12]
		now = sys_clock_tick_get();
    c40e:	f7fe f80f 	bl	a430 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
    c412:	9b03      	ldr	r3, [sp, #12]
    c414:	b13b      	cbz	r3, c426 <k_heap_aligned_alloc+0x54>
	__asm__ volatile(
    c416:	f384 8811 	msr	BASEPRI, r4
    c41a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
    c41e:	4618      	mov	r0, r3
    c420:	b005      	add	sp, #20
    c422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
    c426:	1a28      	subs	r0, r5, r0
    c428:	eb67 0101 	sbc.w	r1, r7, r1
    c42c:	2801      	cmp	r0, #1
    c42e:	f171 0200 	sbcs.w	r2, r1, #0
    c432:	dbf0      	blt.n	c416 <k_heap_aligned_alloc+0x44>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    c434:	e9cd 0100 	strd	r0, r1, [sp]
    c438:	465a      	mov	r2, fp
    c43a:	4621      	mov	r1, r4
    c43c:	4650      	mov	r0, sl
    c43e:	f7fd fcfb 	bl	9e38 <z_pend_curr>
	__asm__ volatile(
    c442:	f04f 0320 	mov.w	r3, #32
    c446:	f3ef 8411 	mrs	r4, BASEPRI
    c44a:	f383 8812 	msr	BASEPRI_MAX, r3
    c44e:	f3bf 8f6f 	isb	sy
    c452:	e7d6      	b.n	c402 <k_heap_aligned_alloc+0x30>

0000c454 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
    c454:	b538      	push	{r3, r4, r5, lr}
    c456:	4604      	mov	r4, r0
    c458:	f04f 0320 	mov.w	r3, #32
    c45c:	f3ef 8511 	mrs	r5, BASEPRI
    c460:	f383 8812 	msr	BASEPRI_MAX, r3
    c464:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&h->lock);

	sys_heap_free(&h->heap, mem);
    c468:	f7fe fbb6 	bl	abd8 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
    c46c:	f104 000c 	add.w	r0, r4, #12
    c470:	f7ff fed7 	bl	c222 <z_unpend_all>
    c474:	b130      	cbz	r0, c484 <k_heap_free+0x30>
		z_reschedule(&h->lock, key);
    c476:	4629      	mov	r1, r5
    c478:	f104 0014 	add.w	r0, r4, #20
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
    c47c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_reschedule(&h->lock, key);
    c480:	f7fd bb86 	b.w	9b90 <z_reschedule>
	__asm__ volatile(
    c484:	f385 8811 	msr	BASEPRI, r5
    c488:	f3bf 8f6f 	isb	sy
}
    c48c:	bd38      	pop	{r3, r4, r5, pc}

0000c48e <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    c48e:	4770      	bx	lr

0000c490 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    c490:	f7fa be48 	b.w	7124 <SystemInit>
