# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Actividad2.srcs/sources_1/new/funciones2.vhd" \
"../../../../Actividad2.srcs/sim_1/new/funciones2_tb.vhd" \

# Do not sort compile order
nosort
