<stg><name>mod_exp_Pipeline_VITIS_LOOP_12_1</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %lhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="256" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %exp_buf_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="exp_buf_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %result_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:5 %ret_V_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:6 %exp_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %exp

]]></Node>
<StgValue><ssdm name="exp_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i256 1, i256 %result_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i256 %exp_read, i256 %exp_buf_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i256 1, i256 %lhs

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i256 %ret_V_read, i256 %rhs

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:1 %icmp_ln12 = icmp_eq  i9 %i_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:3 %i_2 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln12 = br i1 %icmp_ln12, void %fpga_resource_hint.if.then.1, void %for.body.for.end_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:0 %rhs_load = load i256 %rhs

]]></Node>
<StgValue><ssdm name="rhs_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:1 %lhs_load = load i256 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:2 %exp_buf_0_load = load i256 %exp_buf_0

]]></Node>
<StgValue><ssdm name="exp_buf_0_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="256">
<![CDATA[
fpga_resource_hint.if.then.1:6 %trunc_ln1497 = trunc i256 %exp_buf_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln1497"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.if.then.1:8 %ret_V_4 = mul i256 %rhs_load, i256 %lhs_load

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:9 %specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_V_4, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln16"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="255" op_0_bw="255" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then.1:13 %r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %exp_buf_0_load, i32 1, i32 255

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="255">
<![CDATA[
fpga_resource_hint.if.then.1:14 %zext_ln1669 = zext i255 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="255" op_1_bw="255">
<![CDATA[
fpga_resource_hint.if.then.1:15 %icmp_ln1019 = icmp_eq  i255 %r_V, i255 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:16 %br_ln21 = br i1 %icmp_ln1019, void %fpga_resource_hint.for.inc.0, void %fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.for.inc.0:1 %ret_V_3 = mul i256 %rhs_load, i256 %rhs_load

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.0:2 %specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_V_3, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln23"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.0:5 %store_ln12 = store i256 %zext_ln1669, i256 %exp_buf_0

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.0:7 %store_ln12 = store i9 %i_2, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:3 %result_V_load_1 = load i256 %result_V

]]></Node>
<StgValue><ssdm name="result_V_load_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:4 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:5 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:7 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.1:10 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
fpga_resource_hint.if.then.1:11 %result_V_4 = select i1 %trunc_ln1497, i256 %ret_V_4, i256 %result_V_load_1

]]></Node>
<StgValue><ssdm name="result_V_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
fpga_resource_hint.if.then.1:12 %result_V_5 = select i1 %trunc_ln1497, i256 %ret_V_4, i256 %lhs_load

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.0:0 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.0:3 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.0:4 %store_ln12 = store i256 %result_V_4, i256 %result_V

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.0:6 %store_ln12 = store i256 %result_V_5, i256 %lhs

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.0:8 %store_ln12 = store i256 %ret_V_3, i256 %rhs

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.0:9 %br_ln12 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub:0 %write_ln15 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %agg_result_0_out, i256 %result_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub:1 %write_ln15 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %result_V_1_out, i256 %result_V_4

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
for.body.for.end_crit_edge.exitStub:0 %result_V_load = load i256 %result_V

]]></Node>
<StgValue><ssdm name="result_V_load"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.body.for.end_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %agg_result_0_out, i256 %result_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.body.for.end_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="exp" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="exp"/></StgValue>
</port>
<port id="73" name="ret_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ret_V"/></StgValue>
</port>
<port id="74" name="agg_result_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="agg_result_0_out"/></StgValue>
</port>
<port id="75" name="result_V_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="result_V_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="rhs" fromId="76" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_76" to="i" fromId="76" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_76" to="lhs" fromId="76" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_76" to="exp_buf_0" fromId="76" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_76" to="result_V" fromId="76" toId="10">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i256" to="ret_V_read" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="ret_V" to="ret_V_read" fromId="73" toId="11">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i256" to="exp_read" fromId="82" toId="12">
</dataflow>
<dataflow id="86" from="exp" to="exp_read" fromId="72" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="store_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="result_V" to="store_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="90" from="exp_read" to="store_ln0" fromId="12" toId="14">
</dataflow>
<dataflow id="91" from="exp_buf_0" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_87" to="store_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="93" from="lhs" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="96" from="i" to="store_ln0" fromId="7" toId="16">
</dataflow>
<dataflow id="97" from="ret_V_read" to="store_ln0" fromId="11" toId="17">
</dataflow>
<dataflow id="98" from="rhs" to="store_ln0" fromId="6" toId="17">
</dataflow>
<dataflow id="99" from="i" to="i_1" fromId="7" toId="19">
</dataflow>
<dataflow id="100" from="i_1" to="icmp_ln12" fromId="19" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln12" fromId="101" toId="20">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="103" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_105" to="empty" fromId="105" toId="21">
</dataflow>
<dataflow id="108" from="StgValue_107" to="empty" fromId="107" toId="21">
</dataflow>
<dataflow id="110" from="StgValue_109" to="empty" fromId="109" toId="21">
</dataflow>
<dataflow id="111" from="i_1" to="i_2" fromId="19" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_112" to="i_2" fromId="112" toId="22">
</dataflow>
<dataflow id="114" from="icmp_ln12" to="br_ln12" fromId="20" toId="23">
</dataflow>
<dataflow id="115" from="rhs" to="rhs_load" fromId="6" toId="24">
</dataflow>
<dataflow id="116" from="lhs" to="lhs_load" fromId="8" toId="25">
</dataflow>
<dataflow id="117" from="exp_buf_0" to="exp_buf_0_load" fromId="9" toId="26">
</dataflow>
<dataflow id="118" from="exp_buf_0_load" to="trunc_ln1497" fromId="26" toId="27">
</dataflow>
<dataflow id="119" from="rhs_load" to="ret_V_4" fromId="24" toId="28">
</dataflow>
<dataflow id="120" from="lhs_load" to="ret_V_4" fromId="25" toId="28">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecFUCore" to="specfucore_ln16" fromId="121" toId="29">
</dataflow>
<dataflow id="123" from="ret_V_4" to="specfucore_ln16" fromId="28" toId="29">
</dataflow>
<dataflow id="125" from="StgValue_124" to="specfucore_ln16" fromId="124" toId="29">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specfucore_ln16" fromId="126" toId="29">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specfucore_ln16" fromId="128" toId="29">
</dataflow>
<dataflow id="131" from="_ssdm_op_PartSelect.i255.i256.i32.i32" to="r_V" fromId="130" toId="30">
</dataflow>
<dataflow id="132" from="exp_buf_0_load" to="r_V" fromId="26" toId="30">
</dataflow>
<dataflow id="133" from="StgValue_76" to="r_V" fromId="76" toId="30">
</dataflow>
<dataflow id="135" from="StgValue_134" to="r_V" fromId="134" toId="30">
</dataflow>
<dataflow id="136" from="r_V" to="zext_ln1669" fromId="30" toId="31">
</dataflow>
<dataflow id="137" from="r_V" to="icmp_ln1019" fromId="30" toId="32">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln1019" fromId="138" toId="32">
</dataflow>
<dataflow id="140" from="icmp_ln1019" to="br_ln21" fromId="32" toId="33">
</dataflow>
<dataflow id="141" from="rhs_load" to="ret_V_3" fromId="24" toId="34">
</dataflow>
<dataflow id="142" from="rhs_load" to="ret_V_3" fromId="24" toId="34">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecFUCore" to="specfucore_ln23" fromId="121" toId="35">
</dataflow>
<dataflow id="144" from="ret_V_3" to="specfucore_ln23" fromId="34" toId="35">
</dataflow>
<dataflow id="145" from="StgValue_124" to="specfucore_ln23" fromId="124" toId="35">
</dataflow>
<dataflow id="146" from="StgValue_126" to="specfucore_ln23" fromId="126" toId="35">
</dataflow>
<dataflow id="147" from="StgValue_128" to="specfucore_ln23" fromId="128" toId="35">
</dataflow>
<dataflow id="148" from="zext_ln1669" to="store_ln12" fromId="31" toId="36">
</dataflow>
<dataflow id="149" from="exp_buf_0" to="store_ln12" fromId="9" toId="36">
</dataflow>
<dataflow id="150" from="i_2" to="store_ln12" fromId="22" toId="37">
</dataflow>
<dataflow id="151" from="i" to="store_ln12" fromId="7" toId="37">
</dataflow>
<dataflow id="152" from="result_V" to="result_V_load_1" fromId="10" toId="38">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecPipeline" to="specpipeline_ln13" fromId="153" toId="39">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specpipeline_ln13" fromId="155" toId="39">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specpipeline_ln13" fromId="157" toId="39">
</dataflow>
<dataflow id="159" from="StgValue_157" to="specpipeline_ln13" fromId="157" toId="39">
</dataflow>
<dataflow id="160" from="StgValue_157" to="specpipeline_ln13" fromId="157" toId="39">
</dataflow>
<dataflow id="162" from="empty_2" to="specpipeline_ln13" fromId="161" toId="39">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln1633" fromId="163" toId="40">
</dataflow>
<dataflow id="166" from="empty_9" to="specloopname_ln1633" fromId="165" toId="40">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="167" toId="41">
</dataflow>
<dataflow id="170" from="empty_0" to="rbegin1" fromId="169" toId="41">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="171" toId="42">
</dataflow>
<dataflow id="173" from="empty_0" to="rend2" fromId="169" toId="42">
</dataflow>
<dataflow id="174" from="rbegin1" to="rend2" fromId="41" toId="42">
</dataflow>
<dataflow id="175" from="trunc_ln1497" to="result_V_4" fromId="27" toId="43">
</dataflow>
<dataflow id="176" from="ret_V_4" to="result_V_4" fromId="28" toId="43">
</dataflow>
<dataflow id="177" from="result_V_load_1" to="result_V_4" fromId="38" toId="43">
</dataflow>
<dataflow id="178" from="trunc_ln1497" to="result_V_5" fromId="27" toId="44">
</dataflow>
<dataflow id="179" from="ret_V_4" to="result_V_5" fromId="28" toId="44">
</dataflow>
<dataflow id="180" from="lhs_load" to="result_V_5" fromId="25" toId="44">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="167" toId="45">
</dataflow>
<dataflow id="183" from="empty" to="rbegin" fromId="182" toId="45">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="171" toId="46">
</dataflow>
<dataflow id="185" from="empty" to="rend" fromId="182" toId="46">
</dataflow>
<dataflow id="186" from="rbegin" to="rend" fromId="45" toId="46">
</dataflow>
<dataflow id="187" from="result_V_4" to="store_ln12" fromId="43" toId="47">
</dataflow>
<dataflow id="188" from="result_V" to="store_ln12" fromId="10" toId="47">
</dataflow>
<dataflow id="189" from="result_V_5" to="store_ln12" fromId="44" toId="48">
</dataflow>
<dataflow id="190" from="lhs" to="store_ln12" fromId="8" toId="48">
</dataflow>
<dataflow id="191" from="ret_V_3" to="store_ln12" fromId="34" toId="49">
</dataflow>
<dataflow id="192" from="rhs" to="store_ln12" fromId="6" toId="49">
</dataflow>
<dataflow id="194" from="_ssdm_op_Write.ap_auto.i256P0A" to="write_ln15" fromId="193" toId="51">
</dataflow>
<dataflow id="195" from="agg_result_0_out" to="write_ln15" fromId="74" toId="51">
</dataflow>
<dataflow id="196" from="result_V_load_1" to="write_ln15" fromId="38" toId="51">
</dataflow>
<dataflow id="197" from="_ssdm_op_Write.ap_auto.i256P0A" to="write_ln15" fromId="193" toId="52">
</dataflow>
<dataflow id="198" from="result_V_1_out" to="write_ln15" fromId="75" toId="52">
</dataflow>
<dataflow id="199" from="result_V_4" to="write_ln15" fromId="43" toId="52">
</dataflow>
<dataflow id="201" from="StgValue_200" to="UnifiedRetVal" fromId="200" toId="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="202" from="br_ln0" to="UnifiedRetVal" fromId="58" toId="54">
</dataflow>
<dataflow id="204" from="StgValue_203" to="UnifiedRetVal" fromId="203" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="br_ln0" to="UnifiedRetVal" fromId="53" toId="54">
</dataflow>
<dataflow id="206" from="UnifiedRetVal" to="ret_ln0" fromId="54" toId="55">
</dataflow>
<dataflow id="207" from="result_V" to="result_V_load" fromId="10" toId="56">
</dataflow>
<dataflow id="208" from="_ssdm_op_Write.ap_auto.i256P0A" to="write_ln0" fromId="193" toId="57">
</dataflow>
<dataflow id="209" from="agg_result_0_out" to="write_ln0" fromId="74" toId="57">
</dataflow>
<dataflow id="210" from="result_V_load" to="write_ln0" fromId="56" toId="57">
</dataflow>
<dataflow id="211" from="icmp_ln12" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="212" from="icmp_ln1019" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="213" from="icmp_ln12" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="214" from="icmp_ln1019" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="215" from="icmp_ln12" to="StgValue_4" fromId="20" toId="4">
</dataflow>
</dataflows>


</stg>
