

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Thu May 15 10:44:48 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     14.73|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|  100|   89|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_backtrack_fu_344  |backtrack  |   18|   18|   18|   18|   none  |
        |grp_right_r_fu_366    |right_r    |    2|   20|    2|   20|   none  |
        |grp_down_fu_386       |down       |    1|  273|    1|  273|   none  |
        |grp_check_fu_406      |check      |    2|   16|    2|   16|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   36|   36|         1|          -|          -|    36|    no    |
        |- Loop 2         |   10|   10|         1|          -|          -|    10|    no    |
        |- Loop 3         |   36|   36|         1|          -|          -|    36|    no    |
        |- Loop 4         |    0|    0|         6|          -|          -|     0|    no    |
        | + Loop 4.1      |    4|    4|         1|          -|          -|     4|    no    |
        |- Loop 5         |    0|    0|        14|          -|          -|     0|    no    |
        | + Loop 5.1      |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 6         |    0|   11|  6 ~ 17  |          -|          -|     0|    no    |
        | + Loop 6.1      |    8|    8|  8 ~ 334 |          -|          -|     0|    no    |
        | + Loop 6.2      |    0|    0|        14|          -|          -|     0|    no    |
        |  ++ Loop 6.2.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 6.3      |    3|    3|  6 ~ 40  |          -|          -|     0|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+------+----------+
|       Name      | BRAM_18K|  FF  |  LUT | MULT18x18|
+-----------------+---------+------+------+----------+
|Expression       |        -|     0|   407|         1|
|FIFO             |        -|     -|     -|         -|
|Instance         |        -|  1606|  2600|         -|
|Memory           |        4|     -|     -|         -|
|Multiplexer      |        -|     -|   431|         -|
|Register         |        -|   305|     -|         -|
|ShiftMemory      |        -|     -|     -|         -|
+-----------------+---------+------+------+----------+
|Total            |        4|  1911|  3438|         1|
+-----------------+---------+------+------+----------+
|Available        |       20|     -|  9312|        20|
+-----------------+---------+------+------+----------+
|Utilization (%)  |       20|     -|    36|         5|
+-----------------+---------+------+------+----------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------+-----------+---------+-------+-----+------+
    |grp_backtrack_fu_344  |backtrack  |        0|      0|  611|  1018|
    |grp_check_fu_406      |check      |        0|      0|  121|   206|
    |grp_down_fu_386       |down       |        0|      0|  399|   680|
    |grp_right_r_fu_366    |right_r    |        0|      0|  475|   696|
    +----------------------+-----------+---------+-------+-----+------+
    |Total                 |           |        0|      0| 1606|  2600|
    +----------------------+-----------+---------+-------+-----+------+

    * Memory: 
    +-------------+--------------------+---------+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+------+-----+------+-------------+
    |colours_V_U  |toplevel_colours_V  |        1|    10|   36|     1|          360|
    |pp_rot_V_U   |toplevel_pp_rot_V   |        1|    36|    2|     1|           72|
    |pp_tile_V_U  |toplevel_pp_tile_V  |        1|    36|    8|     1|          288|
    |tiles_V_U    |toplevel_tiles_V    |        1|   144|    4|     1|          576|
    +-------------+--------------------+---------+------+-----+------+-------------+
    |Total        |                    |        4|   226|   50|     4|         1296|
    +-------------+--------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ntiles_V_assign_fu_537_p2      |     *    |      0|  0|   0|           8|           8|
    |c_V_fu_498_p2                  |     +    |      0|  0|   4|           4|           1|
    |e_V_1_fu_817_p2                |     +    |      0|  0|   3|           3|           1|
    |e_V_fu_567_p2                  |     +    |      0|  0|   3|           3|           1|
    |e_fu_693_p2                    |     +    |      0|  0|   3|           3|           1|
    |op2_assign_2_fu_735_p2         |     +    |      0|  0|   9|           9|           2|
    |p_V_1_fu_515_p2                |     +    |      0|  0|   6|           6|           1|
    |p_V_fu_799_p2                  |     +    |      0|  0|   8|           8|           1|
    |r_V_2_fu_827_p2                |     +    |      0|  0|   2|           2|           2|
    |t_V_1_fu_555_p2                |     +    |      0|  0|   8|           8|           1|
    |t_V_6_fu_464_p2                |     +    |      0|  0|   6|           6|           1|
    |t_fu_615_p2                    |     +    |      0|  0|  32|          32|           1|
    |tiles_V_addr4_fu_709_p2        |     +    |      0|  0|  32|          32|          32|
    |tiles_V_addr6_fu_594_p2        |     +    |      0|  0|  11|          11|          11|
    |tmp_23_i_i_fu_860_p2           |     +    |      0|  0|   8|           8|           2|
    |tmp_6_i_fu_639_p2              |     -    |      0|  0|  32|           1|          32|
    |r_V_1_fu_655_p3                |  Select  |      0|  0|  36|           1|          36|
    |ap_sig_bdd_120                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_132                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_503                 |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_757_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_561_p2            |   icmp   |      0|  0|   3|           3|           4|
    |exitcond2_i_fu_458_p2          |   icmp   |      0|  0|   4|           6|           6|
    |exitcond3_i_fu_492_p2          |   icmp   |      0|  0|   3|           4|           4|
    |exitcond_fu_811_p2             |   icmp   |      0|  0|   3|           3|           4|
    |exitcond_i4_fu_687_p2          |   icmp   |      0|  0|   3|           3|           4|
    |exitcond_i_fu_509_p2           |   icmp   |      0|  0|   4|           6|           6|
    |tmp_12_i_fu_745_p2             |   icmp   |      0|  0|   6|           9|           9|
    |tmp_1_fu_549_p2                |   icmp   |      0|  0|   5|           8|           8|
    |tmp_2_i_fu_609_p2              |   icmp   |      0|  0|  17|          32|          32|
    |tmp_4_fu_787_p2                |   icmp   |      0|  0|  17|          32|           1|
    |tmp_6_fu_793_p2                |   icmp   |      0|  0|   5|           8|           8|
    |tmp_s_fu_781_p2                |   icmp   |      0|  0|  17|          32|           1|
    |ap_sig_bdd_183                 |    or    |      0|  0|   1|           1|           1|
    |or_cond5_demorgan_i_fu_907_p2  |    or    |      0|  0|   1|           1|           1|
    |or_cond_demorgan_i_fu_850_p2   |    or    |      0|  0|   1|           1|           1|
    |tmp_11_i_fu_725_p2             |    or    |      0|  0|  36|          36|          36|
    |tmp_22_i_i_fu_889_p2           |    or    |      0|  0|  36|          36|          36|
    |tmp_i_13_fu_480_p2             |    or    |      0|  0|  36|          36|          36|
    |tmp_13_i_fu_751_p2             |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 407|         407|         338|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |avail_V               |  108|          6|   36|        216|
    |colours_V_address0    |   12|          7|    4|         28|
    |colours_V_d0          |   36|          3|   36|        108|
    |cp_V                  |   16|          4|    8|         32|
    |e_i_reg_310           |    3|          2|    3|          6|
    |grp_check_fu_406_p_V  |    8|          3|    8|         24|
    |op2_assign_reg_298    |   32|          2|   32|         64|
    |output_V_V_din        |   64|          4|   32|        128|
    |p_i_reg_253           |    4|          2|    4|          8|
    |pp_rot_V_address0     |   18|          7|    6|         42|
    |pp_rot_V_address1     |    6|          3|    6|         18|
    |pp_rot_V_d0           |    4|          5|    2|         10|
    |pp_tile_V_address0    |   24|          9|    6|         54|
    |pp_tile_V_address1    |    6|          3|    6|         18|
    |pp_tile_V_d0          |   16|          5|    8|         40|
    |t_V_2_reg_287         |    3|          2|    3|          6|
    |t_V_3_reg_321         |    8|          2|    8|         16|
    |t_V_4_reg_332         |    3|          2|    3|          6|
    |t_V_5_reg_242         |    6|          2|    6|         12|
    |t_V_7_reg_264         |    6|          2|    6|         12|
    |t_V_reg_275           |    8|          2|    8|         16|
    |tiles_V_address0      |   32|          8|    8|         64|
    |tiles_V_address1      |    8|          3|    8|         24|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  431|         88|  247|        952|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+-----+-----------+
    |                    Name                    | FF | Bits| Const Bits|
    +--------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                   |   5|    5|          0|
    |avail_V                                     |  36|   36|          0|
    |colours_V_addr_1_reg_984                    |   4|    4|          0|
    |cp_V                                        |   8|    8|          0|
    |e_V_1_reg_1050                              |   3|    3|          0|
    |e_i_reg_310                                 |   3|    3|          0|
    |e_reg_974                                   |   3|    3|          0|
    |grp_backtrack_fu_344_ap_start_ap_start_reg  |   1|    1|          0|
    |grp_check_fu_406_ap_start_ap_start_reg      |   1|    1|          0|
    |grp_down_fu_386_ap_start_ap_start_reg       |   1|    1|          0|
    |grp_right_r_fu_366_ap_start_ap_start_reg    |   1|    1|          0|
    |ntiles_V                                    |   8|    8|          0|
    |op2_assign_reg_298                          |  32|   32|          0|
    |p_V_reg_1028                                |   8|    8|          0|
    |p_i_reg_253                                 |   4|    4|          0|
    |pp_rot_V_addr_1_reg_1038                    |   6|    6|          0|
    |pp_tile_V_addr_1_reg_1033                   |   6|    6|          0|
    |pp_tile_V_addr_2_reg_1080                   |   6|    6|          0|
    |r_V_1_reg_960                               |  36|   36|          0|
    |seq                                         |   1|    1|          0|
    |seq_load_2_reg_1043                         |   1|    1|          0|
    |seq_load_reg_993                            |   1|    1|          0|
    |side_V                                      |   8|    8|          0|
    |t_V_1_reg_939                               |   8|    8|          0|
    |t_V_2_reg_287                               |   3|    3|          0|
    |t_V_3_reg_321                               |   8|    8|          0|
    |t_V_4_reg_332                               |   3|    3|          0|
    |t_V_5_reg_242                               |   6|    6|          0|
    |t_V_7_reg_264                               |   6|    6|          0|
    |t_V_8_reg_1073                              |   8|    8|          0|
    |t_V_reg_275                                 |   8|    8|          0|
    |t_reg_955                                   |  32|   32|          0|
    |terminate                                   |   1|    1|          0|
    |terminate_load_1_reg_1011                   |   1|    1|          0|
    |terminate_load_3_reg_1065                   |   1|    1|          0|
    |terminate_load_reg_989                      |   1|    1|          0|
    |tmp_14_reg_1085                             |   1|    1|          0|
    |tmp_15_reg_1055                             |   2|    2|          0|
    |tmp_4_reg_1021                              |   1|    1|          0|
    |tmp_V_4_fu_126                              |  32|   32|          0|
    +--------------------------------------------+----+-----+-----------+
    |Total                                       | 305|  305|          0|
    +--------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+--------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|ap_rst             |  in |    1| ap_ctrl_none |   toplevel   | return value |
|input_V_V_dout     |  in |   32|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_empty_n  |  in |    1|    ap_fifo   |   input_V_V  |    pointer   |
|input_V_V_read     | out |    1|    ap_fifo   |   input_V_V  |    pointer   |
|output_V_V_din     | out |   32|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_full_n  |  in |    1|    ap_fifo   |  output_V_V  |    pointer   |
|output_V_V_write   | out |    1|    ap_fifo   |  output_V_V  |    pointer   |
+-------------------+-----+-----+--------------+--------------+--------------+

