
---------- Begin Simulation Statistics ----------
final_tick                                81253377000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 292046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720940                       # Number of bytes of host memory used
host_op_rate                                   292629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   342.41                       # Real time elapsed on the host
host_tick_rate                              237297212                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081253                       # Number of seconds simulated
sim_ticks                                 81253377000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.625068                       # CPI: cycles per instruction
system.cpu.discardedOps                        197371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29930143                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.615359                       # IPC: instructions per cycle
system.cpu.numCycles                        162506754                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132576611                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          610                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       574996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1151379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            340                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397883                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642964                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2113231                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110942                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.891682                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66059                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              397                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51531893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51531893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51532470                       # number of overall hits
system.cpu.dcache.overall_hits::total        51532470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       609288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         609288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       617130                       # number of overall misses
system.cpu.dcache.overall_misses::total        617130                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18353366500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18353366500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18353366500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18353366500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52141181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52141181                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52149600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52149600                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011685                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011685                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011834                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30122.645613                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30122.645613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29739.870854                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29739.870854                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       540504                       # number of writebacks
system.cpu.dcache.writebacks::total            540504                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        37354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37354                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       571934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       571934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       575899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       575899                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15287684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15287684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15651520500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15651520500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010969                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011043                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26729.804488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26729.804488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27177.544153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27177.544153                       # average overall mshr miss latency
system.cpu.dcache.replacements                 574874                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40856209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40856209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       307925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        307925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6150929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6150929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41164134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41164134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19975.412844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19975.412844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4028                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4028                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       303897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       303897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5650902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5650902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18594.793631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18594.793631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10675684                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10675684                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       301363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       301363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12202437500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12202437500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40490.828337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40490.828337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33326                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33326                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       268037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       268037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9636782000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9636782000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35953.178106                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35953.178106                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          577                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           577                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7842                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7842                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.931465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.931465                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3965                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3965                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    363836500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    363836500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91762.042875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91762.042875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.699770                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52108444                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            575898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.482071                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.699770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52725574                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52725574                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42704517                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555661                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057514                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8729815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8729815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8729815                       # number of overall hits
system.cpu.icache.overall_hits::total         8729815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          484                       # number of overall misses
system.cpu.icache.overall_misses::total           484                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37137500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37137500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37137500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37137500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8730299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8730299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8730299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8730299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76730.371901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76730.371901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76730.371901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76730.371901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          122                       # number of writebacks
system.cpu.icache.writebacks::total               122                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36653500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36653500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36653500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36653500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75730.371901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75730.371901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75730.371901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75730.371901                       # average overall mshr miss latency
system.cpu.icache.replacements                    122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8729815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8729815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           484                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37137500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37137500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8730299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8730299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76730.371901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76730.371901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36653500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36653500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75730.371901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75730.371901                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.789696                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8730299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               484                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18037.807851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.789696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.306435                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.306435                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          310                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.353516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8730783                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8730783                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  81253377000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   73                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               466165                       # number of demand (read+write) hits
system.l2.demand_hits::total                   466238                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  73                       # number of overall hits
system.l2.overall_hits::.cpu.data              466165                       # number of overall hits
system.l2.overall_hits::total                  466238                       # number of overall hits
system.l2.demand_misses::.cpu.inst                411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109734                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110145                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               411                       # number of overall misses
system.l2.overall_misses::.cpu.data            109734                       # number of overall misses
system.l2.overall_misses::total                110145                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9784197500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9819285000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35087500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9784197500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9819285000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           575899                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               576383                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          575899                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              576383                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.849174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.190544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.191097                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.849174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.190544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.191097                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85371.046229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89162.862012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89148.713060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85371.046229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89162.862012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89148.713060                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47270                       # number of writebacks
system.l2.writebacks::total                     47270                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            110142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           110142                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8686732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8717682000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8686732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8717682000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.847107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.190540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.847107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.190540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191092                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75487.804878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79163.161156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79149.479762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75487.804878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79163.161156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79149.479762                       # average overall mshr miss latency
system.l2.replacements                          77415                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       540504                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           540504                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       540504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       540504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            188914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                188914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79229                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7216747000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7216747000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        268143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            268143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.295473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.295473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91087.190296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91087.190296                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6424457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6424457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.295473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.295473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81087.190296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81087.190296                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35087500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35087500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.849174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.849174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85371.046229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85371.046229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.847107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.847107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75487.804878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75487.804878                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        277251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            277251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        30505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2567450500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2567450500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       307756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.099121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84164.907392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84164.907392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        30503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2262275000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2262275000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.099114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74165.655837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74165.655837                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31587.434088                       # Cycle average of tags in use
system.l2.tags.total_refs                     1150766                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.444134                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.642384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        65.311787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31502.479917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.961379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30444                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2411721                       # Number of tag accesses
system.l2.tags.data_accesses                  2411721                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     94540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    219463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006176040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5760                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5760                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              387955                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88942                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      110142                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47270                       # Number of write requests accepted
system.mem_ctrls.readBursts                    220284                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94540                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                220284                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94540                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.243576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.568535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.513508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5738     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           11      0.19%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5760                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.410590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.388087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4667     81.02%     81.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.09%     81.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1007     17.48%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.09%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.87%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               25      0.43%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5760                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14098176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6050560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    173.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   81046727000                       # Total gap between requests
system.mem_ctrls.avgGap                     514870.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14045632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6049600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 645880.847512344015                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 172862132.240977495909                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74453520.867200389504                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          820                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       219464                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        94540                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26173500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7795509500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1879848267500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31918.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35520.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19884157.68                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14045696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14098176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6050560                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6050560                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          410                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       109732                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         110142                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        47270                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         47270                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       645881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    172862920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        173508801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       645881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       645881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74465336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74465336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74465336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       645881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    172862920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       247974137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               220283                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               94525                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5942                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3691376750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1101415000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7821683000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16757.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35507.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              187644                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              80926                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        46238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   435.739262                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   274.208410                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   397.950183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1451      3.14%      3.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24797     53.63%     56.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1946      4.21%     60.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1028      2.22%     63.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          933      2.02%     65.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2069      4.47%     69.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          607      1.31%     71.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          710      1.54%     72.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12697     27.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        46238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14098112                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6049600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              173.508013                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.453521                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       166776120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        88643610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      786792300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     249531660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6413768400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15081200790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18501338400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41288051280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   508.139511                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  47928551750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2713100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30611725250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       163363200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        86829600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      786028320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     243888840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6413768400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15300392580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18316755840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41311026780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   508.422275                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  47446258500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2713100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31094018500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30913                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47270                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29805                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79229                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30913                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       297359                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 297359                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20148736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20148736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110142                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           592696500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1028814000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            308240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       587774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           268143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          268142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307756                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1090                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1726671                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1727761                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        77568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    142899456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              142977024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           77415                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6050560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           653798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001453                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 652848     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    950      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             653798                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81253377000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1656941500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1210499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1439745998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
