

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Thu Jun 15 12:11:15 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_To_Int  |    5|    5|         3|          1|          1|     4|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_6 (9)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (10)  [1/1] 1.77ns  loc: ./axi_algorithm.h:226
:1  br label %1


 <State 2>: 4.14ns
ST_2: i (12)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: tmp (13)  [1/1] 2.07ns  loc: ./axi_algorithm.h:226
:1  %tmp = icmp eq i3 %i, -4

ST_2: i_1 (14)  [1/1] 2.53ns  loc: ./axi_algorithm.h:226
:2  %i_1 = add i3 %i, 1

ST_2: StgValue_11 (15)  [1/1] 0.00ns  loc: ./axi_algorithm.h:226
:3  br i1 %tmp, label %3, label %2

ST_2: tmp_1 (21)  [1/1] 0.00ns  loc: ./axi_algorithm.h:229
:4  %tmp_1 = zext i3 %i to i32

ST_2: last_assign (22)  [1/1] 2.07ns  loc: ./axi_algorithm.h:229
:5  %last_assign = icmp eq i3 %i, 3

ST_2: buf_V_addr (23)  [1/1] 0.00ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:6  %buf_V_addr = getelementptr [4 x i32]* %buf_V, i32 0, i32 %tmp_1

ST_2: p_Val2_s (24)  [2/2] 2.32ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:7  %p_Val2_s = load i32* %buf_V_addr, align 4


 <State 3>: 2.32ns
ST_3: p_Val2_s (24)  [1/2] 2.32ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:7  %p_Val2_s = load i32* %buf_V_addr, align 4

ST_3: StgValue_17 (25)  [2/2] 0.00ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:8  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, i32 %p_Val2_s, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)


 <State 4>: 0.00ns
ST_4: empty (17)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_19 (18)  [1/1] 0.00ns  loc: ./axi_algorithm.h:227
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str12) nounwind

ST_4: tmp_2 (19)  [1/1] 0.00ns  loc: ./axi_algorithm.h:227
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str12)

ST_4: StgValue_21 (20)  [1/1] 0.00ns  loc: ./axi_algorithm.h:228
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: StgValue_22 (25)  [1/2] 0.00ns  loc: ./axi_algorithm.h:175->./axi_algorithm.h:229
:8  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, i32 %p_Val2_s, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

ST_4: empty_9 (26)  [1/1] 0.00ns  loc: ./axi_algorithm.h:230
:9  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str12, i32 %tmp_2)

ST_4: StgValue_24 (27)  [1/1] 0.00ns  loc: ./axi_algorithm.h:226
:10  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_25 (29)  [1/1] 0.00ns  loc: ./axi_algorithm.h:231
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./axi_algorithm.h:226) [12]  (1.77 ns)

 <State 2>: 4.14ns
The critical path consists of the following:
	'icmp' operation ('tmp', ./axi_algorithm.h:226) [13]  (2.07 ns)
	blocking operation 2.07 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./axi_algorithm.h:175->./axi_algorithm.h:229) on array 'buf_V' [24]  (2.32 ns)
	axis write on port 'output_data_V' (./axi_algorithm.h:175->./axi_algorithm.h:229) [25]  (0 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
