/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
:>
*/


#ifndef _XRDP_FPM_AG_H_
#define _XRDP_FPM_AG_H_

#include "ru_types.h"

#define FPM_FPM_CTL_R4_FIELD_MASK 0x00000003
#define FPM_FPM_CTL_R4_FIELD_WIDTH 2
#define FPM_FPM_CTL_R4_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_R4_FIELD;
#endif
#define FPM_FPM_CTL_INIT_MEM_POOL3_FIELD_MASK 0x00000004
#define FPM_FPM_CTL_INIT_MEM_POOL3_FIELD_WIDTH 1
#define FPM_FPM_CTL_INIT_MEM_POOL3_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_INIT_MEM_POOL3_FIELD;
#endif
#define FPM_FPM_CTL_INIT_MEM_POOL2_FIELD_MASK 0x00000008
#define FPM_FPM_CTL_INIT_MEM_POOL2_FIELD_WIDTH 1
#define FPM_FPM_CTL_INIT_MEM_POOL2_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_INIT_MEM_POOL2_FIELD;
#endif
#define FPM_FPM_CTL_INIT_MEM_FIELD_MASK 0x00000010
#define FPM_FPM_CTL_INIT_MEM_FIELD_WIDTH 1
#define FPM_FPM_CTL_INIT_MEM_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_INIT_MEM_FIELD;
#endif
#define FPM_FPM_CTL_R3_FIELD_MASK 0x00003FE0
#define FPM_FPM_CTL_R3_FIELD_WIDTH 9
#define FPM_FPM_CTL_R3_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_R3_FIELD;
#endif
#define FPM_FPM_CTL_FPM_BB_SOFT_RESET_FIELD_MASK 0x00004000
#define FPM_FPM_CTL_FPM_BB_SOFT_RESET_FIELD_WIDTH 1
#define FPM_FPM_CTL_FPM_BB_SOFT_RESET_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_FPM_BB_SOFT_RESET_FIELD;
#endif
#define FPM_FPM_CTL_R2_FIELD_MASK 0x00008000
#define FPM_FPM_CTL_R2_FIELD_WIDTH 1
#define FPM_FPM_CTL_R2_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_R2_FIELD;
#endif
#define FPM_FPM_CTL_POOL1_ENABLE_FIELD_MASK 0x00010000
#define FPM_FPM_CTL_POOL1_ENABLE_FIELD_WIDTH 1
#define FPM_FPM_CTL_POOL1_ENABLE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_POOL1_ENABLE_FIELD;
#endif
#define FPM_FPM_CTL_POOL2_ENABLE_FIELD_MASK 0x00020000
#define FPM_FPM_CTL_POOL2_ENABLE_FIELD_WIDTH 1
#define FPM_FPM_CTL_POOL2_ENABLE_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_POOL2_ENABLE_FIELD;
#endif
#define FPM_FPM_CTL_POOL3_ENABLE_FIELD_MASK 0x00040000
#define FPM_FPM_CTL_POOL3_ENABLE_FIELD_WIDTH 1
#define FPM_FPM_CTL_POOL3_ENABLE_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_POOL3_ENABLE_FIELD;
#endif
#define FPM_FPM_CTL_R1_FIELD_MASK 0x00F80000
#define FPM_FPM_CTL_R1_FIELD_WIDTH 5
#define FPM_FPM_CTL_R1_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_R1_FIELD;
#endif
#define FPM_FPM_CTL_STOP_ALLOC_CACHE_LOAD_FIELD_MASK 0x01000000
#define FPM_FPM_CTL_STOP_ALLOC_CACHE_LOAD_FIELD_WIDTH 1
#define FPM_FPM_CTL_STOP_ALLOC_CACHE_LOAD_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_STOP_ALLOC_CACHE_LOAD_FIELD;
#endif
#define FPM_FPM_CTL_MEM_CORRUPT_CHECK_DISABLE_FIELD_MASK 0x02000000
#define FPM_FPM_CTL_MEM_CORRUPT_CHECK_DISABLE_FIELD_WIDTH 1
#define FPM_FPM_CTL_MEM_CORRUPT_CHECK_DISABLE_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_MEM_CORRUPT_CHECK_DISABLE_FIELD;
#endif
#define FPM_FPM_CTL_TP_MUX_CNTRL_FIELD_MASK 0xFC000000
#define FPM_FPM_CTL_TP_MUX_CNTRL_FIELD_WIDTH 6
#define FPM_FPM_CTL_TP_MUX_CNTRL_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CTL_TP_MUX_CNTRL_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_CTL_REG;
#define FPM_FPM_CTL_REG_OFFSET 0x00000000

#define FPM_FPM_CFG1_POOL1_SEARCH_MODE_FIELD_MASK 0x00000001
#define FPM_FPM_CFG1_POOL1_SEARCH_MODE_FIELD_WIDTH 1
#define FPM_FPM_CFG1_POOL1_SEARCH_MODE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CFG1_POOL1_SEARCH_MODE_FIELD;
#endif
#define FPM_FPM_CFG1_ENABLE_JUMBO_SUPPORT_FIELD_MASK 0x00000002
#define FPM_FPM_CFG1_ENABLE_JUMBO_SUPPORT_FIELD_WIDTH 1
#define FPM_FPM_CFG1_ENABLE_JUMBO_SUPPORT_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CFG1_ENABLE_JUMBO_SUPPORT_FIELD;
#endif
#define FPM_FPM_CFG1_R1_FIELD_MASK 0xFFFFFFFC
#define FPM_FPM_CFG1_R1_FIELD_WIDTH 30
#define FPM_FPM_CFG1_R1_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_CFG1_R1_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_CFG1_REG;
#define FPM_FPM_CFG1_REG_OFFSET 0x00000004

#define FPM_FPM_WEIGHT_DDR0_ALLOC_WEIGHT_FIELD_MASK 0x000000FF
#define FPM_FPM_WEIGHT_DDR0_ALLOC_WEIGHT_FIELD_WIDTH 8
#define FPM_FPM_WEIGHT_DDR0_ALLOC_WEIGHT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_WEIGHT_DDR0_ALLOC_WEIGHT_FIELD;
#endif
#define FPM_FPM_WEIGHT_DDR0_FREE_WEIGHT_FIELD_MASK 0x0000FF00
#define FPM_FPM_WEIGHT_DDR0_FREE_WEIGHT_FIELD_WIDTH 8
#define FPM_FPM_WEIGHT_DDR0_FREE_WEIGHT_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_WEIGHT_DDR0_FREE_WEIGHT_FIELD;
#endif
#define FPM_FPM_WEIGHT_DDR1_ALLOC_WEIGHT_FIELD_MASK 0x00FF0000
#define FPM_FPM_WEIGHT_DDR1_ALLOC_WEIGHT_FIELD_WIDTH 8
#define FPM_FPM_WEIGHT_DDR1_ALLOC_WEIGHT_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_WEIGHT_DDR1_ALLOC_WEIGHT_FIELD;
#endif
#define FPM_FPM_WEIGHT_DDR1_FREE_WEIGHT_FIELD_MASK 0xFF000000
#define FPM_FPM_WEIGHT_DDR1_FREE_WEIGHT_FIELD_WIDTH 8
#define FPM_FPM_WEIGHT_DDR1_FREE_WEIGHT_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_WEIGHT_DDR1_FREE_WEIGHT_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_WEIGHT_REG;
#define FPM_FPM_WEIGHT_REG_OFFSET 0x00000008

#define FPM_FPM_BB_CFG_BB_DDR_SEL_FIELD_MASK 0x00000003
#define FPM_FPM_BB_CFG_BB_DDR_SEL_FIELD_WIDTH 2
#define FPM_FPM_BB_CFG_BB_DDR_SEL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_CFG_BB_DDR_SEL_FIELD;
#endif
#define FPM_FPM_BB_CFG_R1_FIELD_MASK 0xFFFFFFFC
#define FPM_FPM_BB_CFG_R1_FIELD_WIDTH 30
#define FPM_FPM_BB_CFG_R1_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_CFG_R1_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_CFG_REG;
#define FPM_FPM_BB_CFG_REG_OFFSET 0x0000000C

#define FPM_POOL1_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_MASK 0x00000001
#define FPM_POOL1_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_MASK 0x00000002
#define FPM_POOL1_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_POOL_FULL_MSK_FIELD_MASK 0x00000004
#define FPM_POOL1_INTR_MSK_POOL_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_POOL_FULL_MSK_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_POOL_FULL_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_MASK 0x00000008
#define FPM_POOL1_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_MASK 0x00000010
#define FPM_POOL1_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_MASK 0x00000020
#define FPM_POOL1_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_MASK 0x00000040
#define FPM_POOL1_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_MASK 0x00000080
#define FPM_POOL1_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_MASK 0x00000100
#define FPM_POOL1_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_XOFF_MSK_FIELD_MASK 0x00000200
#define FPM_POOL1_INTR_MSK_XOFF_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_XOFF_MSK_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_XOFF_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_XON_MSK_FIELD_MASK 0x00000400
#define FPM_POOL1_INTR_MSK_XON_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_XON_MSK_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_XON_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_MASK 0x00000800
#define FPM_POOL1_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_MASK 0x00001000
#define FPM_POOL1_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_MASK 0x00002000
#define FPM_POOL1_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_MASK 0x00004000
#define FPM_POOL1_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_WIDTH 1
#define FPM_POOL1_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD;
#endif
#define FPM_POOL1_INTR_MSK_R1_FIELD_MASK 0xFFFF8000
#define FPM_POOL1_INTR_MSK_R1_FIELD_WIDTH 17
#define FPM_POOL1_INTR_MSK_R1_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_MSK_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_INTR_MSK_REG;
#define FPM_POOL1_INTR_MSK_REG_OFFSET 0x00000010

#define FPM_POOL1_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_MASK 0x00000001
#define FPM_POOL1_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_FREE_FIFO_FULL_STS_FIELD_MASK 0x00000002
#define FPM_POOL1_INTR_STS_FREE_FIFO_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_FREE_FIFO_FULL_STS_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_FREE_FIFO_FULL_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_POOL_FULL_STS_FIELD_MASK 0x00000004
#define FPM_POOL1_INTR_STS_POOL_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_POOL_FULL_STS_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_POOL_FULL_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_MASK 0x00000008
#define FPM_POOL1_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_MASK 0x00000010
#define FPM_POOL1_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_MASK 0x00000020
#define FPM_POOL1_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_MASK 0x00000040
#define FPM_POOL1_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_MASK 0x00000080
#define FPM_POOL1_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_MEMORY_CORRUPT_STS_FIELD_MASK 0x00000100
#define FPM_POOL1_INTR_STS_MEMORY_CORRUPT_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_MEMORY_CORRUPT_STS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_MEMORY_CORRUPT_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_XOFF_STATE_STS_FIELD_MASK 0x00000200
#define FPM_POOL1_INTR_STS_XOFF_STATE_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_XOFF_STATE_STS_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_XOFF_STATE_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_XON_STATE_STS_FIELD_MASK 0x00000400
#define FPM_POOL1_INTR_STS_XON_STATE_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_XON_STATE_STS_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_XON_STATE_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_MASK 0x00000800
#define FPM_POOL1_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_MASK 0x00001000
#define FPM_POOL1_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_MASK 0x00002000
#define FPM_POOL1_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_MASK 0x00004000
#define FPM_POOL1_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_WIDTH 1
#define FPM_POOL1_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD;
#endif
#define FPM_POOL1_INTR_STS_R1_FIELD_MASK 0xFFFF8000
#define FPM_POOL1_INTR_STS_R1_FIELD_WIDTH 17
#define FPM_POOL1_INTR_STS_R1_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_INTR_STS_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_INTR_STS_REG;
#define FPM_POOL1_INTR_STS_REG_OFFSET 0x00000014

#define FPM_POOL1_STALL_MSK_R3_FIELD_MASK 0x00000007
#define FPM_POOL1_STALL_MSK_R3_FIELD_WIDTH 3
#define FPM_POOL1_STALL_MSK_R3_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STALL_MSK_R3_FIELD;
#endif
#define FPM_POOL1_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_MASK 0x00000008
#define FPM_POOL1_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL1_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD;
#endif
#define FPM_POOL1_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_MASK 0x00000010
#define FPM_POOL1_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL1_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD;
#endif
#define FPM_POOL1_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_MASK 0x00000020
#define FPM_POOL1_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL1_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD;
#endif
#define FPM_POOL1_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_MASK 0x00000040
#define FPM_POOL1_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL1_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD;
#endif
#define FPM_POOL1_STALL_MSK_R2_FIELD_MASK 0x00000080
#define FPM_POOL1_STALL_MSK_R2_FIELD_WIDTH 1
#define FPM_POOL1_STALL_MSK_R2_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STALL_MSK_R2_FIELD;
#endif
#define FPM_POOL1_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_MASK 0x00000100
#define FPM_POOL1_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL1_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD;
#endif
#define FPM_POOL1_STALL_MSK_R1_FIELD_MASK 0xFFFFFE00
#define FPM_POOL1_STALL_MSK_R1_FIELD_WIDTH 23
#define FPM_POOL1_STALL_MSK_R1_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STALL_MSK_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STALL_MSK_REG;
#define FPM_POOL1_STALL_MSK_REG_OFFSET 0x00000018

#define FPM_POOL2_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_MASK 0x00000001
#define FPM_POOL2_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_MASK 0x00000002
#define FPM_POOL2_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_POOL_FULL_MSK_FIELD_MASK 0x00000004
#define FPM_POOL2_INTR_MSK_POOL_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_POOL_FULL_MSK_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_POOL_FULL_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_MASK 0x00000008
#define FPM_POOL2_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_MASK 0x00000010
#define FPM_POOL2_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_MASK 0x00000020
#define FPM_POOL2_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_MASK 0x00000040
#define FPM_POOL2_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_MASK 0x00000080
#define FPM_POOL2_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_MASK 0x00000100
#define FPM_POOL2_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_XOFF_MSK_FIELD_MASK 0x00000200
#define FPM_POOL2_INTR_MSK_XOFF_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_XOFF_MSK_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_XOFF_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_XON_MSK_FIELD_MASK 0x00000400
#define FPM_POOL2_INTR_MSK_XON_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_XON_MSK_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_XON_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_MASK 0x00000800
#define FPM_POOL2_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_MASK 0x00001000
#define FPM_POOL2_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_MASK 0x00002000
#define FPM_POOL2_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_MASK 0x00004000
#define FPM_POOL2_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_WIDTH 1
#define FPM_POOL2_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD;
#endif
#define FPM_POOL2_INTR_MSK_R1_FIELD_MASK 0xFFFF8000
#define FPM_POOL2_INTR_MSK_R1_FIELD_WIDTH 17
#define FPM_POOL2_INTR_MSK_R1_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_MSK_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_INTR_MSK_REG;
#define FPM_POOL2_INTR_MSK_REG_OFFSET 0x0000001C

#define FPM_POOL2_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_MASK 0x00000001
#define FPM_POOL2_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_FREE_FIFO_FULL_STS_FIELD_MASK 0x00000002
#define FPM_POOL2_INTR_STS_FREE_FIFO_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_FREE_FIFO_FULL_STS_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_FREE_FIFO_FULL_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_POOL_FULL_STS_FIELD_MASK 0x00000004
#define FPM_POOL2_INTR_STS_POOL_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_POOL_FULL_STS_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_POOL_FULL_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_MASK 0x00000008
#define FPM_POOL2_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_MASK 0x00000010
#define FPM_POOL2_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_MASK 0x00000020
#define FPM_POOL2_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_MASK 0x00000040
#define FPM_POOL2_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_MASK 0x00000080
#define FPM_POOL2_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_MEMORY_CORRUPT_STS_FIELD_MASK 0x00000100
#define FPM_POOL2_INTR_STS_MEMORY_CORRUPT_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_MEMORY_CORRUPT_STS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_MEMORY_CORRUPT_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_XOFF_STATE_STS_FIELD_MASK 0x00000200
#define FPM_POOL2_INTR_STS_XOFF_STATE_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_XOFF_STATE_STS_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_XOFF_STATE_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_XON_STATE_STS_FIELD_MASK 0x00000400
#define FPM_POOL2_INTR_STS_XON_STATE_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_XON_STATE_STS_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_XON_STATE_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_MASK 0x00000800
#define FPM_POOL2_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_MASK 0x00001000
#define FPM_POOL2_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_MASK 0x00002000
#define FPM_POOL2_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_MASK 0x00004000
#define FPM_POOL2_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_WIDTH 1
#define FPM_POOL2_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD;
#endif
#define FPM_POOL2_INTR_STS_R1_FIELD_MASK 0xFFFF8000
#define FPM_POOL2_INTR_STS_R1_FIELD_WIDTH 17
#define FPM_POOL2_INTR_STS_R1_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_INTR_STS_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_INTR_STS_REG;
#define FPM_POOL2_INTR_STS_REG_OFFSET 0x00000020

#define FPM_POOL2_STALL_MSK_R3_FIELD_MASK 0x00000007
#define FPM_POOL2_STALL_MSK_R3_FIELD_WIDTH 3
#define FPM_POOL2_STALL_MSK_R3_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STALL_MSK_R3_FIELD;
#endif
#define FPM_POOL2_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_MASK 0x00000008
#define FPM_POOL2_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL2_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD;
#endif
#define FPM_POOL2_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_MASK 0x00000010
#define FPM_POOL2_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL2_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD;
#endif
#define FPM_POOL2_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_MASK 0x00000020
#define FPM_POOL2_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL2_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD;
#endif
#define FPM_POOL2_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_MASK 0x00000040
#define FPM_POOL2_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL2_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD;
#endif
#define FPM_POOL2_STALL_MSK_R2_FIELD_MASK 0x00000080
#define FPM_POOL2_STALL_MSK_R2_FIELD_WIDTH 1
#define FPM_POOL2_STALL_MSK_R2_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STALL_MSK_R2_FIELD;
#endif
#define FPM_POOL2_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_MASK 0x00000100
#define FPM_POOL2_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL2_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD;
#endif
#define FPM_POOL2_STALL_MSK_R1_FIELD_MASK 0xFFFFFE00
#define FPM_POOL2_STALL_MSK_R1_FIELD_WIDTH 23
#define FPM_POOL2_STALL_MSK_R1_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STALL_MSK_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STALL_MSK_REG;
#define FPM_POOL2_STALL_MSK_REG_OFFSET 0x00000024

#define FPM_POOL3_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_MASK 0x00000001
#define FPM_POOL3_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_ALLOC_FIFO_FULL_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_MASK 0x00000002
#define FPM_POOL3_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_FREE_FIFO_FULL_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_POOL_FULL_MSK_FIELD_MASK 0x00000004
#define FPM_POOL3_INTR_MSK_POOL_FULL_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_POOL_FULL_MSK_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_POOL_FULL_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_MASK 0x00000008
#define FPM_POOL3_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_FREE_TOKEN_NO_VALID_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_MASK 0x00000010
#define FPM_POOL3_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_MASK 0x00000020
#define FPM_POOL3_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_MULTI_TOKEN_NO_VALID_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_MASK 0x00000040
#define FPM_POOL3_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_MASK 0x00000080
#define FPM_POOL3_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_POOL_DIS_FREE_MULTI_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_MASK 0x00000100
#define FPM_POOL3_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_MEMORY_CORRUPT_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_XOFF_MSK_FIELD_MASK 0x00000200
#define FPM_POOL3_INTR_MSK_XOFF_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_XOFF_MSK_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_XOFF_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_XON_MSK_FIELD_MASK 0x00000400
#define FPM_POOL3_INTR_MSK_XON_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_XON_MSK_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_XON_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_MASK 0x00000800
#define FPM_POOL3_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_ILLEGAL_ADDRESS_ACCESS_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_MASK 0x00001000
#define FPM_POOL3_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_ILLEGAL_ALLOC_REQUEST_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_MASK 0x00002000
#define FPM_POOL3_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_EXPIRED_TOKEN_DET_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_MASK 0x00004000
#define FPM_POOL3_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_WIDTH 1
#define FPM_POOL3_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_EXPIRED_TOKEN_RECOV_MSK_FIELD;
#endif
#define FPM_POOL3_INTR_MSK_R1_FIELD_MASK 0xFFFF8000
#define FPM_POOL3_INTR_MSK_R1_FIELD_WIDTH 17
#define FPM_POOL3_INTR_MSK_R1_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_MSK_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_INTR_MSK_REG;
#define FPM_POOL3_INTR_MSK_REG_OFFSET 0x00000028

#define FPM_POOL3_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_MASK 0x00000001
#define FPM_POOL3_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_ALLOC_FIFO_FULL_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_FREE_FIFO_FULL_STS_FIELD_MASK 0x00000002
#define FPM_POOL3_INTR_STS_FREE_FIFO_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_FREE_FIFO_FULL_STS_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_FREE_FIFO_FULL_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_POOL_FULL_STS_FIELD_MASK 0x00000004
#define FPM_POOL3_INTR_STS_POOL_FULL_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_POOL_FULL_STS_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_POOL_FULL_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_MASK 0x00000008
#define FPM_POOL3_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_FREE_TOKEN_NO_VALID_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_MASK 0x00000010
#define FPM_POOL3_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_FREE_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_MASK 0x00000020
#define FPM_POOL3_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_MULTI_TOKEN_NO_VALID_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_MASK 0x00000040
#define FPM_POOL3_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_MASK 0x00000080
#define FPM_POOL3_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_POOL_DIS_FREE_MULTI_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_MEMORY_CORRUPT_STS_FIELD_MASK 0x00000100
#define FPM_POOL3_INTR_STS_MEMORY_CORRUPT_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_MEMORY_CORRUPT_STS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_MEMORY_CORRUPT_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_XOFF_STATE_STS_FIELD_MASK 0x00000200
#define FPM_POOL3_INTR_STS_XOFF_STATE_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_XOFF_STATE_STS_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_XOFF_STATE_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_XON_STATE_STS_FIELD_MASK 0x00000400
#define FPM_POOL3_INTR_STS_XON_STATE_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_XON_STATE_STS_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_XON_STATE_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_MASK 0x00000800
#define FPM_POOL3_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_ILLEGAL_ADDRESS_ACCESS_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_MASK 0x00001000
#define FPM_POOL3_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_ILLEGAL_ALLOC_REQUEST_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_MASK 0x00002000
#define FPM_POOL3_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_EXPIRED_TOKEN_DET_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_MASK 0x00004000
#define FPM_POOL3_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_WIDTH 1
#define FPM_POOL3_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_EXPIRED_TOKEN_RECOV_STS_FIELD;
#endif
#define FPM_POOL3_INTR_STS_R1_FIELD_MASK 0xFFFF8000
#define FPM_POOL3_INTR_STS_R1_FIELD_WIDTH 17
#define FPM_POOL3_INTR_STS_R1_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_INTR_STS_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_INTR_STS_REG;
#define FPM_POOL3_INTR_STS_REG_OFFSET 0x0000002C

#define FPM_POOL3_STALL_MSK_R3_FIELD_MASK 0x00000007
#define FPM_POOL3_STALL_MSK_R3_FIELD_WIDTH 3
#define FPM_POOL3_STALL_MSK_R3_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STALL_MSK_R3_FIELD;
#endif
#define FPM_POOL3_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_MASK 0x00000008
#define FPM_POOL3_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL3_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STALL_MSK_FREE_TOKEN_NO_VALID_STALL_MSK_FIELD;
#endif
#define FPM_POOL3_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_MASK 0x00000010
#define FPM_POOL3_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL3_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STALL_MSK_FREE_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD;
#endif
#define FPM_POOL3_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_MASK 0x00000020
#define FPM_POOL3_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL3_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STALL_MSK_MULTI_TOKEN_NO_VALID_STALL_MSK_FIELD;
#endif
#define FPM_POOL3_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_MASK 0x00000040
#define FPM_POOL3_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL3_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STALL_MSK_MULTI_TOKEN_INDEX_OUT_OF_RANGE_STALL_MSK_FIELD;
#endif
#define FPM_POOL3_STALL_MSK_R2_FIELD_MASK 0x00000080
#define FPM_POOL3_STALL_MSK_R2_FIELD_WIDTH 1
#define FPM_POOL3_STALL_MSK_R2_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STALL_MSK_R2_FIELD;
#endif
#define FPM_POOL3_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_MASK 0x00000100
#define FPM_POOL3_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_WIDTH 1
#define FPM_POOL3_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STALL_MSK_MEMORY_CORRUPT_STALL_MSK_FIELD;
#endif
#define FPM_POOL3_STALL_MSK_R1_FIELD_MASK 0xFFFFFE00
#define FPM_POOL3_STALL_MSK_R1_FIELD_WIDTH 23
#define FPM_POOL3_STALL_MSK_R1_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STALL_MSK_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_STALL_MSK_REG;
#define FPM_POOL3_STALL_MSK_REG_OFFSET 0x00000030

#define FPM_POOL1_CFG1_R2_FIELD_MASK 0x00FFFFFF
#define FPM_POOL1_CFG1_R2_FIELD_WIDTH 24
#define FPM_POOL1_CFG1_R2_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG1_R2_FIELD;
#endif
#define FPM_POOL1_CFG1_FP_BUF_SIZE_FIELD_MASK 0x07000000
#define FPM_POOL1_CFG1_FP_BUF_SIZE_FIELD_WIDTH 3
#define FPM_POOL1_CFG1_FP_BUF_SIZE_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG1_FP_BUF_SIZE_FIELD;
#endif
#define FPM_POOL1_CFG1_R1_FIELD_MASK 0xF8000000
#define FPM_POOL1_CFG1_R1_FIELD_WIDTH 5
#define FPM_POOL1_CFG1_R1_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG1_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_CFG1_REG;
#define FPM_POOL1_CFG1_REG_OFFSET 0x00000040

#define FPM_POOL1_CFG2_R1_FIELD_MASK 0x00000003
#define FPM_POOL1_CFG2_R1_FIELD_WIDTH 2
#define FPM_POOL1_CFG2_R1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG2_R1_FIELD;
#endif
#define FPM_POOL1_CFG2_POOL_BASE_ADDRESS_FIELD_MASK 0xFFFFFFFC
#define FPM_POOL1_CFG2_POOL_BASE_ADDRESS_FIELD_WIDTH 30
#define FPM_POOL1_CFG2_POOL_BASE_ADDRESS_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG2_POOL_BASE_ADDRESS_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_CFG2_REG;
#define FPM_POOL1_CFG2_REG_OFFSET 0x00000044

#define FPM_POOL1_CFG3_R1_FIELD_MASK 0x00000003
#define FPM_POOL1_CFG3_R1_FIELD_WIDTH 2
#define FPM_POOL1_CFG3_R1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG3_R1_FIELD;
#endif
#define FPM_POOL1_CFG3_POOL_BASE_ADDRESS_POOL2_FIELD_MASK 0xFFFFFFFC
#define FPM_POOL1_CFG3_POOL_BASE_ADDRESS_POOL2_FIELD_WIDTH 30
#define FPM_POOL1_CFG3_POOL_BASE_ADDRESS_POOL2_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG3_POOL_BASE_ADDRESS_POOL2_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_CFG3_REG;
#define FPM_POOL1_CFG3_REG_OFFSET 0x00000048

#define FPM_POOL1_CFG4_R1_FIELD_MASK 0x00000003
#define FPM_POOL1_CFG4_R1_FIELD_WIDTH 2
#define FPM_POOL1_CFG4_R1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG4_R1_FIELD;
#endif
#define FPM_POOL1_CFG4_POOL_BASE_ADDRESS_POOL3_FIELD_MASK 0xFFFFFFFC
#define FPM_POOL1_CFG4_POOL_BASE_ADDRESS_POOL3_FIELD_WIDTH 30
#define FPM_POOL1_CFG4_POOL_BASE_ADDRESS_POOL3_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_CFG4_POOL_BASE_ADDRESS_POOL3_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_CFG4_REG;
#define FPM_POOL1_CFG4_REG_OFFSET 0x0000004C

#define FPM_POOL1_STAT1_UNDRFL_FIELD_MASK 0x0000FFFF
#define FPM_POOL1_STAT1_UNDRFL_FIELD_WIDTH 16
#define FPM_POOL1_STAT1_UNDRFL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT1_UNDRFL_FIELD;
#endif
#define FPM_POOL1_STAT1_OVRFL_FIELD_MASK 0xFFFF0000
#define FPM_POOL1_STAT1_OVRFL_FIELD_WIDTH 16
#define FPM_POOL1_STAT1_OVRFL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT1_OVRFL_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STAT1_REG;
#define FPM_POOL1_STAT1_REG_OFFSET 0x00000050

#define FPM_POOL1_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_MASK 0x003FFFFF
#define FPM_POOL1_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_WIDTH 22
#define FPM_POOL1_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD;
#endif
#define FPM_POOL1_STAT2_R2_FIELD_MASK 0x03C00000
#define FPM_POOL1_STAT2_R2_FIELD_WIDTH 4
#define FPM_POOL1_STAT2_R2_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT2_R2_FIELD;
#endif
#define FPM_POOL1_STAT2_ALLOC_FIFO_EMPTY_FIELD_MASK 0x04000000
#define FPM_POOL1_STAT2_ALLOC_FIFO_EMPTY_FIELD_WIDTH 1
#define FPM_POOL1_STAT2_ALLOC_FIFO_EMPTY_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT2_ALLOC_FIFO_EMPTY_FIELD;
#endif
#define FPM_POOL1_STAT2_ALLOC_FIFO_FULL_FIELD_MASK 0x08000000
#define FPM_POOL1_STAT2_ALLOC_FIFO_FULL_FIELD_WIDTH 1
#define FPM_POOL1_STAT2_ALLOC_FIFO_FULL_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT2_ALLOC_FIFO_FULL_FIELD;
#endif
#define FPM_POOL1_STAT2_FREE_FIFO_EMPTY_FIELD_MASK 0x10000000
#define FPM_POOL1_STAT2_FREE_FIFO_EMPTY_FIELD_WIDTH 1
#define FPM_POOL1_STAT2_FREE_FIFO_EMPTY_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT2_FREE_FIFO_EMPTY_FIELD;
#endif
#define FPM_POOL1_STAT2_FREE_FIFO_FULL_FIELD_MASK 0x20000000
#define FPM_POOL1_STAT2_FREE_FIFO_FULL_FIELD_WIDTH 1
#define FPM_POOL1_STAT2_FREE_FIFO_FULL_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT2_FREE_FIFO_FULL_FIELD;
#endif
#define FPM_POOL1_STAT2_R1_FIELD_MASK 0x40000000
#define FPM_POOL1_STAT2_R1_FIELD_WIDTH 1
#define FPM_POOL1_STAT2_R1_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT2_R1_FIELD;
#endif
#define FPM_POOL1_STAT2_POOL_FULL_FIELD_MASK 0x80000000
#define FPM_POOL1_STAT2_POOL_FULL_FIELD_WIDTH 1
#define FPM_POOL1_STAT2_POOL_FULL_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT2_POOL_FULL_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STAT2_REG;
#define FPM_POOL1_STAT2_REG_OFFSET 0x00000054

#define FPM_POOL1_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_MASK 0x003FFFFF
#define FPM_POOL1_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_WIDTH 22
#define FPM_POOL1_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD;
#endif
#define FPM_POOL1_STAT3_R1_FIELD_MASK 0xFFC00000
#define FPM_POOL1_STAT3_R1_FIELD_WIDTH 10
#define FPM_POOL1_STAT3_R1_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT3_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STAT3_REG;
#define FPM_POOL1_STAT3_REG_OFFSET 0x00000058

#define FPM_POOL1_STAT4_NUM_OF_NOT_VALID_TOKEN_MULTI_FIELD_MASK 0x003FFFFF
#define FPM_POOL1_STAT4_NUM_OF_NOT_VALID_TOKEN_MULTI_FIELD_WIDTH 22
#define FPM_POOL1_STAT4_NUM_OF_NOT_VALID_TOKEN_MULTI_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT4_NUM_OF_NOT_VALID_TOKEN_MULTI_FIELD;
#endif
#define FPM_POOL1_STAT4_R1_FIELD_MASK 0xFFC00000
#define FPM_POOL1_STAT4_R1_FIELD_WIDTH 10
#define FPM_POOL1_STAT4_R1_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT4_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STAT4_REG;
#define FPM_POOL1_STAT4_REG_OFFSET 0x0000005C

#define FPM_POOL1_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_MASK 0xFFFFFFFF
#define FPM_POOL1_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_WIDTH 32
#define FPM_POOL1_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STAT5_REG;
#define FPM_POOL1_STAT5_REG_OFFSET 0x00000060

#define FPM_POOL1_STAT6_INVALID_FREE_TOKEN_FIELD_MASK 0xFFFFFFFF
#define FPM_POOL1_STAT6_INVALID_FREE_TOKEN_FIELD_WIDTH 32
#define FPM_POOL1_STAT6_INVALID_FREE_TOKEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT6_INVALID_FREE_TOKEN_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STAT6_REG;
#define FPM_POOL1_STAT6_REG_OFFSET 0x00000064

#define FPM_POOL1_STAT7_INVALID_MCAST_TOKEN_FIELD_MASK 0xFFFFFFFF
#define FPM_POOL1_STAT7_INVALID_MCAST_TOKEN_FIELD_WIDTH 32
#define FPM_POOL1_STAT7_INVALID_MCAST_TOKEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT7_INVALID_MCAST_TOKEN_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STAT7_REG;
#define FPM_POOL1_STAT7_REG_OFFSET 0x00000068

#define FPM_POOL1_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_MASK 0x003FFFFF
#define FPM_POOL1_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_WIDTH 22
#define FPM_POOL1_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD;
#endif
#define FPM_POOL1_STAT8_R1_FIELD_MASK 0xFFC00000
#define FPM_POOL1_STAT8_R1_FIELD_WIDTH 10
#define FPM_POOL1_STAT8_R1_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_STAT8_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_STAT8_REG;
#define FPM_POOL1_STAT8_REG_OFFSET 0x0000006C

#define FPM_POOL2_STAT1_UNDRFL_FIELD_MASK 0x0000FFFF
#define FPM_POOL2_STAT1_UNDRFL_FIELD_WIDTH 16
#define FPM_POOL2_STAT1_UNDRFL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT1_UNDRFL_FIELD;
#endif
#define FPM_POOL2_STAT1_OVRFL_FIELD_MASK 0xFFFF0000
#define FPM_POOL2_STAT1_OVRFL_FIELD_WIDTH 16
#define FPM_POOL2_STAT1_OVRFL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT1_OVRFL_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STAT1_REG;
#define FPM_POOL2_STAT1_REG_OFFSET 0x00000070

#define FPM_POOL2_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_MASK 0x003FFFFF
#define FPM_POOL2_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_WIDTH 22
#define FPM_POOL2_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD;
#endif
#define FPM_POOL2_STAT2_R2_FIELD_MASK 0x03C00000
#define FPM_POOL2_STAT2_R2_FIELD_WIDTH 4
#define FPM_POOL2_STAT2_R2_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT2_R2_FIELD;
#endif
#define FPM_POOL2_STAT2_ALLOC_FIFO_EMPTY_FIELD_MASK 0x04000000
#define FPM_POOL2_STAT2_ALLOC_FIFO_EMPTY_FIELD_WIDTH 1
#define FPM_POOL2_STAT2_ALLOC_FIFO_EMPTY_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT2_ALLOC_FIFO_EMPTY_FIELD;
#endif
#define FPM_POOL2_STAT2_ALLOC_FIFO_FULL_FIELD_MASK 0x08000000
#define FPM_POOL2_STAT2_ALLOC_FIFO_FULL_FIELD_WIDTH 1
#define FPM_POOL2_STAT2_ALLOC_FIFO_FULL_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT2_ALLOC_FIFO_FULL_FIELD;
#endif
#define FPM_POOL2_STAT2_FREE_FIFO_EMPTY_FIELD_MASK 0x10000000
#define FPM_POOL2_STAT2_FREE_FIFO_EMPTY_FIELD_WIDTH 1
#define FPM_POOL2_STAT2_FREE_FIFO_EMPTY_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT2_FREE_FIFO_EMPTY_FIELD;
#endif
#define FPM_POOL2_STAT2_FREE_FIFO_FULL_FIELD_MASK 0x20000000
#define FPM_POOL2_STAT2_FREE_FIFO_FULL_FIELD_WIDTH 1
#define FPM_POOL2_STAT2_FREE_FIFO_FULL_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT2_FREE_FIFO_FULL_FIELD;
#endif
#define FPM_POOL2_STAT2_R1_FIELD_MASK 0x40000000
#define FPM_POOL2_STAT2_R1_FIELD_WIDTH 1
#define FPM_POOL2_STAT2_R1_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT2_R1_FIELD;
#endif
#define FPM_POOL2_STAT2_POOL_FULL_FIELD_MASK 0x80000000
#define FPM_POOL2_STAT2_POOL_FULL_FIELD_WIDTH 1
#define FPM_POOL2_STAT2_POOL_FULL_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT2_POOL_FULL_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STAT2_REG;
#define FPM_POOL2_STAT2_REG_OFFSET 0x00000074

#define FPM_POOL2_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_MASK 0x003FFFFF
#define FPM_POOL2_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_WIDTH 22
#define FPM_POOL2_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD;
#endif
#define FPM_POOL2_STAT3_R1_FIELD_MASK 0xFFC00000
#define FPM_POOL2_STAT3_R1_FIELD_WIDTH 10
#define FPM_POOL2_STAT3_R1_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT3_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STAT3_REG;
#define FPM_POOL2_STAT3_REG_OFFSET 0x00000078

#define FPM_POOL2_STAT4_NUM_OF_NOT_VALID_TOKEN_MULTI_FIELD_MASK 0x003FFFFF
#define FPM_POOL2_STAT4_NUM_OF_NOT_VALID_TOKEN_MULTI_FIELD_WIDTH 22
#define FPM_POOL2_STAT4_NUM_OF_NOT_VALID_TOKEN_MULTI_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT4_NUM_OF_NOT_VALID_TOKEN_MULTI_FIELD;
#endif
#define FPM_POOL2_STAT4_R1_FIELD_MASK 0xFFC00000
#define FPM_POOL2_STAT4_R1_FIELD_WIDTH 10
#define FPM_POOL2_STAT4_R1_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT4_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STAT4_REG;
#define FPM_POOL2_STAT4_REG_OFFSET 0x0000007C

#define FPM_POOL2_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_MASK 0xFFFFFFFF
#define FPM_POOL2_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_WIDTH 32
#define FPM_POOL2_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STAT5_REG;
#define FPM_POOL2_STAT5_REG_OFFSET 0x00000080

#define FPM_POOL2_STAT6_INVALID_FREE_TOKEN_FIELD_MASK 0xFFFFFFFF
#define FPM_POOL2_STAT6_INVALID_FREE_TOKEN_FIELD_WIDTH 32
#define FPM_POOL2_STAT6_INVALID_FREE_TOKEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT6_INVALID_FREE_TOKEN_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STAT6_REG;
#define FPM_POOL2_STAT6_REG_OFFSET 0x00000084

#define FPM_POOL2_STAT7_INVALID_MCAST_TOKEN_FIELD_MASK 0xFFFFFFFF
#define FPM_POOL2_STAT7_INVALID_MCAST_TOKEN_FIELD_WIDTH 32
#define FPM_POOL2_STAT7_INVALID_MCAST_TOKEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT7_INVALID_MCAST_TOKEN_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STAT7_REG;
#define FPM_POOL2_STAT7_REG_OFFSET 0x00000088

#define FPM_POOL2_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_MASK 0x003FFFFF
#define FPM_POOL2_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_WIDTH 22
#define FPM_POOL2_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD;
#endif
#define FPM_POOL2_STAT8_R1_FIELD_MASK 0xFFC00000
#define FPM_POOL2_STAT8_R1_FIELD_WIDTH 10
#define FPM_POOL2_STAT8_R1_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_STAT8_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_STAT8_REG;
#define FPM_POOL2_STAT8_REG_OFFSET 0x0000008C

#define FPM_POOL3_STAT1_UNDRFL_FIELD_MASK 0x0000FFFF
#define FPM_POOL3_STAT1_UNDRFL_FIELD_WIDTH 16
#define FPM_POOL3_STAT1_UNDRFL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT1_UNDRFL_FIELD;
#endif
#define FPM_POOL3_STAT1_OVRFL_FIELD_MASK 0xFFFF0000
#define FPM_POOL3_STAT1_OVRFL_FIELD_WIDTH 16
#define FPM_POOL3_STAT1_OVRFL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT1_OVRFL_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_STAT1_REG;
#define FPM_POOL3_STAT1_REG_OFFSET 0x00000090

#define FPM_POOL3_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_MASK 0x003FFFFF
#define FPM_POOL3_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_WIDTH 22
#define FPM_POOL3_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT2_NUM_OF_TOKENS_AVAILABLE_FIELD;
#endif
#define FPM_POOL3_STAT2_R2_FIELD_MASK 0x03C00000
#define FPM_POOL3_STAT2_R2_FIELD_WIDTH 4
#define FPM_POOL3_STAT2_R2_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT2_R2_FIELD;
#endif
#define FPM_POOL3_STAT2_ALLOC_FIFO_EMPTY_FIELD_MASK 0x04000000
#define FPM_POOL3_STAT2_ALLOC_FIFO_EMPTY_FIELD_WIDTH 1
#define FPM_POOL3_STAT2_ALLOC_FIFO_EMPTY_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT2_ALLOC_FIFO_EMPTY_FIELD;
#endif
#define FPM_POOL3_STAT2_ALLOC_FIFO_FULL_FIELD_MASK 0x08000000
#define FPM_POOL3_STAT2_ALLOC_FIFO_FULL_FIELD_WIDTH 1
#define FPM_POOL3_STAT2_ALLOC_FIFO_FULL_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT2_ALLOC_FIFO_FULL_FIELD;
#endif
#define FPM_POOL3_STAT2_FREE_FIFO_EMPTY_FIELD_MASK 0x10000000
#define FPM_POOL3_STAT2_FREE_FIFO_EMPTY_FIELD_WIDTH 1
#define FPM_POOL3_STAT2_FREE_FIFO_EMPTY_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT2_FREE_FIFO_EMPTY_FIELD;
#endif
#define FPM_POOL3_STAT2_FREE_FIFO_FULL_FIELD_MASK 0x20000000
#define FPM_POOL3_STAT2_FREE_FIFO_FULL_FIELD_WIDTH 1
#define FPM_POOL3_STAT2_FREE_FIFO_FULL_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT2_FREE_FIFO_FULL_FIELD;
#endif
#define FPM_POOL3_STAT2_R1_FIELD_MASK 0x40000000
#define FPM_POOL3_STAT2_R1_FIELD_WIDTH 1
#define FPM_POOL3_STAT2_R1_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT2_R1_FIELD;
#endif
#define FPM_POOL3_STAT2_POOL_FULL_FIELD_MASK 0x80000000
#define FPM_POOL3_STAT2_POOL_FULL_FIELD_WIDTH 1
#define FPM_POOL3_STAT2_POOL_FULL_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT2_POOL_FULL_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_STAT2_REG;
#define FPM_POOL3_STAT2_REG_OFFSET 0x00000094

#define FPM_POOL3_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_MASK 0x003FFFFF
#define FPM_POOL3_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_WIDTH 22
#define FPM_POOL3_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT3_NUM_OF_NOT_VALID_TOKEN_FREES_FIELD;
#endif
#define FPM_POOL3_STAT3_R1_FIELD_MASK 0xFFC00000
#define FPM_POOL3_STAT3_R1_FIELD_WIDTH 10
#define FPM_POOL3_STAT3_R1_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT3_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_STAT3_REG;
#define FPM_POOL3_STAT3_REG_OFFSET 0x00000098

#define FPM_POOL3_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_MASK 0xFFFFFFFF
#define FPM_POOL3_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_WIDTH 32
#define FPM_POOL3_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT5_MEM_CORRUPT_STS_RELATED_ALLOC_TOKEN_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_STAT5_REG;
#define FPM_POOL3_STAT5_REG_OFFSET 0x000000A0

#define FPM_POOL3_STAT6_INVALID_FREE_TOKEN_FIELD_MASK 0xFFFFFFFF
#define FPM_POOL3_STAT6_INVALID_FREE_TOKEN_FIELD_WIDTH 32
#define FPM_POOL3_STAT6_INVALID_FREE_TOKEN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT6_INVALID_FREE_TOKEN_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_STAT6_REG;
#define FPM_POOL3_STAT6_REG_OFFSET 0x000000A4

#define FPM_POOL3_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_MASK 0x003FFFFF
#define FPM_POOL3_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_WIDTH 22
#define FPM_POOL3_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT8_TOKENS_AVAILABLE_LOW_WTMK_FIELD;
#endif
#define FPM_POOL3_STAT8_R1_FIELD_MASK 0xFFC00000
#define FPM_POOL3_STAT8_R1_FIELD_WIDTH 10
#define FPM_POOL3_STAT8_R1_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_STAT8_R1_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_STAT8_REG;
#define FPM_POOL3_STAT8_REG_OFFSET 0x000000AC

#define FPM_POOL1_XON_XOFF_CFG_XOFF_THRESHOLD_FIELD_MASK 0x0000FFFF
#define FPM_POOL1_XON_XOFF_CFG_XOFF_THRESHOLD_FIELD_WIDTH 16
#define FPM_POOL1_XON_XOFF_CFG_XOFF_THRESHOLD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_XON_XOFF_CFG_XOFF_THRESHOLD_FIELD;
#endif
#define FPM_POOL1_XON_XOFF_CFG_XON_THRESHOLD_FIELD_MASK 0xFFFF0000
#define FPM_POOL1_XON_XOFF_CFG_XON_THRESHOLD_FIELD_WIDTH 16
#define FPM_POOL1_XON_XOFF_CFG_XON_THRESHOLD_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_XON_XOFF_CFG_XON_THRESHOLD_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_XON_XOFF_CFG_REG;
#define FPM_POOL1_XON_XOFF_CFG_REG_OFFSET 0x000000C0

#define FPM_FPM_NOT_EMPTY_CFG_NOT_EMPTY_THRESHOLD_FIELD_MASK 0x0000003F
#define FPM_FPM_NOT_EMPTY_CFG_NOT_EMPTY_THRESHOLD_FIELD_WIDTH 6
#define FPM_FPM_NOT_EMPTY_CFG_NOT_EMPTY_THRESHOLD_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_NOT_EMPTY_CFG_NOT_EMPTY_THRESHOLD_FIELD;
#endif
#define FPM_FPM_NOT_EMPTY_CFG_R1_FIELD_MASK 0xFFFFFFC0
#define FPM_FPM_NOT_EMPTY_CFG_R1_FIELD_WIDTH 26
#define FPM_FPM_NOT_EMPTY_CFG_R1_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_NOT_EMPTY_CFG_R1_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_NOT_EMPTY_CFG_REG;
#define FPM_FPM_NOT_EMPTY_CFG_REG_OFFSET 0x000000D0

#define FPM_MEM_CTL_R2_FIELD_MASK 0x00000003
#define FPM_MEM_CTL_R2_FIELD_WIDTH 2
#define FPM_MEM_CTL_R2_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MEM_CTL_R2_FIELD;
#endif
#define FPM_MEM_CTL_MEM_ADDR_FIELD_MASK 0x0003FFFC
#define FPM_MEM_CTL_MEM_ADDR_FIELD_WIDTH 16
#define FPM_MEM_CTL_MEM_ADDR_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MEM_CTL_MEM_ADDR_FIELD;
#endif
#define FPM_MEM_CTL_R1_FIELD_MASK 0x0FFC0000
#define FPM_MEM_CTL_R1_FIELD_WIDTH 10
#define FPM_MEM_CTL_R1_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MEM_CTL_R1_FIELD;
#endif
#define FPM_MEM_CTL_MEM_SEL_FIELD_MASK 0x30000000
#define FPM_MEM_CTL_MEM_SEL_FIELD_WIDTH 2
#define FPM_MEM_CTL_MEM_SEL_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MEM_CTL_MEM_SEL_FIELD;
#endif
#define FPM_MEM_CTL_MEM_RD_FIELD_MASK 0x40000000
#define FPM_MEM_CTL_MEM_RD_FIELD_WIDTH 1
#define FPM_MEM_CTL_MEM_RD_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MEM_CTL_MEM_RD_FIELD;
#endif
#define FPM_MEM_CTL_MEM_WR_FIELD_MASK 0x80000000
#define FPM_MEM_CTL_MEM_WR_FIELD_WIDTH 1
#define FPM_MEM_CTL_MEM_WR_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MEM_CTL_MEM_WR_FIELD;
#endif
extern const ru_reg_rec FPM_MEM_CTL_REG;
#define FPM_MEM_CTL_REG_OFFSET 0x00000100

#define FPM_MEM_DATA1_MEM_DATA1_FIELD_MASK 0xFFFFFFFF
#define FPM_MEM_DATA1_MEM_DATA1_FIELD_WIDTH 32
#define FPM_MEM_DATA1_MEM_DATA1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MEM_DATA1_MEM_DATA1_FIELD;
#endif
extern const ru_reg_rec FPM_MEM_DATA1_REG;
#define FPM_MEM_DATA1_REG_OFFSET 0x00000104

#define FPM_MEM_DATA2_MEM_DATA2_FIELD_MASK 0xFFFFFFFF
#define FPM_MEM_DATA2_MEM_DATA2_FIELD_WIDTH 32
#define FPM_MEM_DATA2_MEM_DATA2_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MEM_DATA2_MEM_DATA2_FIELD;
#endif
extern const ru_reg_rec FPM_MEM_DATA2_REG;
#define FPM_MEM_DATA2_REG_OFFSET 0x00000108

#define FPM_SPARE_SPARE_BITS_FIELD_MASK 0xFFFFFFFF
#define FPM_SPARE_SPARE_BITS_FIELD_WIDTH 32
#define FPM_SPARE_SPARE_BITS_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SPARE_SPARE_BITS_FIELD;
#endif
extern const ru_reg_rec FPM_SPARE_REG;
#define FPM_SPARE_REG_OFFSET 0x00000120

#define FPM_TOKEN_RECOVER_CTL_TOKEN_RECOVER_ENA_FIELD_MASK 0x00000001
#define FPM_TOKEN_RECOVER_CTL_TOKEN_RECOVER_ENA_FIELD_WIDTH 1
#define FPM_TOKEN_RECOVER_CTL_TOKEN_RECOVER_ENA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_CTL_TOKEN_RECOVER_ENA_FIELD;
#endif
#define FPM_TOKEN_RECOVER_CTL_SINGLE_PASS_ENA_FIELD_MASK 0x00000002
#define FPM_TOKEN_RECOVER_CTL_SINGLE_PASS_ENA_FIELD_WIDTH 1
#define FPM_TOKEN_RECOVER_CTL_SINGLE_PASS_ENA_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_CTL_SINGLE_PASS_ENA_FIELD;
#endif
#define FPM_TOKEN_RECOVER_CTL_TOKEN_REMARK_ENA_FIELD_MASK 0x00000004
#define FPM_TOKEN_RECOVER_CTL_TOKEN_REMARK_ENA_FIELD_WIDTH 1
#define FPM_TOKEN_RECOVER_CTL_TOKEN_REMARK_ENA_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_CTL_TOKEN_REMARK_ENA_FIELD;
#endif
#define FPM_TOKEN_RECOVER_CTL_TOKEN_RECLAIM_ENA_FIELD_MASK 0x00000008
#define FPM_TOKEN_RECOVER_CTL_TOKEN_RECLAIM_ENA_FIELD_WIDTH 1
#define FPM_TOKEN_RECOVER_CTL_TOKEN_RECLAIM_ENA_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_CTL_TOKEN_RECLAIM_ENA_FIELD;
#endif
#define FPM_TOKEN_RECOVER_CTL_FORCE_TOKEN_RECLAIM_FIELD_MASK 0x00000010
#define FPM_TOKEN_RECOVER_CTL_FORCE_TOKEN_RECLAIM_FIELD_WIDTH 1
#define FPM_TOKEN_RECOVER_CTL_FORCE_TOKEN_RECLAIM_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_CTL_FORCE_TOKEN_RECLAIM_FIELD;
#endif
#define FPM_TOKEN_RECOVER_CTL_CLR_EXPIRED_TOKEN_COUNT_FIELD_MASK 0x00000020
#define FPM_TOKEN_RECOVER_CTL_CLR_EXPIRED_TOKEN_COUNT_FIELD_WIDTH 1
#define FPM_TOKEN_RECOVER_CTL_CLR_EXPIRED_TOKEN_COUNT_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_CTL_CLR_EXPIRED_TOKEN_COUNT_FIELD;
#endif
#define FPM_TOKEN_RECOVER_CTL_CLR_RECOVERED_TOKEN_COUNT_FIELD_MASK 0x00000040
#define FPM_TOKEN_RECOVER_CTL_CLR_RECOVERED_TOKEN_COUNT_FIELD_WIDTH 1
#define FPM_TOKEN_RECOVER_CTL_CLR_RECOVERED_TOKEN_COUNT_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_CTL_CLR_RECOVERED_TOKEN_COUNT_FIELD;
#endif
#define FPM_TOKEN_RECOVER_CTL_R1_FIELD_MASK 0xFFFFFF80
#define FPM_TOKEN_RECOVER_CTL_R1_FIELD_WIDTH 25
#define FPM_TOKEN_RECOVER_CTL_R1_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_CTL_R1_FIELD;
#endif
extern const ru_reg_rec FPM_TOKEN_RECOVER_CTL_REG;
#define FPM_TOKEN_RECOVER_CTL_REG_OFFSET 0x00000130

#define FPM_SHORT_AGING_TIMER_TIMER_FIELD_MASK 0xFFFFFFFF
#define FPM_SHORT_AGING_TIMER_TIMER_FIELD_WIDTH 32
#define FPM_SHORT_AGING_TIMER_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SHORT_AGING_TIMER_TIMER_FIELD;
#endif
extern const ru_reg_rec FPM_SHORT_AGING_TIMER_REG;
#define FPM_SHORT_AGING_TIMER_REG_OFFSET 0x00000134

#define FPM_LONG_AGING_TIMER_TIMER_FIELD_MASK 0xFFFFFFFF
#define FPM_LONG_AGING_TIMER_TIMER_FIELD_WIDTH 32
#define FPM_LONG_AGING_TIMER_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_LONG_AGING_TIMER_TIMER_FIELD;
#endif
extern const ru_reg_rec FPM_LONG_AGING_TIMER_REG;
#define FPM_LONG_AGING_TIMER_REG_OFFSET 0x00000138

#define FPM_CACHE_RECYCLE_TIMER_RECYCLE_TIMER_FIELD_MASK 0x0000FFFF
#define FPM_CACHE_RECYCLE_TIMER_RECYCLE_TIMER_FIELD_WIDTH 16
#define FPM_CACHE_RECYCLE_TIMER_RECYCLE_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_CACHE_RECYCLE_TIMER_RECYCLE_TIMER_FIELD;
#endif
#define FPM_CACHE_RECYCLE_TIMER_R1_FIELD_MASK 0xFFFF0000
#define FPM_CACHE_RECYCLE_TIMER_R1_FIELD_WIDTH 16
#define FPM_CACHE_RECYCLE_TIMER_R1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_CACHE_RECYCLE_TIMER_R1_FIELD;
#endif
extern const ru_reg_rec FPM_CACHE_RECYCLE_TIMER_REG;
#define FPM_CACHE_RECYCLE_TIMER_REG_OFFSET 0x0000013C

#define FPM_EXPIRED_TOKEN_COUNT_POOL1_COUNT_FIELD_MASK 0xFFFFFFFF
#define FPM_EXPIRED_TOKEN_COUNT_POOL1_COUNT_FIELD_WIDTH 32
#define FPM_EXPIRED_TOKEN_COUNT_POOL1_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_EXPIRED_TOKEN_COUNT_POOL1_COUNT_FIELD;
#endif
extern const ru_reg_rec FPM_EXPIRED_TOKEN_COUNT_POOL1_REG;
#define FPM_EXPIRED_TOKEN_COUNT_POOL1_REG_OFFSET 0x00000140

#define FPM_RECOVERED_TOKEN_COUNT_POOL1_COUNT_FIELD_MASK 0xFFFFFFFF
#define FPM_RECOVERED_TOKEN_COUNT_POOL1_COUNT_FIELD_WIDTH 32
#define FPM_RECOVERED_TOKEN_COUNT_POOL1_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_RECOVERED_TOKEN_COUNT_POOL1_COUNT_FIELD;
#endif
extern const ru_reg_rec FPM_RECOVERED_TOKEN_COUNT_POOL1_REG;
#define FPM_RECOVERED_TOKEN_COUNT_POOL1_REG_OFFSET 0x00000144

#define FPM_EXPIRED_TOKEN_COUNT_POOL2_COUNT_FIELD_MASK 0xFFFFFFFF
#define FPM_EXPIRED_TOKEN_COUNT_POOL2_COUNT_FIELD_WIDTH 32
#define FPM_EXPIRED_TOKEN_COUNT_POOL2_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_EXPIRED_TOKEN_COUNT_POOL2_COUNT_FIELD;
#endif
extern const ru_reg_rec FPM_EXPIRED_TOKEN_COUNT_POOL2_REG;
#define FPM_EXPIRED_TOKEN_COUNT_POOL2_REG_OFFSET 0x00000148

#define FPM_RECOVERED_TOKEN_COUNT_POOL2_COUNT_FIELD_MASK 0xFFFFFFFF
#define FPM_RECOVERED_TOKEN_COUNT_POOL2_COUNT_FIELD_WIDTH 32
#define FPM_RECOVERED_TOKEN_COUNT_POOL2_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_RECOVERED_TOKEN_COUNT_POOL2_COUNT_FIELD;
#endif
extern const ru_reg_rec FPM_RECOVERED_TOKEN_COUNT_POOL2_REG;
#define FPM_RECOVERED_TOKEN_COUNT_POOL2_REG_OFFSET 0x0000014C

#define FPM_TOKEN_RECOVER_START_END_POOL1_END_INDEX_FIELD_MASK 0x0000FFFF
#define FPM_TOKEN_RECOVER_START_END_POOL1_END_INDEX_FIELD_WIDTH 16
#define FPM_TOKEN_RECOVER_START_END_POOL1_END_INDEX_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_START_END_POOL1_END_INDEX_FIELD;
#endif
#define FPM_TOKEN_RECOVER_START_END_POOL1_START_INDEX_FIELD_MASK 0xFFFF0000
#define FPM_TOKEN_RECOVER_START_END_POOL1_START_INDEX_FIELD_WIDTH 16
#define FPM_TOKEN_RECOVER_START_END_POOL1_START_INDEX_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_START_END_POOL1_START_INDEX_FIELD;
#endif
extern const ru_reg_rec FPM_TOKEN_RECOVER_START_END_POOL1_REG;
#define FPM_TOKEN_RECOVER_START_END_POOL1_REG_OFFSET 0x00000150

#define FPM_TOKEN_RECOVER_START_END_POOL2_END_INDEX_FIELD_MASK 0x0000FFFF
#define FPM_TOKEN_RECOVER_START_END_POOL2_END_INDEX_FIELD_WIDTH 16
#define FPM_TOKEN_RECOVER_START_END_POOL2_END_INDEX_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_START_END_POOL2_END_INDEX_FIELD;
#endif
#define FPM_TOKEN_RECOVER_START_END_POOL2_START_INDEX_FIELD_MASK 0xFFFF0000
#define FPM_TOKEN_RECOVER_START_END_POOL2_START_INDEX_FIELD_WIDTH 16
#define FPM_TOKEN_RECOVER_START_END_POOL2_START_INDEX_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_TOKEN_RECOVER_START_END_POOL2_START_INDEX_FIELD;
#endif
extern const ru_reg_rec FPM_TOKEN_RECOVER_START_END_POOL2_REG;
#define FPM_TOKEN_RECOVER_START_END_POOL2_REG_OFFSET 0x00000154

#define FPM_PRBS_INVALID_GEN_MASK_FIELD_MASK 0x7FFFFFFF
#define FPM_PRBS_INVALID_GEN_MASK_FIELD_WIDTH 31
#define FPM_PRBS_INVALID_GEN_MASK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_PRBS_INVALID_GEN_MASK_FIELD;
#endif
#define FPM_PRBS_INVALID_GEN_ENABLE_FIELD_MASK 0x80000000
#define FPM_PRBS_INVALID_GEN_ENABLE_FIELD_WIDTH 1
#define FPM_PRBS_INVALID_GEN_ENABLE_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_PRBS_INVALID_GEN_ENABLE_FIELD;
#endif
extern const ru_reg_rec FPM_PRBS_INVALID_GEN_REG;
#define FPM_PRBS_INVALID_GEN_REG_OFFSET 0x00000158

#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_MASK 0x00000FFF
#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_WIDTH 12
#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_ALLOC_DEALLOC_TOKEN_SIZE_FIELD;
#endif
#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_ALLOC_DEALLOC_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL1_ALLOC_DEALLOC_DDR_FIELD_MASK 0x40000000
#define FPM_POOL1_ALLOC_DEALLOC_DDR_FIELD_WIDTH 1
#define FPM_POOL1_ALLOC_DEALLOC_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_ALLOC_DEALLOC_DDR_FIELD;
#endif
#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL1_ALLOC_DEALLOC_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_ALLOC_DEALLOC_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_ALLOC_DEALLOC_REG;
#define FPM_POOL1_ALLOC_DEALLOC_REG_OFFSET 0x00000200

#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_MASK 0x00000FFF
#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_WIDTH 12
#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_ALLOC_DEALLOC_TOKEN_SIZE_FIELD;
#endif
#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_ALLOC_DEALLOC_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL2_ALLOC_DEALLOC_DDR_FIELD_MASK 0x40000000
#define FPM_POOL2_ALLOC_DEALLOC_DDR_FIELD_WIDTH 1
#define FPM_POOL2_ALLOC_DEALLOC_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_ALLOC_DEALLOC_DDR_FIELD;
#endif
#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL2_ALLOC_DEALLOC_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_ALLOC_DEALLOC_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_ALLOC_DEALLOC_REG;
#define FPM_POOL2_ALLOC_DEALLOC_REG_OFFSET 0x00000208

#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_MASK 0x00000FFF
#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_WIDTH 12
#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_ALLOC_DEALLOC_TOKEN_SIZE_FIELD;
#endif
#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_ALLOC_DEALLOC_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL3_ALLOC_DEALLOC_DDR_FIELD_MASK 0x40000000
#define FPM_POOL3_ALLOC_DEALLOC_DDR_FIELD_WIDTH 1
#define FPM_POOL3_ALLOC_DEALLOC_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_ALLOC_DEALLOC_DDR_FIELD;
#endif
#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL3_ALLOC_DEALLOC_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_ALLOC_DEALLOC_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_ALLOC_DEALLOC_REG;
#define FPM_POOL3_ALLOC_DEALLOC_REG_OFFSET 0x00000210

#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_MASK 0x00000FFF
#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_WIDTH 12
#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL4_ALLOC_DEALLOC_TOKEN_SIZE_FIELD;
#endif
#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL4_ALLOC_DEALLOC_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL4_ALLOC_DEALLOC_DDR_FIELD_MASK 0x40000000
#define FPM_POOL4_ALLOC_DEALLOC_DDR_FIELD_WIDTH 1
#define FPM_POOL4_ALLOC_DEALLOC_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL4_ALLOC_DEALLOC_DDR_FIELD;
#endif
#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL4_ALLOC_DEALLOC_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL4_ALLOC_DEALLOC_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL4_ALLOC_DEALLOC_REG;
#define FPM_POOL4_ALLOC_DEALLOC_REG_OFFSET 0x00000218

#define FPM_POOL_MULTI_TOKEN_MULTI_FIELD_MASK 0x0000007F
#define FPM_POOL_MULTI_TOKEN_MULTI_FIELD_WIDTH 7
#define FPM_POOL_MULTI_TOKEN_MULTI_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_TOKEN_MULTI_FIELD;
#endif
#define FPM_POOL_MULTI_R2_FIELD_MASK 0x00000780
#define FPM_POOL_MULTI_R2_FIELD_WIDTH 4
#define FPM_POOL_MULTI_R2_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_R2_FIELD;
#endif
#define FPM_POOL_MULTI_UPDATE_TYPE_FIELD_MASK 0x00000800
#define FPM_POOL_MULTI_UPDATE_TYPE_FIELD_WIDTH 1
#define FPM_POOL_MULTI_UPDATE_TYPE_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_UPDATE_TYPE_FIELD;
#endif
#define FPM_POOL_MULTI_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL_MULTI_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL_MULTI_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL_MULTI_DDR_FIELD_MASK 0x40000000
#define FPM_POOL_MULTI_DDR_FIELD_WIDTH 1
#define FPM_POOL_MULTI_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_DDR_FIELD;
#endif
#define FPM_POOL_MULTI_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL_MULTI_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL_MULTI_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL_MULTI_REG;
#define FPM_POOL_MULTI_REG_OFFSET 0x00000224

#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_MASK 0x00000FFF
#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_WIDTH 12
#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD;
#endif
#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL1_ALLOC_DEALLOC_1_DDR_FIELD_MASK 0x40000000
#define FPM_POOL1_ALLOC_DEALLOC_1_DDR_FIELD_WIDTH 1
#define FPM_POOL1_ALLOC_DEALLOC_1_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_ALLOC_DEALLOC_1_DDR_FIELD;
#endif
#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL1_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL1_ALLOC_DEALLOC_1_REG;
#define FPM_POOL1_ALLOC_DEALLOC_1_REG_OFFSET 0x00000400

#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_MASK 0x00000FFF
#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_WIDTH 12
#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD;
#endif
#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL2_ALLOC_DEALLOC_1_DDR_FIELD_MASK 0x40000000
#define FPM_POOL2_ALLOC_DEALLOC_1_DDR_FIELD_WIDTH 1
#define FPM_POOL2_ALLOC_DEALLOC_1_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_ALLOC_DEALLOC_1_DDR_FIELD;
#endif
#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL2_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL2_ALLOC_DEALLOC_1_REG;
#define FPM_POOL2_ALLOC_DEALLOC_1_REG_OFFSET 0x00000408

#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_MASK 0x00000FFF
#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_WIDTH 12
#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD;
#endif
#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL3_ALLOC_DEALLOC_1_DDR_FIELD_MASK 0x40000000
#define FPM_POOL3_ALLOC_DEALLOC_1_DDR_FIELD_WIDTH 1
#define FPM_POOL3_ALLOC_DEALLOC_1_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_ALLOC_DEALLOC_1_DDR_FIELD;
#endif
#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL3_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL3_ALLOC_DEALLOC_1_REG;
#define FPM_POOL3_ALLOC_DEALLOC_1_REG_OFFSET 0x00000410

#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_MASK 0x00000FFF
#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_WIDTH 12
#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_SIZE_FIELD;
#endif
#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL4_ALLOC_DEALLOC_1_DDR_FIELD_MASK 0x40000000
#define FPM_POOL4_ALLOC_DEALLOC_1_DDR_FIELD_WIDTH 1
#define FPM_POOL4_ALLOC_DEALLOC_1_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL4_ALLOC_DEALLOC_1_DDR_FIELD;
#endif
#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL4_ALLOC_DEALLOC_1_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL4_ALLOC_DEALLOC_1_REG;
#define FPM_POOL4_ALLOC_DEALLOC_1_REG_OFFSET 0x00000418

#define FPM_POOL_MULTI_1_TOKEN_MULTI_FIELD_MASK 0x0000007F
#define FPM_POOL_MULTI_1_TOKEN_MULTI_FIELD_WIDTH 7
#define FPM_POOL_MULTI_1_TOKEN_MULTI_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_1_TOKEN_MULTI_FIELD;
#endif
#define FPM_POOL_MULTI_1_R2_FIELD_MASK 0x00000780
#define FPM_POOL_MULTI_1_R2_FIELD_WIDTH 4
#define FPM_POOL_MULTI_1_R2_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_1_R2_FIELD;
#endif
#define FPM_POOL_MULTI_1_UPDATE_TYPE_FIELD_MASK 0x00000800
#define FPM_POOL_MULTI_1_UPDATE_TYPE_FIELD_WIDTH 1
#define FPM_POOL_MULTI_1_UPDATE_TYPE_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_1_UPDATE_TYPE_FIELD;
#endif
#define FPM_POOL_MULTI_1_TOKEN_INDEX_FIELD_MASK 0x3FFFF000
#define FPM_POOL_MULTI_1_TOKEN_INDEX_FIELD_WIDTH 18
#define FPM_POOL_MULTI_1_TOKEN_INDEX_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_1_TOKEN_INDEX_FIELD;
#endif
#define FPM_POOL_MULTI_1_DDR_FIELD_MASK 0x40000000
#define FPM_POOL_MULTI_1_DDR_FIELD_WIDTH 1
#define FPM_POOL_MULTI_1_DDR_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_1_DDR_FIELD;
#endif
#define FPM_POOL_MULTI_1_TOKEN_VALID_FIELD_MASK 0x80000000
#define FPM_POOL_MULTI_1_TOKEN_VALID_FIELD_WIDTH 1
#define FPM_POOL_MULTI_1_TOKEN_VALID_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_POOL_MULTI_1_TOKEN_VALID_FIELD;
#endif
extern const ru_reg_rec FPM_POOL_MULTI_1_REG;
#define FPM_POOL_MULTI_1_REG_OFFSET 0x00000424

#define FPM_SEARCH_DATA_0_SEARCHDATA0_FIELD_MASK 0x00000007
#define FPM_SEARCH_DATA_0_SEARCHDATA0_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA0_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA1_FIELD_MASK 0x00000038
#define FPM_SEARCH_DATA_0_SEARCHDATA1_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA1_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA1_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA2_FIELD_MASK 0x000001C0
#define FPM_SEARCH_DATA_0_SEARCHDATA2_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA2_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA2_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA3_FIELD_MASK 0x00000E00
#define FPM_SEARCH_DATA_0_SEARCHDATA3_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA3_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA3_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA4_FIELD_MASK 0x00007000
#define FPM_SEARCH_DATA_0_SEARCHDATA4_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA4_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA4_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA5_FIELD_MASK 0x00038000
#define FPM_SEARCH_DATA_0_SEARCHDATA5_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA5_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA5_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA6_FIELD_MASK 0x001C0000
#define FPM_SEARCH_DATA_0_SEARCHDATA6_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA6_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA6_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA7_FIELD_MASK 0x00E00000
#define FPM_SEARCH_DATA_0_SEARCHDATA7_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA7_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA7_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA8_FIELD_MASK 0x07000000
#define FPM_SEARCH_DATA_0_SEARCHDATA8_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA8_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA8_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA9_FIELD_MASK 0x38000000
#define FPM_SEARCH_DATA_0_SEARCHDATA9_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_0_SEARCHDATA9_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA9_FIELD;
#endif
#define FPM_SEARCH_DATA_0_SEARCHDATA10_L_FIELD_MASK 0xC0000000
#define FPM_SEARCH_DATA_0_SEARCHDATA10_L_FIELD_WIDTH 2
#define FPM_SEARCH_DATA_0_SEARCHDATA10_L_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_0_SEARCHDATA10_L_FIELD;
#endif
extern const ru_reg_rec FPM_SEARCH_DATA_0_REG;
#define FPM_SEARCH_DATA_0_REG_OFFSET 0x00010000
#define FPM_SEARCH_DATA_0_REG_RAM_CNT 273

#define FPM_SEARCH_DATA_1_SEARCHDATA10_M_FIELD_MASK 0x00000001
#define FPM_SEARCH_DATA_1_SEARCHDATA10_M_FIELD_WIDTH 1
#define FPM_SEARCH_DATA_1_SEARCHDATA10_M_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_1_SEARCHDATA10_M_FIELD;
#endif
#define FPM_SEARCH_DATA_1_SEARCHDATA11_FIELD_MASK 0x0000000E
#define FPM_SEARCH_DATA_1_SEARCHDATA11_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_1_SEARCHDATA11_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_1_SEARCHDATA11_FIELD;
#endif
#define FPM_SEARCH_DATA_1_SEARCHDATA12_FIELD_MASK 0x00000070
#define FPM_SEARCH_DATA_1_SEARCHDATA12_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_1_SEARCHDATA12_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_1_SEARCHDATA12_FIELD;
#endif
#define FPM_SEARCH_DATA_1_SEARCHDATA13_FIELD_MASK 0x00000380
#define FPM_SEARCH_DATA_1_SEARCHDATA13_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_1_SEARCHDATA13_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_1_SEARCHDATA13_FIELD;
#endif
#define FPM_SEARCH_DATA_1_SEARCHDATA14_FIELD_MASK 0x00001C00
#define FPM_SEARCH_DATA_1_SEARCHDATA14_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_1_SEARCHDATA14_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_1_SEARCHDATA14_FIELD;
#endif
#define FPM_SEARCH_DATA_1_SEARCHDATA15_FIELD_MASK 0x0000E000
#define FPM_SEARCH_DATA_1_SEARCHDATA15_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_1_SEARCHDATA15_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_1_SEARCHDATA15_FIELD;
#endif
#define FPM_SEARCH_DATA_1_R1_FIELD_MASK 0xFFFF0000
#define FPM_SEARCH_DATA_1_R1_FIELD_WIDTH 16
#define FPM_SEARCH_DATA_1_R1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_1_R1_FIELD;
#endif
extern const ru_reg_rec FPM_SEARCH_DATA_1_REG;
#define FPM_SEARCH_DATA_1_REG_OFFSET 0x00010004
#define FPM_SEARCH_DATA_1_REG_RAM_CNT 273

#define FPM_SEARCH_DATA_2_SEARCHDATA0_FIELD_MASK 0x00000007
#define FPM_SEARCH_DATA_2_SEARCHDATA0_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA0_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA1_FIELD_MASK 0x00000038
#define FPM_SEARCH_DATA_2_SEARCHDATA1_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA1_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA1_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA2_FIELD_MASK 0x000001C0
#define FPM_SEARCH_DATA_2_SEARCHDATA2_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA2_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA2_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA3_FIELD_MASK 0x00000E00
#define FPM_SEARCH_DATA_2_SEARCHDATA3_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA3_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA3_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA4_FIELD_MASK 0x00007000
#define FPM_SEARCH_DATA_2_SEARCHDATA4_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA4_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA4_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA5_FIELD_MASK 0x00038000
#define FPM_SEARCH_DATA_2_SEARCHDATA5_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA5_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA5_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA6_FIELD_MASK 0x001C0000
#define FPM_SEARCH_DATA_2_SEARCHDATA6_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA6_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA6_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA7_FIELD_MASK 0x00E00000
#define FPM_SEARCH_DATA_2_SEARCHDATA7_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA7_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA7_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA8_FIELD_MASK 0x07000000
#define FPM_SEARCH_DATA_2_SEARCHDATA8_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA8_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA8_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA9_FIELD_MASK 0x38000000
#define FPM_SEARCH_DATA_2_SEARCHDATA9_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_2_SEARCHDATA9_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA9_FIELD;
#endif
#define FPM_SEARCH_DATA_2_SEARCHDATA10_L_FIELD_MASK 0xC0000000
#define FPM_SEARCH_DATA_2_SEARCHDATA10_L_FIELD_WIDTH 2
#define FPM_SEARCH_DATA_2_SEARCHDATA10_L_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_2_SEARCHDATA10_L_FIELD;
#endif
extern const ru_reg_rec FPM_SEARCH_DATA_2_REG;
#define FPM_SEARCH_DATA_2_REG_OFFSET 0x00010008
#define FPM_SEARCH_DATA_2_REG_RAM_CNT 273

#define FPM_SEARCH_DATA_3_SEARCHDATA10_M_FIELD_MASK 0x00000001
#define FPM_SEARCH_DATA_3_SEARCHDATA10_M_FIELD_WIDTH 1
#define FPM_SEARCH_DATA_3_SEARCHDATA10_M_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_3_SEARCHDATA10_M_FIELD;
#endif
#define FPM_SEARCH_DATA_3_SEARCHDATA11_FIELD_MASK 0x0000000E
#define FPM_SEARCH_DATA_3_SEARCHDATA11_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_3_SEARCHDATA11_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_3_SEARCHDATA11_FIELD;
#endif
#define FPM_SEARCH_DATA_3_SEARCHDATA12_FIELD_MASK 0x00000070
#define FPM_SEARCH_DATA_3_SEARCHDATA12_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_3_SEARCHDATA12_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_3_SEARCHDATA12_FIELD;
#endif
#define FPM_SEARCH_DATA_3_SEARCHDATA13_FIELD_MASK 0x00000380
#define FPM_SEARCH_DATA_3_SEARCHDATA13_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_3_SEARCHDATA13_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_3_SEARCHDATA13_FIELD;
#endif
#define FPM_SEARCH_DATA_3_SEARCHDATA14_FIELD_MASK 0x00001C00
#define FPM_SEARCH_DATA_3_SEARCHDATA14_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_3_SEARCHDATA14_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_3_SEARCHDATA14_FIELD;
#endif
#define FPM_SEARCH_DATA_3_SEARCHDATA15_FIELD_MASK 0x0000E000
#define FPM_SEARCH_DATA_3_SEARCHDATA15_FIELD_WIDTH 3
#define FPM_SEARCH_DATA_3_SEARCHDATA15_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_3_SEARCHDATA15_FIELD;
#endif
#define FPM_SEARCH_DATA_3_R1_FIELD_MASK 0xFFFF0000
#define FPM_SEARCH_DATA_3_R1_FIELD_WIDTH 16
#define FPM_SEARCH_DATA_3_R1_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_SEARCH_DATA_3_R1_FIELD;
#endif
extern const ru_reg_rec FPM_SEARCH_DATA_3_REG;
#define FPM_SEARCH_DATA_3_REG_OFFSET 0x0001000C
#define FPM_SEARCH_DATA_3_REG_RAM_CNT 273

#define FPM_MULTICAST_DATA_MULTICAST_FIELD_MASK 0xFFFFFFFF
#define FPM_MULTICAST_DATA_MULTICAST_FIELD_WIDTH 32
#define FPM_MULTICAST_DATA_MULTICAST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_MULTICAST_DATA_MULTICAST_FIELD;
#endif
extern const ru_reg_rec FPM_MULTICAST_DATA_REG;
#define FPM_MULTICAST_DATA_REG_OFFSET 0x00040000
#define FPM_MULTICAST_DATA_REG_RAM_CNT 8192

#define FPM_COMPUTE_POOL_DATA_POOLID_FIELD_MASK 0x000000FF
#define FPM_COMPUTE_POOL_DATA_POOLID_FIELD_WIDTH 8
#define FPM_COMPUTE_POOL_DATA_POOLID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_COMPUTE_POOL_DATA_POOLID_FIELD;
#endif
extern const ru_reg_rec FPM_COMPUTE_POOL_DATA_REG;
#define FPM_COMPUTE_POOL_DATA_REG_OFFSET 0x000A0000
#define FPM_COMPUTE_POOL_DATA_REG_RAM_CNT 16384

#define FPM_FPM_BB_FORCE_FORCE_FIELD_MASK 0x00000001
#define FPM_FPM_BB_FORCE_FORCE_FIELD_WIDTH 1
#define FPM_FPM_BB_FORCE_FORCE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_FORCE_FORCE_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_FORCE_REG;
#define FPM_FPM_BB_FORCE_REG_OFFSET 0x000E0000

#define FPM_FPM_BB_FORCED_CTRL_CTRL_FIELD_MASK 0x00000FFF
#define FPM_FPM_BB_FORCED_CTRL_CTRL_FIELD_WIDTH 12
#define FPM_FPM_BB_FORCED_CTRL_CTRL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_FORCED_CTRL_CTRL_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_FORCED_CTRL_REG;
#define FPM_FPM_BB_FORCED_CTRL_REG_OFFSET 0x000E0004

#define FPM_FPM_BB_FORCED_ADDR_TA_ADDR_FIELD_MASK 0x0000FFFF
#define FPM_FPM_BB_FORCED_ADDR_TA_ADDR_FIELD_WIDTH 16
#define FPM_FPM_BB_FORCED_ADDR_TA_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_FORCED_ADDR_TA_ADDR_FIELD;
#endif
#define FPM_FPM_BB_FORCED_ADDR_DEST_ADDR_FIELD_MASK 0x003F0000
#define FPM_FPM_BB_FORCED_ADDR_DEST_ADDR_FIELD_WIDTH 6
#define FPM_FPM_BB_FORCED_ADDR_DEST_ADDR_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_FORCED_ADDR_DEST_ADDR_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_FORCED_ADDR_REG;
#define FPM_FPM_BB_FORCED_ADDR_REG_OFFSET 0x000E0008

#define FPM_FPM_BB_FORCED_DATA_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPM_BB_FORCED_DATA_DATA_FIELD_WIDTH 32
#define FPM_FPM_BB_FORCED_DATA_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_FORCED_DATA_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_FORCED_DATA_REG;
#define FPM_FPM_BB_FORCED_DATA_REG_OFFSET 0x000E000C

#define FPM_FPM_BB_DECODE_CFG_DEST_ID_FIELD_MASK 0x0000003F
#define FPM_FPM_BB_DECODE_CFG_DEST_ID_FIELD_WIDTH 6
#define FPM_FPM_BB_DECODE_CFG_DEST_ID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DECODE_CFG_DEST_ID_FIELD;
#endif
#define FPM_FPM_BB_DECODE_CFG_OVERRIDE_EN_FIELD_MASK 0x00000040
#define FPM_FPM_BB_DECODE_CFG_OVERRIDE_EN_FIELD_WIDTH 1
#define FPM_FPM_BB_DECODE_CFG_OVERRIDE_EN_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DECODE_CFG_OVERRIDE_EN_FIELD;
#endif
#define FPM_FPM_BB_DECODE_CFG_ROUTE_ADDR_FIELD_MASK 0x0001FF80
#define FPM_FPM_BB_DECODE_CFG_ROUTE_ADDR_FIELD_WIDTH 10
#define FPM_FPM_BB_DECODE_CFG_ROUTE_ADDR_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DECODE_CFG_ROUTE_ADDR_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DECODE_CFG_REG;
#define FPM_FPM_BB_DECODE_CFG_REG_OFFSET 0x000E0010

#define FPM_FPM_BB_DBG_CFG_RXFIFO_SW_ADDR_FIELD_MASK 0x0000000F
#define FPM_FPM_BB_DBG_CFG_RXFIFO_SW_ADDR_FIELD_WIDTH 4
#define FPM_FPM_BB_DBG_CFG_RXFIFO_SW_ADDR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_CFG_RXFIFO_SW_ADDR_FIELD;
#endif
#define FPM_FPM_BB_DBG_CFG_TXFIFO_SW_ADDR_FIELD_MASK 0x000000F0
#define FPM_FPM_BB_DBG_CFG_TXFIFO_SW_ADDR_FIELD_WIDTH 4
#define FPM_FPM_BB_DBG_CFG_TXFIFO_SW_ADDR_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_CFG_TXFIFO_SW_ADDR_FIELD;
#endif
#define FPM_FPM_BB_DBG_CFG_RXFIFO_SW_RST_FIELD_MASK 0x00000100
#define FPM_FPM_BB_DBG_CFG_RXFIFO_SW_RST_FIELD_WIDTH 1
#define FPM_FPM_BB_DBG_CFG_RXFIFO_SW_RST_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_CFG_RXFIFO_SW_RST_FIELD;
#endif
#define FPM_FPM_BB_DBG_CFG_TXFIFO_SW_RST_FIELD_MASK 0x00000200
#define FPM_FPM_BB_DBG_CFG_TXFIFO_SW_RST_FIELD_WIDTH 1
#define FPM_FPM_BB_DBG_CFG_TXFIFO_SW_RST_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_CFG_TXFIFO_SW_RST_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DBG_CFG_REG;
#define FPM_FPM_BB_DBG_CFG_REG_OFFSET 0x000E0014

#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_EMPTY_FIELD_MASK 0x00000001
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_EMPTY_FIELD_WIDTH 1
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_EMPTY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_EMPTY_FIELD;
#endif
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_FULL_FIELD_MASK 0x00000002
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_FULL_FIELD_WIDTH 1
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_FULL_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_FULL_FIELD;
#endif
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_USED_WORDS_FIELD_MASK 0x00001F00
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_USED_WORDS_FIELD_WIDTH 5
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_USED_WORDS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_USED_WORDS_FIELD;
#endif
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_RD_CNTR_FIELD_MASK 0x001F0000
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_RD_CNTR_FIELD_WIDTH 5
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_RD_CNTR_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_RD_CNTR_FIELD;
#endif
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_WR_CNTR_FIELD_MASK 0x1F000000
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_WR_CNTR_FIELD_WIDTH 5
#define FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_WR_CNTR_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_RXFIFO_STS_FIFO_WR_CNTR_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DBG_RXFIFO_STS_REG;
#define FPM_FPM_BB_DBG_RXFIFO_STS_REG_OFFSET 0x000E0018

#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_EMPTY_FIELD_MASK 0x00000001
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_EMPTY_FIELD_WIDTH 1
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_EMPTY_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_EMPTY_FIELD;
#endif
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_FULL_FIELD_MASK 0x00000002
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_FULL_FIELD_WIDTH 1
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_FULL_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_FULL_FIELD;
#endif
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_USED_WORDS_FIELD_MASK 0x00001F00
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_USED_WORDS_FIELD_WIDTH 5
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_USED_WORDS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_USED_WORDS_FIELD;
#endif
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_RD_CNTR_FIELD_MASK 0x001F0000
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_RD_CNTR_FIELD_WIDTH 5
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_RD_CNTR_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_RD_CNTR_FIELD;
#endif
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_WR_CNTR_FIELD_MASK 0x1F000000
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_WR_CNTR_FIELD_WIDTH 5
#define FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_WR_CNTR_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_TXFIFO_STS_FIFO_WR_CNTR_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DBG_TXFIFO_STS_REG;
#define FPM_FPM_BB_DBG_TXFIFO_STS_REG_OFFSET 0x000E001C

#define FPM_FPM_BB_DBG_RXFIFO_DATA1_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPM_BB_DBG_RXFIFO_DATA1_DATA_FIELD_WIDTH 32
#define FPM_FPM_BB_DBG_RXFIFO_DATA1_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_RXFIFO_DATA1_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DBG_RXFIFO_DATA1_REG;
#define FPM_FPM_BB_DBG_RXFIFO_DATA1_REG_OFFSET 0x000E0020

#define FPM_FPM_BB_DBG_RXFIFO_DATA2_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPM_BB_DBG_RXFIFO_DATA2_DATA_FIELD_WIDTH 32
#define FPM_FPM_BB_DBG_RXFIFO_DATA2_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_RXFIFO_DATA2_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DBG_RXFIFO_DATA2_REG;
#define FPM_FPM_BB_DBG_RXFIFO_DATA2_REG_OFFSET 0x000E0024

#define FPM_FPM_BB_DBG_TXFIFO_DATA1_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPM_BB_DBG_TXFIFO_DATA1_DATA_FIELD_WIDTH 32
#define FPM_FPM_BB_DBG_TXFIFO_DATA1_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_TXFIFO_DATA1_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DBG_TXFIFO_DATA1_REG;
#define FPM_FPM_BB_DBG_TXFIFO_DATA1_REG_OFFSET 0x000E0028

#define FPM_FPM_BB_DBG_TXFIFO_DATA2_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPM_BB_DBG_TXFIFO_DATA2_DATA_FIELD_WIDTH 32
#define FPM_FPM_BB_DBG_TXFIFO_DATA2_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_TXFIFO_DATA2_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DBG_TXFIFO_DATA2_REG;
#define FPM_FPM_BB_DBG_TXFIFO_DATA2_REG_OFFSET 0x000E002C

#define FPM_FPM_BB_DBG_TXFIFO_DATA3_DATA_FIELD_MASK 0xFFFFFFFF
#define FPM_FPM_BB_DBG_TXFIFO_DATA3_DATA_FIELD_WIDTH 32
#define FPM_FPM_BB_DBG_TXFIFO_DATA3_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_DBG_TXFIFO_DATA3_DATA_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_DBG_TXFIFO_DATA3_REG;
#define FPM_FPM_BB_DBG_TXFIFO_DATA3_REG_OFFSET 0x000E0030

#define FPM_FPM_BB_MISC_OLD_TASK_NUM_FIELD_MASK 0x00000001
#define FPM_FPM_BB_MISC_OLD_TASK_NUM_FIELD_WIDTH 1
#define FPM_FPM_BB_MISC_OLD_TASK_NUM_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_MISC_OLD_TASK_NUM_FIELD;
#endif
#define FPM_FPM_BB_MISC_ALC_FRE_ARB_RR_FIELD_MASK 0x00000002
#define FPM_FPM_BB_MISC_ALC_FRE_ARB_RR_FIELD_WIDTH 1
#define FPM_FPM_BB_MISC_ALC_FRE_ARB_RR_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_MISC_ALC_FRE_ARB_RR_FIELD;
#endif
#define FPM_FPM_BB_MISC_ALC_FST_ACK_FIELD_MASK 0x00000004
#define FPM_FPM_BB_MISC_ALC_FST_ACK_FIELD_WIDTH 1
#define FPM_FPM_BB_MISC_ALC_FST_ACK_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_MISC_ALC_FST_ACK_FIELD;
#endif
#define FPM_FPM_BB_MISC_POOL_0_SIZE_FIELD_MASK 0x00000300
#define FPM_FPM_BB_MISC_POOL_0_SIZE_FIELD_WIDTH 2
#define FPM_FPM_BB_MISC_POOL_0_SIZE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_MISC_POOL_0_SIZE_FIELD;
#endif
#define FPM_FPM_BB_MISC_POOL_1_SIZE_FIELD_MASK 0x00000C00
#define FPM_FPM_BB_MISC_POOL_1_SIZE_FIELD_WIDTH 2
#define FPM_FPM_BB_MISC_POOL_1_SIZE_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_MISC_POOL_1_SIZE_FIELD;
#endif
#define FPM_FPM_BB_MISC_POOLX_EN_FIELD_MASK 0x0000F000
#define FPM_FPM_BB_MISC_POOLX_EN_FIELD_WIDTH 4
#define FPM_FPM_BB_MISC_POOLX_EN_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_FPM_BB_MISC_POOLX_EN_FIELD;
#endif
extern const ru_reg_rec FPM_FPM_BB_MISC_REG;
#define FPM_FPM_BB_MISC_REG_OFFSET 0x000E0034

#define FPM_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_MASK 0x00000001
#define FPM_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_WIDTH 1
#define FPM_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_CLK_GATE_CNTRL_BYPASS_CLK_GATE_FIELD;
#endif
#define FPM_CLK_GATE_CNTRL_TIMER_VAL_FIELD_MASK 0x0000FF00
#define FPM_CLK_GATE_CNTRL_TIMER_VAL_FIELD_WIDTH 8
#define FPM_CLK_GATE_CNTRL_TIMER_VAL_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_CLK_GATE_CNTRL_TIMER_VAL_FIELD;
#endif
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_MASK 0x00010000
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_WIDTH 1
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_CLK_GATE_CNTRL_KEEP_ALIVE_EN_FIELD;
#endif
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_MASK 0x00700000
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_WIDTH 3
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_CLK_GATE_CNTRL_KEEP_ALIVE_INTRVL_FIELD;
#endif
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_MASK 0xFF000000
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_WIDTH 8
#define FPM_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec FPM_CLK_GATE_CNTRL_KEEP_ALIVE_CYC_FIELD;
#endif
extern const ru_reg_rec FPM_CLK_GATE_CNTRL_REG;
#define FPM_CLK_GATE_CNTRL_REG_OFFSET 0x000E0038

extern const ru_block_rec FPM_BLOCK;

#endif
