DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I_rxFifo"
duLibraryName "memory"
duName "FIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "rxFifoDepth"
)
]
mwi 0
uid 3152,0
)
(Instance
name "I_txFifo"
duLibraryName "memory"
duName "FIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "txFifoDepth"
)
]
mwi 0
uid 3193,0
)
(Instance
name "I_trsm"
duLibraryName "I2C"
duName "i2cTransmitter"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
]
mwi 0
uid 3263,0
)
(Instance
name "I_rcv"
duLibraryName "I2C"
duName "i2cReceiver"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
mwi 0
uid 3337,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hds/i2c@f@i@f@o/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hds/i2c@f@i@f@o/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hds/i2c@f@i@f@o"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hds/i2cFIFO"
)
(vvPair
variable "date"
value "08/28/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "i2cFIFO"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "08/28/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:36:59"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "I2C"
)
(vvPair
variable "library_downstream_Concatenation"
value "U:/ELN_Board/Synthesis"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\ELN_Board\\Synthesis"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../Demo/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/I2C/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\ELN_Board\\Synthesis"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "i2cFIFO"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hds/i2c@f@i@f@o/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C/hds/i2cFIFO/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\BoardTester\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:36:59"
)
(vvPair
variable "unit"
value "i2cFIFO"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,65000,77000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,65000,77000,66000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,61000,81000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,61000,80800,62000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,63000,77000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,63000,76400,64000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,63000,60000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,63000,59800,64000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,62000,97000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,62200,90400,63200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,61000,97000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,61000,96800,62000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,61000,77000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "62000,61500,71000,62500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,64000,60000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,64000,59200,65000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,65000,60000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,65000,59800,66000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,64000,77000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,64000,71600,65000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "56000,61000,97000,66000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 53,0
shape (CompositeShape
uid 54,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 55,0
sl 0
ro 270
xt "4000,17625,5500,18375"
)
(Line
uid 56,0
sl 0
ro 270
xt "5500,18000,6000,18000"
pts [
"5500,18000"
"6000,18000"
]
)
]
)
tg (WTG
uid 57,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-800,17300,3000,18700"
st "clock"
ju 2
blo "3000,18500"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 65,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 66,0
va (VaSet
font "courier,8,0"
)
xt "2000,50600,14500,51500"
st "clock       : std_ulogic"
)
)
*14 (PortIoIn
uid 95,0
shape (CompositeShape
uid 96,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 97,0
sl 0
ro 270
xt "4000,19625,5500,20375"
)
(Line
uid 98,0
sl 0
ro 270
xt "5500,20000,6000,20000"
pts [
"5500,20000"
"6000,20000"
]
)
]
)
tg (WTG
uid 99,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 100,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-1100,19300,3000,20700"
st "reset"
ju 2
blo "3000,20500"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 107,0
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 4,0
)
declText (MLText
uid 108,0
va (VaSet
font "courier,8,0"
)
xt "2000,51400,14500,52300"
st "reset       : std_ulogic"
)
)
*16 (Net
uid 670,0
decl (Decl
n "txFifoEmpty"
t "std_ulogic"
o 16
suid 16,0
)
declText (MLText
uid 671,0
va (VaSet
font "courier,8,0"
)
xt "2000,63600,18000,64500"
st "SIGNAL txFifoEmpty : std_ulogic"
)
)
*17 (Net
uid 763,0
decl (Decl
n "txBusy"
t "std_ulogic"
o 18
suid 18,0
)
declText (MLText
uid 764,0
va (VaSet
font "courier,8,0"
)
xt "2000,65200,18000,66100"
st "SIGNAL txBusy      : std_ulogic"
)
)
*18 (Net
uid 773,0
decl (Decl
n "txSend"
t "std_ulogic"
o 13
suid 19,0
)
declText (MLText
uid 774,0
va (VaSet
font "courier,8,0"
)
xt "2000,61200,18000,62100"
st "SIGNAL txSend      : std_ulogic"
)
)
*19 (PortIoOut
uid 1370,0
shape (CompositeShape
uid 1371,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1372,0
sl 0
ro 270
xt "66500,15625,68000,16375"
)
(Line
uid 1373,0
sl 0
ro 270
xt "66000,16000,66500,16000"
pts [
"66000,16000"
"66500,16000"
]
)
]
)
tg (WTG
uid 1374,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1375,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "69000,15500,74900,16900"
st "rxEmpty"
blo "69000,16700"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 1382,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 3
suid 20,0
)
declText (MLText
uid 1383,0
va (VaSet
font "courier,8,0"
)
xt "2000,52200,14500,53100"
st "rxEmpty     : std_ulogic"
)
)
*21 (PortIoIn
uid 1384,0
shape (CompositeShape
uid 1385,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1386,0
sl 0
ro 90
xt "66500,13625,68000,14375"
)
(Line
uid 1387,0
sl 0
ro 90
xt "66000,14000,66500,14000"
pts [
"66500,14000"
"66000,14000"
]
)
]
)
tg (WTG
uid 1388,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1389,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "69000,13300,72600,14700"
st "rxRd"
blo "69000,14500"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 1396,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 4
suid 21,0
)
declText (MLText
uid 1397,0
va (VaSet
font "courier,8,0"
)
xt "2000,53000,14500,53900"
st "rxRd        : std_ulogic"
)
)
*23 (Net
uid 1398,0
decl (Decl
n "rxWord"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 14
suid 22,0
)
declText (MLText
uid 1399,0
va (VaSet
font "courier,8,0"
)
xt "2000,62000,32500,62900"
st "SIGNAL rxWord      : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*24 (Net
uid 1400,0
decl (Decl
n "txWord"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 17
suid 23,0
)
declText (MLText
uid 1401,0
va (VaSet
font "courier,8,0"
)
xt "2000,64400,32500,65300"
st "SIGNAL txWord      : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*25 (Net
uid 1402,0
decl (Decl
n "rxWordValid"
t "std_ulogic"
o 15
suid 24,0
)
declText (MLText
uid 1403,0
va (VaSet
font "courier,8,0"
)
xt "2000,62800,18000,63700"
st "SIGNAL rxWordValid : std_ulogic"
)
)
*26 (HdlText
uid 1410,0
optionalChildren [
*27 (EmbeddedText
uid 1415,0
commentText (CommentText
uid 1416,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1417,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "42000,39000,58000,53000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1418,0
va (VaSet
)
xt "42200,39200,57800,53200"
st "
process(reset, clock)
  begin
    if reset = '1' then
      txSend <= '0';
    elsif rising_edge(clock) then
      if ( (txFifoEmpty = '0') and (txBusy = '0') and (txSend = '0') ) then
        txSend <= '1';
      else
        txSend <= '0';
      end if;
    end if;
  end process;
      
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 14000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 1411,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "42000,38000,58000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1412,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 1413,0
va (VaSet
)
xt "42400,54000,43600,55000"
st "eb1"
blo "42400,54800"
tm "HdlTextNameMgr"
)
*29 (Text
uid 1414,0
va (VaSet
)
xt "42400,55000,42800,56000"
st "1"
blo "42400,55800"
tm "HdlTextNumberMgr"
)
]
)
)
*30 (PortIoOut
uid 1431,0
shape (CompositeShape
uid 1432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1433,0
sl 0
ro 270
xt "94500,35625,96000,36375"
)
(Line
uid 1434,0
sl 0
ro 270
xt "94000,36000,94500,36000"
pts [
"94000,36000"
"94500,36000"
]
)
]
)
tg (WTG
uid 1435,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1436,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "97000,35300,101100,36700"
st "txFull"
blo "97000,36500"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 1443,0
decl (Decl
n "txFull"
t "std_ulogic"
o 7
suid 25,0
)
declText (MLText
uid 1444,0
va (VaSet
font "courier,8,0"
)
xt "2000,55400,14500,56300"
st "txFull      : std_ulogic"
)
)
*32 (PortIoIn
uid 1445,0
shape (CompositeShape
uid 1446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1447,0
sl 0
ro 90
xt "94500,37625,96000,38375"
)
(Line
uid 1448,0
sl 0
ro 90
xt "94000,38000,94500,38000"
pts [
"94500,38000"
"94000,38000"
]
)
]
)
tg (WTG
uid 1449,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1450,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "97000,37300,100800,38700"
st "txWr"
blo "97000,38500"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 1457,0
decl (Decl
n "txWr"
t "std_ulogic"
o 8
suid 26,0
)
declText (MLText
uid 1458,0
va (VaSet
font "courier,8,0"
)
xt "2000,56200,14500,57100"
st "txWr        : std_ulogic"
)
)
*34 (PortIoOut
uid 1459,0
shape (CompositeShape
uid 1460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1461,0
sl 0
ro 270
xt "66500,11625,68000,12375"
)
(Line
uid 1462,0
sl 0
ro 270
xt "66000,12000,66500,12000"
pts [
"66000,12000"
"66500,12000"
]
)
]
)
tg (WTG
uid 1463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1464,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "69000,11300,92800,12700"
st "rxData : (dataBitNb-1 DOWNTO 0)"
blo "69000,12500"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 1465,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 27,0
)
declText (MLText
uid 1466,0
va (VaSet
font "courier,8,0"
)
xt "2000,53800,29000,54700"
st "rxData      : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*36 (Net
uid 1469,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 28,0
)
declText (MLText
uid 1470,0
va (VaSet
font "courier,8,0"
)
xt "2000,54600,29000,55500"
st "txData      : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*37 (PortIoIn
uid 1471,0
shape (CompositeShape
uid 1472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1473,0
sl 0
ro 90
xt "94500,33625,96000,34375"
)
(Line
uid 1474,0
sl 0
ro 90
xt "94000,34000,94500,34000"
pts [
"94500,34000"
"94000,34000"
]
)
]
)
tg (WTG
uid 1475,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1476,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "97000,33500,120800,34900"
st "txData : (dataBitNb-1 DOWNTO 0)"
blo "97000,34700"
tm "WireNameMgr"
)
)
)
*38 (PortIoOut
uid 1977,0
shape (CompositeShape
uid 1978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1979,0
sl 0
ro 90
xt "4000,35625,5500,36375"
)
(Line
uid 1980,0
sl 0
ro 90
xt "5500,36000,6000,36000"
pts [
"6000,36000"
"5500,36000"
]
)
]
)
tg (WTG
uid 1981,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1982,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-3500,35300,2000,36700"
st "sDaOut"
ju 2
blo "2000,36500"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 1989,0
decl (Decl
n "sDaOut"
t "std_ulogic"
o 9
suid 31,0
)
declText (MLText
uid 1990,0
va (VaSet
font "courier,8,0"
)
xt "2000,57000,14500,57900"
st "sDaOut      : std_ulogic"
)
)
*40 (PortIoOut
uid 1991,0
shape (CompositeShape
uid 1992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1993,0
sl 0
ro 90
xt "4000,33625,5500,34375"
)
(Line
uid 1994,0
sl 0
ro 90
xt "5500,34000,6000,34000"
pts [
"6000,34000"
"5500,34000"
]
)
]
)
tg (WTG
uid 1995,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1996,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-4000,33300,1000,34700"
st "sClOut"
ju 2
blo "1000,34500"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 2003,0
decl (Decl
n "sClOut"
t "std_ulogic"
o 10
suid 32,0
)
declText (MLText
uid 2004,0
va (VaSet
font "courier,8,0"
)
xt "2000,57800,14500,58700"
st "sClOut      : std_ulogic"
)
)
*42 (PortIoIn
uid 2005,0
shape (CompositeShape
uid 2006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2007,0
sl 0
ro 270
xt "4000,11625,5500,12375"
)
(Line
uid 2008,0
sl 0
ro 270
xt "5500,12000,6000,12000"
pts [
"5500,12000"
"6000,12000"
]
)
]
)
tg (WTG
uid 2009,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2010,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-1000,11500,3000,12900"
st "sClIn"
ju 2
blo "3000,12700"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 2017,0
decl (Decl
n "sClIn"
t "std_ulogic"
o 11
suid 33,0
)
declText (MLText
uid 2018,0
va (VaSet
font "courier,8,0"
)
xt "2000,58600,14500,59500"
st "sClIn       : std_ulogic"
)
)
*44 (PortIoIn
uid 2019,0
shape (CompositeShape
uid 2020,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2021,0
sl 0
ro 270
xt "4000,13625,5500,14375"
)
(Line
uid 2022,0
sl 0
ro 270
xt "5500,14000,6000,14000"
pts [
"5500,14000"
"6000,14000"
]
)
]
)
tg (WTG
uid 2023,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2024,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-1500,13500,3000,14900"
st "sDaIn"
ju 2
blo "3000,14700"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 2031,0
decl (Decl
n "sDaIn"
t "std_ulogic"
o 12
suid 34,0
)
declText (MLText
uid 2032,0
va (VaSet
font "courier,8,0"
)
xt "2000,59400,14500,60300"
st "sDaIn       : std_ulogic"
)
)
*46 (SaComponent
uid 3152,0
optionalChildren [
*47 (CptPort
uid 3120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,15625,42000,16375"
)
tg (CPTG
uid 3122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3123,0
va (VaSet
)
xt "43000,15400,46100,16600"
st "write"
blo "43000,16400"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*48 (CptPort
uid 3124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,19625,42000,20375"
)
tg (CPTG
uid 3126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3127,0
va (VaSet
)
xt "43000,19400,46400,20600"
st "clock"
blo "43000,20400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*49 (CptPort
uid 3128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,21625,42000,22375"
)
tg (CPTG
uid 3130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3131,0
va (VaSet
)
xt "43000,21400,46300,22600"
st "reset"
blo "43000,22400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*50 (CptPort
uid 3132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,11625,58750,12375"
)
tg (CPTG
uid 3134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3135,0
va (VaSet
)
xt "52201,11400,57001,12600"
st "dataOut"
ju 2
blo "57001,12400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*51 (CptPort
uid 3136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3137,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,15625,58750,16375"
)
tg (CPTG
uid 3138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3139,0
va (VaSet
)
xt "54100,15400,57000,16600"
st "read"
ju 2
blo "57000,16400"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*52 (CptPort
uid 3140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,11625,42000,12375"
)
tg (CPTG
uid 3142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3143,0
va (VaSet
)
xt "42999,11400,46999,12600"
st "dataIn"
blo "42999,12400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*53 (CptPort
uid 3144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,13625,58750,14375"
)
tg (CPTG
uid 3146,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3147,0
va (VaSet
)
xt "53200,13400,57000,14600"
st "empty"
ju 2
blo "57000,14400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*54 (CptPort
uid 3148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3149,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,13625,42000,14375"
)
tg (CPTG
uid 3150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3151,0
va (VaSet
)
xt "43000,13400,45200,14600"
st "full"
blo "43000,14400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 3153,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,8000,58000,24000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 3154,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 3155,0
va (VaSet
)
xt "42600,23800,47300,25000"
st "memory"
blo "42600,24800"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 3156,0
va (VaSet
)
xt "42600,25000,45900,26200"
st "FIFO"
blo "42600,26000"
tm "CptNameMgr"
)
*57 (Text
uid 3157,0
va (VaSet
)
xt "42600,26200,47200,27400"
st "I_rxFifo"
blo "42600,27200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3158,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3159,0
text (MLText
uid 3160,0
va (VaSet
font "courier,8,0"
)
xt "42000,28000,63000,29800"
st "dataBitNb = dataBitNb      ( positive )  
depth     = rxFifoDepth    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "rxFifoDepth"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*58 (SaComponent
uid 3193,0
optionalChildren [
*59 (CptPort
uid 3161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3162,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,37625,86750,38375"
)
tg (CPTG
uid 3163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3164,0
va (VaSet
)
xt "81900,37400,85000,38600"
st "write"
ju 2
blo "85000,38400"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*60 (CptPort
uid 3165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3166,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,41625,86750,42375"
)
tg (CPTG
uid 3167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3168,0
va (VaSet
)
xt "81600,41400,85000,42600"
st "clock"
ju 2
blo "85000,42400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*61 (CptPort
uid 3169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3170,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,43625,86750,44375"
)
tg (CPTG
uid 3171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3172,0
va (VaSet
)
xt "81700,43400,85000,44600"
st "reset"
ju 2
blo "85000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*62 (CptPort
uid 3173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3174,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,33625,70000,34375"
)
tg (CPTG
uid 3175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3176,0
va (VaSet
)
xt "70999,33400,75799,34600"
st "dataOut"
blo "70999,34400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*63 (CptPort
uid 3177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,37625,70000,38375"
)
tg (CPTG
uid 3179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3180,0
va (VaSet
)
xt "71000,37400,73900,38600"
st "read"
blo "71000,38400"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*64 (CptPort
uid 3181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3182,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,33625,86750,34375"
)
tg (CPTG
uid 3183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3184,0
va (VaSet
)
xt "81001,33400,85001,34600"
st "dataIn"
ju 2
blo "85001,34400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*65 (CptPort
uid 3185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3186,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69250,35625,70000,36375"
)
tg (CPTG
uid 3187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3188,0
va (VaSet
)
xt "71000,35400,74800,36600"
st "empty"
blo "71000,36400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*66 (CptPort
uid 3189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,35625,86750,36375"
)
tg (CPTG
uid 3191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3192,0
va (VaSet
)
xt "82800,35400,85000,36600"
st "full"
ju 2
blo "85000,36400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 3194,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,30000,86000,46000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 3195,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 3196,0
va (VaSet
)
xt "70600,45800,75300,47000"
st "memory"
blo "70600,46800"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 3197,0
va (VaSet
)
xt "70600,47000,73900,48200"
st "FIFO"
blo "70600,48000"
tm "CptNameMgr"
)
*69 (Text
uid 3198,0
va (VaSet
)
xt "70600,48200,75200,49400"
st "I_txFifo"
blo "70600,49200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3199,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3200,0
text (MLText
uid 3201,0
va (VaSet
font "courier,8,0"
)
xt "70000,50000,91000,51800"
st "dataBitNb = dataBitNb      ( positive )  
depth     = txFifoDepth    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "txFifoDepth"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*70 (SaComponent
uid 3263,0
optionalChildren [
*71 (CptPort
uid 3235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3236,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,33625,14000,34375"
)
tg (CPTG
uid 3237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3238,0
va (VaSet
)
xt "15000,33400,17400,34600"
st "sCl"
blo "15000,34400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sCl"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*72 (CptPort
uid 3239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3240,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,41625,30750,42375"
)
tg (CPTG
uid 3241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3242,0
va (VaSet
)
xt "25600,41400,29000,42600"
st "clock"
ju 2
blo "29000,42400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*73 (CptPort
uid 3243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3244,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,43625,30750,44375"
)
tg (CPTG
uid 3245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3246,0
va (VaSet
)
xt "25700,43400,29000,44600"
st "reset"
ju 2
blo "29000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*74 (CptPort
uid 3247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3248,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,33625,30750,34375"
)
tg (CPTG
uid 3249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3250,0
va (VaSet
)
xt "25001,33400,29001,34600"
st "dataIn"
ju 2
blo "29001,34400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*75 (CptPort
uid 3251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3252,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,35625,30750,36375"
)
tg (CPTG
uid 3253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3254,0
va (VaSet
)
xt "25900,35400,29000,36600"
st "send"
ju 2
blo "29000,36400"
)
)
thePort (LogicalPort
decl (Decl
n "send"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*76 (CptPort
uid 3255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,37625,30750,38375"
)
tg (CPTG
uid 3257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3258,0
va (VaSet
)
xt "25900,37400,29000,38600"
st "busy"
ju 2
blo "29000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*77 (CptPort
uid 3259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3260,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,35625,14000,36375"
)
tg (CPTG
uid 3261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3262,0
va (VaSet
)
xt "15000,35400,17700,36600"
st "sDa"
blo "15000,36400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDa"
t "std_ulogic"
o 7
suid 2007,0
)
)
)
]
shape (Rectangle
uid 3264,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,30000,30000,46000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 3265,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 3266,0
va (VaSet
)
xt "14600,45800,17300,47000"
st "I2C"
blo "14600,46800"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 3267,0
va (VaSet
)
xt "14600,47000,23500,48200"
st "i2cTransmitter"
blo "14600,48000"
tm "CptNameMgr"
)
*80 (Text
uid 3268,0
va (VaSet
)
xt "14600,48200,18700,49400"
st "I_trsm"
blo "14600,49200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3269,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3270,0
text (MLText
uid 3271,0
va (VaSet
font "courier,8,0"
)
xt "14000,50000,39000,51800"
st "dataBitNb      = dataBitNb         ( positive )  
baudRateDivide = baudRateDivide    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*81 (SaComponent
uid 3337,0
optionalChildren [
*82 (CptPort
uid 3313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,13625,14000,14375"
)
tg (CPTG
uid 3315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3316,0
va (VaSet
)
xt "15000,13400,17700,14600"
st "sDa"
blo "15000,14400"
)
)
thePort (LogicalPort
decl (Decl
n "sDa"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*83 (CptPort
uid 3317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,17625,14000,18375"
)
tg (CPTG
uid 3319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3320,0
va (VaSet
)
xt "15000,17400,18400,18600"
st "clock"
blo "15000,18400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*84 (CptPort
uid 3321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,19625,14000,20375"
)
tg (CPTG
uid 3323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3324,0
va (VaSet
)
xt "15000,19400,18300,20600"
st "reset"
blo "15000,20400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*85 (CptPort
uid 3325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,11625,30750,12375"
)
tg (CPTG
uid 3327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3328,0
va (VaSet
)
xt "24201,11400,29001,12600"
st "dataOut"
ju 2
blo "29001,12400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*86 (CptPort
uid 3329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,13625,30750,14375"
)
tg (CPTG
uid 3331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3332,0
va (VaSet
)
xt "23500,13400,29000,14600"
st "dataValid"
ju 2
blo "29000,14400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataValid"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*87 (CptPort
uid 3333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,11625,14000,12375"
)
tg (CPTG
uid 3335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3336,0
va (VaSet
)
xt "15000,11400,17400,12600"
st "sCl"
blo "15000,12400"
)
)
thePort (LogicalPort
decl (Decl
n "sCl"
t "std_ulogic"
o 6
suid 2006,0
)
)
)
]
shape (Rectangle
uid 3338,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,8000,30000,22000"
)
oxt "34000,14000,50000,28000"
ttg (MlTextGroup
uid 3339,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 3340,0
va (VaSet
)
xt "14600,21800,17300,23000"
st "I2C"
blo "14600,22800"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 3341,0
va (VaSet
)
xt "14600,23000,22000,24200"
st "i2cReceiver"
blo "14600,24000"
tm "CptNameMgr"
)
*90 (Text
uid 3342,0
va (VaSet
)
xt "14600,24200,18000,25400"
st "I_rcv"
blo "14600,25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3343,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3344,0
text (MLText
uid 3345,0
va (VaSet
font "courier,8,0"
)
xt "14000,26000,34000,26900"
st "dataBitNb = dataBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*91 (Wire
uid 59,0
shape (OrthoPolyLine
uid 60,0
va (VaSet
vasetType 3
)
xt "6000,18000,13250,18000"
pts [
"6000,18000"
"13250,18000"
]
)
start &12
end &83
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 63,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64,0
va (VaSet
font "courier,12,0"
)
xt "6000,16600,9800,18000"
st "clock"
blo "6000,17800"
tm "WireNameMgr"
)
)
on &13
)
*92 (Wire
uid 101,0
shape (OrthoPolyLine
uid 102,0
va (VaSet
vasetType 3
)
xt "6000,20000,13250,20000"
pts [
"6000,20000"
"13250,20000"
]
)
start &14
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106,0
va (VaSet
font "courier,12,0"
)
xt "6000,18600,10100,20000"
st "reset"
blo "6000,19800"
tm "WireNameMgr"
)
)
on &15
)
*93 (Wire
uid 230,0
shape (OrthoPolyLine
uid 231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30750,12000,41250,12000"
pts [
"30750,12000"
"41250,12000"
]
)
start &85
end &52
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 235,0
va (VaSet
font "courier,12,0"
)
xt "32000,10600,37400,12000"
st "rxWord"
blo "32000,11800"
tm "WireNameMgr"
)
)
on &23
)
*94 (Wire
uid 240,0
shape (OrthoPolyLine
uid 241,0
va (VaSet
vasetType 3
)
xt "30750,14000,41250,16000"
pts [
"30750,14000"
"36000,14000"
"36000,16000"
"41250,16000"
]
)
start &86
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 245,0
va (VaSet
font "courier,12,0"
)
xt "32000,14600,41200,16000"
st "rxWordValid"
blo "32000,15800"
tm "WireNameMgr"
)
)
on &25
)
*95 (Wire
uid 374,0
shape (OrthoPolyLine
uid 375,0
va (VaSet
vasetType 3
)
xt "38000,22000,41250,22000"
pts [
"38000,22000"
"41250,22000"
]
)
end &49
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 381,0
va (VaSet
font "courier,12,0"
)
xt "37000,20600,41100,22000"
st "reset"
blo "37000,21800"
tm "WireNameMgr"
)
)
on &15
)
*96 (Wire
uid 382,0
shape (OrthoPolyLine
uid 383,0
va (VaSet
vasetType 3
)
xt "38000,20000,41250,20000"
pts [
"38000,20000"
"41250,20000"
]
)
end &48
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 389,0
va (VaSet
font "courier,12,0"
)
xt "37000,18600,40800,20000"
st "clock"
blo "37000,19800"
tm "WireNameMgr"
)
)
on &13
)
*97 (Wire
uid 444,0
shape (OrthoPolyLine
uid 445,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,12000,66000,12000"
pts [
"58750,12000"
"66000,12000"
]
)
start &50
end &34
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 449,0
va (VaSet
font "courier,12,0"
)
xt "61000,10600,66000,12000"
st "rxData"
blo "61000,11800"
tm "WireNameMgr"
)
)
on &35
)
*98 (Wire
uid 601,0
shape (OrthoPolyLine
uid 602,0
va (VaSet
vasetType 3
)
xt "86750,44000,90000,44000"
pts [
"90000,44000"
"86750,44000"
]
)
end &61
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
font "courier,12,0"
)
xt "88000,42600,92100,44000"
st "reset"
blo "88000,43800"
tm "WireNameMgr"
)
)
on &15
)
*99 (Wire
uid 609,0
shape (OrthoPolyLine
uid 610,0
va (VaSet
vasetType 3
)
xt "86750,42000,90000,42000"
pts [
"90000,42000"
"86750,42000"
]
)
end &60
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 616,0
va (VaSet
font "courier,12,0"
)
xt "88000,40600,91800,42000"
st "clock"
blo "88000,41800"
tm "WireNameMgr"
)
)
on &13
)
*100 (Wire
uid 654,0
shape (OrthoPolyLine
uid 655,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86750,34000,94000,34000"
pts [
"86750,34000"
"94000,34000"
]
)
start &64
end &37
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 659,0
va (VaSet
font "courier,12,0"
)
xt "90000,32600,95000,34000"
st "txData"
blo "90000,33800"
tm "WireNameMgr"
)
)
on &36
)
*101 (Wire
uid 664,0
shape (OrthoPolyLine
uid 665,0
va (VaSet
vasetType 3
)
xt "58000,36000,69250,42000"
pts [
"69250,36000"
"62000,36000"
"62000,42000"
"58000,42000"
]
)
start &65
end &26
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 669,0
va (VaSet
font "courier,12,0"
)
xt "60000,34600,68900,36000"
st "txFifoEmpty"
blo "60000,35800"
tm "WireNameMgr"
)
)
on &16
)
*102 (Wire
uid 674,0
shape (OrthoPolyLine
uid 675,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30750,34000,69250,34000"
pts [
"69250,34000"
"30750,34000"
]
)
start &62
end &74
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 679,0
va (VaSet
font "courier,12,0"
)
xt "63000,32600,68400,34000"
st "txWord"
blo "63000,33800"
tm "WireNameMgr"
)
)
on &24
)
*103 (Wire
uid 739,0
shape (OrthoPolyLine
uid 740,0
va (VaSet
vasetType 3
)
xt "30750,44000,34000,44000"
pts [
"34000,44000"
"30750,44000"
]
)
end &73
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 746,0
va (VaSet
font "courier,12,0"
)
xt "32000,42600,36100,44000"
st "reset"
blo "32000,43800"
tm "WireNameMgr"
)
)
on &15
)
*104 (Wire
uid 747,0
shape (OrthoPolyLine
uid 748,0
va (VaSet
vasetType 3
)
xt "30750,42000,34000,42000"
pts [
"34000,42000"
"30750,42000"
]
)
end &72
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 754,0
va (VaSet
font "courier,12,0"
)
xt "32000,40600,35800,42000"
st "clock"
blo "32000,41800"
tm "WireNameMgr"
)
)
on &13
)
*105 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
)
xt "30750,38000,42000,44000"
pts [
"30750,38000"
"38000,38000"
"38000,44000"
"42000,44000"
]
)
start &76
end &26
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 762,0
va (VaSet
font "courier,12,0"
)
xt "32750,36600,37750,38000"
st "txBusy"
blo "32750,37800"
tm "WireNameMgr"
)
)
on &17
)
*106 (Wire
uid 765,0
optionalChildren [
*107 (BdJunction
uid 1425,0
ps "OnConnectorStrategy"
shape (Circle
uid 1426,0
va (VaSet
vasetType 1
)
xt "39600,35600,40400,36400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 766,0
va (VaSet
vasetType 3
)
xt "30750,36000,69250,38000"
pts [
"69250,38000"
"59000,38000"
"59000,36000"
"30750,36000"
]
)
start &63
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 772,0
va (VaSet
font "courier,12,0"
)
xt "32000,34600,37200,36000"
st "txSend"
blo "32000,35800"
tm "WireNameMgr"
)
)
on &18
)
*108 (Wire
uid 1376,0
shape (OrthoPolyLine
uid 1377,0
va (VaSet
vasetType 3
)
xt "58750,14000,66000,16000"
pts [
"58750,14000"
"62000,14000"
"62000,16000"
"66000,16000"
]
)
start &53
end &19
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1381,0
va (VaSet
font "courier,12,0"
)
xt "60000,14600,65900,16000"
st "rxEmpty"
blo "60000,15800"
tm "WireNameMgr"
)
)
on &20
)
*109 (Wire
uid 1390,0
shape (OrthoPolyLine
uid 1391,0
va (VaSet
vasetType 3
)
xt "58750,14000,66000,16000"
pts [
"66000,14000"
"62000,14000"
"62000,16000"
"58750,16000"
]
)
start &21
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1395,0
va (VaSet
font "courier,12,0"
)
xt "62000,12600,65600,14000"
st "rxRd"
blo "62000,13800"
tm "WireNameMgr"
)
)
on &22
)
*110 (Wire
uid 1419,0
shape (OrthoPolyLine
uid 1420,0
va (VaSet
vasetType 3
)
xt "40000,36000,42000,42000"
pts [
"40000,36000"
"40000,42000"
"42000,42000"
]
)
start &107
end &26
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1424,0
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "36000,37600,41200,39000"
st "txSend"
blo "36000,38800"
tm "WireNameMgr"
)
)
on &18
)
*111 (Wire
uid 1437,0
shape (OrthoPolyLine
uid 1438,0
va (VaSet
vasetType 3
)
xt "86750,36000,94000,36000"
pts [
"86750,36000"
"94000,36000"
]
)
start &66
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1442,0
va (VaSet
font "courier,12,0"
)
xt "90000,34600,94100,36000"
st "txFull"
blo "90000,35800"
tm "WireNameMgr"
)
)
on &31
)
*112 (Wire
uid 1451,0
shape (OrthoPolyLine
uid 1452,0
va (VaSet
vasetType 3
)
xt "86750,38000,94000,38000"
pts [
"94000,38000"
"86750,38000"
]
)
start &32
end &59
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1456,0
va (VaSet
font "courier,12,0"
)
xt "91000,36600,94800,38000"
st "txWr"
blo "91000,37800"
tm "WireNameMgr"
)
)
on &33
)
*113 (Wire
uid 1983,0
shape (OrthoPolyLine
uid 1984,0
va (VaSet
vasetType 3
)
xt "6000,36000,13250,36000"
pts [
"13250,36000"
"6000,36000"
]
)
start &77
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1988,0
va (VaSet
font "courier,12,0"
)
xt "6000,34600,11500,36000"
st "sDaOut"
blo "6000,35800"
tm "WireNameMgr"
)
)
on &39
)
*114 (Wire
uid 1997,0
shape (OrthoPolyLine
uid 1998,0
va (VaSet
vasetType 3
)
xt "6000,34000,13250,34000"
pts [
"13250,34000"
"6000,34000"
]
)
start &71
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2002,0
va (VaSet
font "courier,12,0"
)
xt "6000,32600,11000,34000"
st "sClOut"
blo "6000,33800"
tm "WireNameMgr"
)
)
on &41
)
*115 (Wire
uid 2011,0
shape (OrthoPolyLine
uid 2012,0
va (VaSet
vasetType 3
)
xt "6000,12000,13250,12000"
pts [
"6000,12000"
"13250,12000"
]
)
start &42
end &87
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2016,0
va (VaSet
font "courier,12,0"
)
xt "6000,10600,10000,12000"
st "sClIn"
blo "6000,11800"
tm "WireNameMgr"
)
)
on &43
)
*116 (Wire
uid 2025,0
shape (OrthoPolyLine
uid 2026,0
va (VaSet
vasetType 3
)
xt "6000,14000,13250,14000"
pts [
"6000,14000"
"13250,14000"
]
)
start &44
end &82
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2030,0
va (VaSet
font "courier,12,0"
)
xt "6000,12600,10500,14000"
st "sDaIn"
blo "6000,13800"
tm "WireNameMgr"
)
)
on &45
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *117 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*119 (MLText
uid 44,0
va (VaSet
)
xt "0,1000,18600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*121 (Text
uid 47,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*122 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,32000,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*123 (Text
uid 49,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*124 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*125 (Text
uid 51,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*126 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "200,36,1400,900"
viewArea "-1390,-1390,100087,67916"
cachedDiagramExtent "-4000,0,120800,66000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "Letter (8.5\" x 11\")"
windowsPaperName "A4"
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 3472,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
)
xt "2450,3500,5550,4500"
st "<library>"
blo "2450,4300"
tm "BdLibraryNameMgr"
)
*128 (Text
va (VaSet
)
xt "2450,4500,5150,5500"
st "<block>"
blo "2450,5300"
tm "BlkNameMgr"
)
*129 (Text
va (VaSet
)
xt "2450,5500,3050,6500"
st "I0"
blo "2450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2450,13500,2450,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*131 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*132 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*134 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*135 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*137 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*138 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*140 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*141 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*143 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1200,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5400,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,10800,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,17400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*145 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,10800,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "courier,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*147 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "0,48600,5400,49600"
st "Declarations"
blo "0,49400"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,49600,2700,50600"
st "Ports:"
blo "0,50400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,48600,3800,49600"
st "Pre User:"
blo "0,49400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,48600,0,48600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "0,60200,7100,61200"
st "Diagram Signals:"
blo "0,61000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,48600,4700,49600"
st "Post User:"
blo "0,49400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,48600,0,48600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 34,0
usingSuid 1
emptyRow *148 (LEmptyRow
)
uid 1151,0
optionalChildren [
*149 (RefLabelRowHdr
)
*150 (TitleRowHdr
)
*151 (FilterRowHdr
)
*152 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*153 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*154 (GroupColHdr
tm "GroupColHdrMgr"
)
*155 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*156 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*157 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*158 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*159 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*160 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*161 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1112,0
)
*162 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 4,0
)
)
uid 1118,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFifoEmpty"
t "std_ulogic"
o 16
suid 16,0
)
)
uid 1142,0
)
*164 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txBusy"
t "std_ulogic"
o 18
suid 18,0
)
)
uid 1146,0
)
*165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txSend"
t "std_ulogic"
o 13
suid 19,0
)
)
uid 1148,0
)
*166 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 3
suid 20,0
)
)
uid 1367,0
)
*167 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 4
suid 21,0
)
)
uid 1369,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxWord"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 14
suid 22,0
)
)
uid 1404,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txWord"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 17
suid 23,0
)
)
uid 1406,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxWordValid"
t "std_ulogic"
o 15
suid 24,0
)
)
uid 1408,0
)
*171 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 7
suid 25,0
)
)
uid 1428,0
)
*172 (LeafLogPort
port (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 8
suid 26,0
)
)
uid 1430,0
)
*173 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 27,0
)
)
uid 1467,0
)
*174 (LeafLogPort
port (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 28,0
)
)
uid 1477,0
)
*175 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 9
suid 31,0
)
)
uid 1970,0
)
*176 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sClOut"
t "std_ulogic"
o 10
suid 32,0
)
)
uid 1972,0
)
*177 (LeafLogPort
port (LogicalPort
decl (Decl
n "sClIn"
t "std_ulogic"
o 11
suid 33,0
)
)
uid 1974,0
)
*178 (LeafLogPort
port (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 12
suid 34,0
)
)
uid 1976,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1164,0
optionalChildren [
*179 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *180 (MRCItem
litem &148
pos 18
dimension 20
)
uid 1166,0
optionalChildren [
*181 (MRCItem
litem &149
pos 0
dimension 20
uid 1167,0
)
*182 (MRCItem
litem &150
pos 1
dimension 23
uid 1168,0
)
*183 (MRCItem
litem &151
pos 2
hidden 1
dimension 20
uid 1169,0
)
*184 (MRCItem
litem &161
pos 0
dimension 20
uid 1113,0
)
*185 (MRCItem
litem &162
pos 2
dimension 20
uid 1119,0
)
*186 (MRCItem
litem &163
pos 12
dimension 20
uid 1143,0
)
*187 (MRCItem
litem &164
pos 13
dimension 20
uid 1147,0
)
*188 (MRCItem
litem &165
pos 14
dimension 20
uid 1149,0
)
*189 (MRCItem
litem &166
pos 4
dimension 20
uid 1366,0
)
*190 (MRCItem
litem &167
pos 1
dimension 20
uid 1368,0
)
*191 (MRCItem
litem &168
pos 15
dimension 20
uid 1405,0
)
*192 (MRCItem
litem &169
pos 16
dimension 20
uid 1407,0
)
*193 (MRCItem
litem &170
pos 17
dimension 20
uid 1409,0
)
*194 (MRCItem
litem &171
pos 6
dimension 20
uid 1427,0
)
*195 (MRCItem
litem &172
pos 7
dimension 20
uid 1429,0
)
*196 (MRCItem
litem &173
pos 8
dimension 20
uid 1468,0
)
*197 (MRCItem
litem &174
pos 9
dimension 20
uid 1478,0
)
*198 (MRCItem
litem &175
pos 5
dimension 20
uid 1969,0
)
*199 (MRCItem
litem &176
pos 3
dimension 20
uid 1971,0
)
*200 (MRCItem
litem &177
pos 10
dimension 20
uid 1973,0
)
*201 (MRCItem
litem &178
pos 11
dimension 20
uid 1975,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1170,0
optionalChildren [
*202 (MRCItem
litem &152
pos 0
dimension 20
uid 1171,0
)
*203 (MRCItem
litem &154
pos 1
dimension 50
uid 1172,0
)
*204 (MRCItem
litem &155
pos 2
dimension 100
uid 1173,0
)
*205 (MRCItem
litem &156
pos 3
dimension 50
uid 1174,0
)
*206 (MRCItem
litem &157
pos 4
dimension 100
uid 1175,0
)
*207 (MRCItem
litem &158
pos 5
dimension 100
uid 1176,0
)
*208 (MRCItem
litem &159
pos 6
dimension 50
uid 1177,0
)
*209 (MRCItem
litem &160
pos 7
dimension 80
uid 1178,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1165,0
vaOverrides [
]
)
]
)
uid 1150,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *210 (LEmptyRow
)
uid 1180,0
optionalChildren [
*211 (RefLabelRowHdr
)
*212 (TitleRowHdr
)
*213 (FilterRowHdr
)
*214 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*215 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*216 (GroupColHdr
tm "GroupColHdrMgr"
)
*217 (NameColHdr
tm "GenericNameColHdrMgr"
)
*218 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*219 (InitColHdr
tm "GenericValueColHdrMgr"
)
*220 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*221 (EolColHdr
tm "GenericEolColHdrMgr"
)
*222 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 1243,0
)
*223 (LogGeneric
generic (GiElement
name "baudRateDivide"
type "positive"
value "660"
)
uid 2302,0
)
*224 (LogGeneric
generic (GiElement
name "txFifoDepth"
type "positive"
value "8"
)
uid 3388,0
)
*225 (LogGeneric
generic (GiElement
name "rxFifoDepth"
type "positive"
value "8"
)
uid 3390,0
)
]
)
pdm (PhysicalDM
uid 1192,0
optionalChildren [
*226 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *227 (MRCItem
litem &210
pos 4
dimension 20
)
uid 1194,0
optionalChildren [
*228 (MRCItem
litem &211
pos 0
dimension 20
uid 1195,0
)
*229 (MRCItem
litem &212
pos 1
dimension 23
uid 1196,0
)
*230 (MRCItem
litem &213
pos 2
hidden 1
dimension 20
uid 1197,0
)
*231 (MRCItem
litem &222
pos 0
dimension 20
uid 1242,0
)
*232 (MRCItem
litem &223
pos 1
dimension 20
uid 2301,0
)
*233 (MRCItem
litem &224
pos 2
dimension 20
uid 3387,0
)
*234 (MRCItem
litem &225
pos 3
dimension 20
uid 3389,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1198,0
optionalChildren [
*235 (MRCItem
litem &214
pos 0
dimension 20
uid 1199,0
)
*236 (MRCItem
litem &216
pos 1
dimension 50
uid 1200,0
)
*237 (MRCItem
litem &217
pos 2
dimension 100
uid 1201,0
)
*238 (MRCItem
litem &218
pos 3
dimension 100
uid 1202,0
)
*239 (MRCItem
litem &219
pos 4
dimension 50
uid 1203,0
)
*240 (MRCItem
litem &220
pos 5
dimension 50
uid 1204,0
)
*241 (MRCItem
litem &221
pos 6
dimension 80
uid 1205,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1193,0
vaOverrides [
]
)
]
)
uid 1179,0
type 1
)
activeModelName "BlockDiag"
)
