{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510185349330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510185349330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 05:25:49 2017 " "Processing started: Thu Nov  9 05:25:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510185349330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185349330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185349331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510185349455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510185349455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-rtl " "Found design unit 1: mux4to1-rtl" {  } { { "../MicroLab/mux4to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359095 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../MicroLab/mux4to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "../MicroLab/mux2to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359096 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../MicroLab/mux2to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-behav " "Found design unit 1: instr_reg-behav" {  } { { "../MicroLab/instr_reg.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359096 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "../MicroLab/instr_reg.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_16-decoder3_16_arc " "Found design unit 1: decoder3_16-decoder3_16_arc" {  } { { "../MicroLab/decoder3_16.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359097 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_16 " "Found entity 1: decoder3_16" {  } { { "../MicroLab/decoder3_16.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trail_zero7-behav " "Found design unit 1: trail_zero7-behav" {  } { { "../MicroLab/trail_zero7.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359098 ""} { "Info" "ISGN_ENTITY_NAME" "1 trail_zero7 " "Found entity 1: trail_zero7" {  } { { "../MicroLab/trail_zero7.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_reg-behav " "Found design unit 1: temp_reg-behav" {  } { { "../MicroLab/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359098 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Found entity 1: temp_reg" {  } { { "../MicroLab/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-rtl " "Found design unit 1: sign_ext-rtl" {  } { { "../MicroLab/sign_ext.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359098 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "../MicroLab/sign_ext.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "../MicroLab/regfile.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359099 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../MicroLab/regfile.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "../MicroLab/ram.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359099 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../MicroLab/ram.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityEncoder-priority_enc_arc " "Found design unit 1: priorityEncoder-priority_enc_arc" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359100 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityEncoder " "Found entity 1: priorityEncoder" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-rtl " "Found design unit 1: mux8to1-rtl" {  } { { "../MicroLab/mux8to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359100 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../MicroLab/mux8to1.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/Components/TwosComplement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/Components/TwosComplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement-Behave " "Found design unit 1: TwosComplement-Behave" {  } { { "../Components/TwosComplement.vhd" "" { Text "/home/shrey/Documents/microlab337/Components/TwosComplement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359101 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../Components/TwosComplement.vhd" "" { Text "/home/shrey/Documents/microlab337/Components/TwosComplement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/Components/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/Components/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-behav " "Found design unit 1: registers-behav" {  } { { "../Components/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/Components/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359101 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../Components/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/Components/registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359101 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_new-rtl " "Found design unit 1: FSM_new-rtl" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359102 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_new " "Found entity 1: FSM_new" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/MicroLab/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "../MicroLab/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359103 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../MicroLab/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510185359103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510185359152 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "op_type TopLevel.vhd(40) " "VHDL Signal Declaration warning at TopLevel.vhd(40): used implicit default value for signal \"op_type\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510185359153 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_new FSM_new:ControlPath " "Elaborating entity \"FSM_new\" for hierarchy \"FSM_new:ControlPath\"" {  } { { "../TopLevel.vhd" "ControlPath" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359154 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(147) " "VHDL Process Statement warning at FSM_new.vhd(147): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_7 FSM_new.vhd(170) " "VHDL Process Statement warning at FSM_new.vhd(170): signal \"IR_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(182) " "VHDL Process Statement warning at FSM_new.vhd(182): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(198) " "VHDL Process Statement warning at FSM_new.vhd(198): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state FSM_new.vhd(109) " "VHDL Process Statement warning at FSM_new.vhd(109): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s20 FSM_new.vhd(109) " "Inferred latch for \"next_state.s20\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s19 FSM_new.vhd(109) " "Inferred latch for \"next_state.s19\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s18 FSM_new.vhd(109) " "Inferred latch for \"next_state.s18\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s17 FSM_new.vhd(109) " "Inferred latch for \"next_state.s17\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s16 FSM_new.vhd(109) " "Inferred latch for \"next_state.s16\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s15 FSM_new.vhd(109) " "Inferred latch for \"next_state.s15\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s14 FSM_new.vhd(109) " "Inferred latch for \"next_state.s14\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s13 FSM_new.vhd(109) " "Inferred latch for \"next_state.s13\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s12 FSM_new.vhd(109) " "Inferred latch for \"next_state.s12\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s11 FSM_new.vhd(109) " "Inferred latch for \"next_state.s11\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s10 FSM_new.vhd(109) " "Inferred latch for \"next_state.s10\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 FSM_new.vhd(109) " "Inferred latch for \"next_state.s9\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 FSM_new.vhd(109) " "Inferred latch for \"next_state.s8\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 FSM_new.vhd(109) " "Inferred latch for \"next_state.s7\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 FSM_new.vhd(109) " "Inferred latch for \"next_state.s6\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 FSM_new.vhd(109) " "Inferred latch for \"next_state.s5\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 FSM_new.vhd(109) " "Inferred latch for \"next_state.s4\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 FSM_new.vhd(109) " "Inferred latch for \"next_state.s3\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 FSM_new.vhd(109) " "Inferred latch for \"next_state.s2\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 FSM_new.vhd(109) " "Inferred latch for \"next_state.s1\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 FSM_new.vhd(109) " "Inferred latch for \"next_state.s0\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359155 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Data " "Elaborating entity \"datapath\" for hierarchy \"datapath:Data\"" {  } { { "../TopLevel.vhd" "Data" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:Data\|mux2to1:t2_mux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:Data\|mux2to1:t2_mux\"" {  } { { "../MicroLab/datapath.vhd" "t2_mux" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:Data\|mux4to1:muxt1 " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:Data\|mux4to1:muxt1\"" {  } { { "../MicroLab/datapath.vhd" "muxt1" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:Data\|mux4to1:a1_rf " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:Data\|mux4to1:a1_rf\"" {  } { { "../MicroLab/datapath.vhd" "a1_rf" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:Data\|mux8to1:a3_rf " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:Data\|mux8to1:a3_rf\"" {  } { { "../MicroLab/datapath.vhd" "a3_rf" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:Data\|mux8to1:alu_a_mux " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:Data\|mux8to1:alu_a_mux\"" {  } { { "../MicroLab/datapath.vhd" "alu_a_mux" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Data\|ALU:my_alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:Data\|ALU:my_alu\"" {  } { { "../MicroLab/datapath.vhd" "my_alu" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359174 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add1bit alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"add1bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185359175 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_read alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"alu_out_read\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185359176 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "two_complement_add alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"two_complement_add\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185359176 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmp alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"cmp\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185359176 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmp alu.vhd(53) " "Inferred latch for \"cmp\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359177 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[0\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[0\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359177 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[1\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[1\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359177 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[2\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[2\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359177 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[3\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[3\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359177 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[4\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[4\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[5\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[5\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[6\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[6\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[7\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[7\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[8\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[8\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[9\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[9\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[10\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[10\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[11\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[11\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[12\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[12\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[13\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[13\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[14\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[14\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[0\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[0\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[1\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[1\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[2\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[2\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[3\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[3\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[4\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[4\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[5\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[5\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359178 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[6\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[6\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[7\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[7\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[8\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[8\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[9\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[9\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[10\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[10\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[11\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[11\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[12\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[12\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[13\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[13\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[14\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[14\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[15\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[15\]\" at alu.vhd(53)" {  } { { "../MicroLab/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359179 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement datapath:Data\|ALU:my_alu\|TwosComplement:two " "Elaborating entity \"TwosComplement\" for hierarchy \"datapath:Data\|ALU:my_alu\|TwosComplement:two\"" {  } { { "../MicroLab/alu.vhd" "two" { Text "/home/shrey/Documents/microlab337/MicroLab/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers datapath:Data\|registers:car " "Elaborating entity \"registers\" for hierarchy \"datapath:Data\|registers:car\"" {  } { { "../MicroLab/datapath.vhd" "car" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359186 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en registers.vhd(17) " "VHDL Process Statement warning at registers.vhd(17): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/Components/registers.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185359187 "|TopLevel|datapath:Data|registers:car"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext7 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext7\"" {  } { { "../MicroLab/datapath.vhd" "sign_ext7" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext8 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext8\"" {  } { { "../MicroLab/datapath.vhd" "sign_ext8" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext10 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext10\"" {  } { { "../MicroLab/datapath.vhd" "sign_ext10" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityEncoder datapath:Data\|priorityEncoder:pr_enc " "Elaborating entity \"priorityEncoder\" for hierarchy \"datapath:Data\|priorityEncoder:pr_enc\"" {  } { { "../MicroLab/datapath.vhd" "pr_enc" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359193 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout priorityEncoder.vhd(18) " "VHDL Process Statement warning at priorityEncoder.vhd(18): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185359193 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid priorityEncoder.vhd(18) " "VHDL Process Statement warning at priorityEncoder.vhd(18): inferring latch(es) for signal or variable \"valid\", which holds its previous value in one or more paths through the process" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510185359194 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid priorityEncoder.vhd(18) " "Inferred latch for \"valid\" at priorityEncoder.vhd(18)" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359194 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[0\]\" at priorityEncoder.vhd(18)" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359194 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[1\]\" at priorityEncoder.vhd(18)" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359194 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[2\]\" at priorityEncoder.vhd(18)" {  } { { "../MicroLab/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359194 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram datapath:Data\|ram:memory " "Elaborating entity \"ram\" for hierarchy \"datapath:Data\|ram:memory\"" {  } { { "../MicroLab/datapath.vhd" "memory" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_reg datapath:Data\|temp_reg:instruction_reg " "Elaborating entity \"temp_reg\" for hierarchy \"datapath:Data\|temp_reg:instruction_reg\"" {  } { { "../MicroLab/datapath.vhd" "instruction_reg" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359200 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en temp_reg.vhdl(20) " "VHDL Process Statement warning at temp_reg.vhdl(20): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MicroLab/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510185359200 "|TopLevel|datapath:Data|temp_reg:instruction_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trail_zero7 datapath:Data\|trail_zero7:trail_zero " "Elaborating entity \"trail_zero7\" for hierarchy \"datapath:Data\|trail_zero7:trail_zero\"" {  } { { "../MicroLab/datapath.vhd" "trail_zero" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_16 datapath:Data\|decoder3_16:decoder " "Elaborating entity \"decoder3_16\" for hierarchy \"datapath:Data\|decoder3_16:decoder\"" {  } { { "../MicroLab/datapath.vhd" "decoder" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:Data\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:Data\|register_file:reg_file\"" {  } { { "../MicroLab/datapath.vhd" "reg_file" { Text "/home/shrey/Documents/microlab337/MicroLab/datapath.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359210 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:Data\|ram:memory\|ram_block " "RAM logic \"datapath:Data\|ram:memory\|ram_block\" is uninferred due to inappropriate RAM size" {  } { { "../MicroLab/ram.vhd" "ram_block" { Text "/home/shrey/Documents/microlab337/MicroLab/ram.vhd" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1510185359419 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:Data\|register_file:reg_file\|registers " "RAM logic \"datapath:Data\|register_file:reg_file\|registers\" is uninferred due to inappropriate RAM size" {  } { { "../MicroLab/regfile.vhd" "registers" { Text "/home/shrey/Documents/microlab337/MicroLab/regfile.vhd" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1510185359419 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1510185359419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510185359667 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "171 " "171 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510185359708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510185359771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510185359771 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510185359796 "|TopLevel|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510185359796 "|TopLevel|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510185359796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510185359796 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510185359796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510185359796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510185359804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 05:25:59 2017 " "Processing ended: Thu Nov  9 05:25:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510185359804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510185359804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510185359804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510185359804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1510185360485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510185360486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 05:26:00 2017 " "Processing started: Thu Nov  9 05:26:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510185360486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510185360486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510185360486 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510185360514 ""}
{ "Info" "0" "" "Project  = TopLevel" {  } {  } 0 0 "Project  = TopLevel" 0 0 "Fitter" 0 0 1510185360515 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1510185360515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1510185360548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1510185360548 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510185360552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510185360574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510185360574 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510185360690 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510185360693 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510185360734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510185360734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510185360734 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510185360734 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/shrey/Documents/microlab337/Final/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510185360737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/shrey/Documents/microlab337/Final/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510185360737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/shrey/Documents/microlab337/Final/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510185360737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/shrey/Documents/microlab337/Final/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510185360737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/shrey/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/shrey/Documents/microlab337/Final/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510185360737 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510185360737 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510185360738 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1510185360863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510185360945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510185360945 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1510185360945 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1510185360946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1510185360946 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1510185360946 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1510185360946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510185360948 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510185360949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510185360949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510185360950 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510185360950 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510185360950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510185360950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510185360950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510185360951 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1510185360951 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510185360951 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1510185360952 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1510185360952 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1510185360952 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510185360952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510185360952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510185360952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510185360952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510185360952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510185360952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510185360952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1510185360952 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1510185360952 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1510185360952 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510185360956 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1510185360958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510185361561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510185361585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510185361598 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510185361680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510185361680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510185361873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/shrey/Documents/microlab337/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1510185362573 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510185362573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1510185362598 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1510185362598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510185362598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510185362599 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510185362690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510185362694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510185362802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510185362802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510185363057 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510185363281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/shrey/Documents/microlab337/Final/output_files/TopLevel.fit.smsg " "Generated suppressed messages file /home/shrey/Documents/microlab337/Final/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510185363357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510185363495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 05:26:03 2017 " "Processing ended: Thu Nov  9 05:26:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510185363495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510185363495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510185363495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510185363495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510185364190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510185364191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 05:26:04 2017 " "Processing started: Thu Nov  9 05:26:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510185364191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510185364191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510185364191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1510185364313 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510185364790 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510185364811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510185364889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 05:26:04 2017 " "Processing ended: Thu Nov  9 05:26:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510185364889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510185364889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510185364889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510185364889 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510185364975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510185365529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510185365529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 05:26:05 2017 " "Processing started: Thu Nov  9 05:26:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510185365529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1510185365560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365789 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365789 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365789 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365789 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365789 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365790 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1510185365790 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510185365793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510185365799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185365813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366113 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366127 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366128 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366128 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366130 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510185366132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366181 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366181 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366183 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366434 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510185366444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 05:26:06 2017 " "Processing ended: Thu Nov  9 05:26:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510185366444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510185366444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510185366444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185366444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510185367152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510185367152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 05:26:07 2017 " "Processing started: Thu Nov  9 05:26:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510185367152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510185367152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510185367152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1510185367293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_6_1200mv_85c_slow.vo /home/shrey/Documents/microlab337/Final/simulation/modelsim/ simulation " "Generated file TopLevel_6_1200mv_85c_slow.vo in folder \"/home/shrey/Documents/microlab337/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510185367353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_6_1200mv_0c_slow.vo /home/shrey/Documents/microlab337/Final/simulation/modelsim/ simulation " "Generated file TopLevel_6_1200mv_0c_slow.vo in folder \"/home/shrey/Documents/microlab337/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510185367367 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_fast.vo /home/shrey/Documents/microlab337/Final/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_fast.vo in folder \"/home/shrey/Documents/microlab337/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510185367377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel.vo /home/shrey/Documents/microlab337/Final/simulation/modelsim/ simulation " "Generated file TopLevel.vo in folder \"/home/shrey/Documents/microlab337/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510185367387 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_6_1200mv_85c_v_slow.sdo /home/shrey/Documents/microlab337/Final/simulation/modelsim/ simulation " "Generated file TopLevel_6_1200mv_85c_v_slow.sdo in folder \"/home/shrey/Documents/microlab337/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510185367396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_6_1200mv_0c_v_slow.sdo /home/shrey/Documents/microlab337/Final/simulation/modelsim/ simulation " "Generated file TopLevel_6_1200mv_0c_v_slow.sdo in folder \"/home/shrey/Documents/microlab337/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510185367408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_v_fast.sdo /home/shrey/Documents/microlab337/Final/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_v_fast.sdo in folder \"/home/shrey/Documents/microlab337/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510185367419 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_v.sdo /home/shrey/Documents/microlab337/Final/simulation/modelsim/ simulation " "Generated file TopLevel_v.sdo in folder \"/home/shrey/Documents/microlab337/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1510185367430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1046 " "Peak virtual memory: 1046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510185367444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 05:26:07 2017 " "Processing ended: Thu Nov  9 05:26:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510185367444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510185367444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510185367444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1510185367444 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1510185367525 ""}
