<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Using the C&#43;&#43; emulator generated by Chisel &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/">â‡¡ lowRISC tagged memory tutorial</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Using the C&#43;&#43; emulator generated by Chisel</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<p>The Rocket core is written in Chisel. The Chisel compiler is able to generate cycle-accurate C++ simulation models. It is also possible to generate VCD waveform from these to aid debugging.</p>

<p>To compile the Rocket core into a C++ simulation model:</p>

<pre><code># requirement: riscv-gnu-toolchain, riscv-fesvr
# set up the RISCV environment variables
cd $TOP/emulator
make
</code></pre>

<p>This will generate the executable simulator as
<code>emulator-DefaultCPPConfig</code> assuming the Default configuration is
used. For simulating a different lowRISC configuration, take
<code>TAGW32S2T4</code> for an example, you can either change the CONFIG variable
in the Makefile or temporarily run make as:</p>

<pre><code>CONFIG=TAGW32S2T4 make
</code></pre>

<p>However, if you decide to the temporary <code>CONFIG</code> target, you need to
add the temporary target before all make commands, such as <code>make run</code>.</p>

<p>If the VCD/VPD waveform is needed, you need to compile the C++
simulation model using <code>make debug</code>:</p>

<pre><code># set up the RISCV environment variables
cd $TOP/emulator
make debug
</code></pre>

<p>There are multiple pre-build test cases to test the Rocket core. To run the pre-built tests:</p>

<pre><code># build and run the basic ISA test cases
make run-asm-tests
# build and run the bench-mark tests
make run-bmarks-test
# build and run the tag cache tests
make run-tag-tests

# build and run all the above tests in a single run
make run

# when VCD is required
make run-asm-tests-vcd 
make run-bmarks-test-vcd
make run-tag-tests-vcd

# all tests in a single run
make run-vcd 

# when VPD is required, you need to have the Synopsys VCS installed
# set up the VCS environment variables
make run-asm-tests-vpd
make run-bmarks-test-vpd
make run-tag-tests-vpd

# all tests in a single run
make run-vpd
</code></pre>

<p>To simulate the hello program in the three different modes (assume the
program is compiled according to the instructions at the beginning of <a href="/docs/tagged-memory-v0.1/spike/">this
document</a>):</p>

<h3 id="bare-metal-mode:b5713fcc8b58b3addefa396148fa9f78">Bare metal mode</h3>

<p>Requirements: riscv-isa-sim, riscv-fesvr, riscv-gnu-toolchain</p>

<pre><code># No VCD/VPD file
./emulator-DefaultCPPConfig +dramsim +max-cycles=100000000 +verbose \
  $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
./emulator-DefaultCPPConfig-debug +dramsim +max-cycles=100000000 \
  +verbose -vhello.vcd $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file, you need to have the Synopsys VCS installed
# set up the VCS environment variables
vcd2vpd hello.vpd.vcd hello.vpd &gt; /dev/null &amp;
./emulator-DefaultCPPConfig-debug +dramsim +max-cycles=100000000 \
  +verbose -vhello.vpd.vcd $TOP/riscv-tools/hello/hello.bare \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre>

<p>In the command line, +dramsim loads the dramsim library for modelling the DDRAM; +max-cycles defines the maximal cycles before an enforced stop; spike-dasm translates the instruction binary in the hello.out log file into human readable assembly codes.</p>

<h3 id="with-proxy-kernel-and-newlib:b5713fcc8b58b3addefa396148fa9f78">With proxy kernel and newlib</h3>

<p>Requirements: riscv-isa-sim, riscv-fesvr, riscv-pk, riscv-gnu-toolchain</p>

<pre><code># No VCD/VPD file
./emulator-DefaultCPPConfig +dramsim +max-cycles=100000000 +verbose \
  pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
# set up the VCS environment variables
./emulator-DefaultCPPConfig-debug +dramsim +max-cycles=100000000 \
  +verbose -vhello.vcd pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file, you need to have the Synopsys VCS installed
# set up the VCS environment variables
vcd2vpd hello.vpd.vcd hello.vpd &gt; /dev/null &amp;
./emulator-DefaultCPPConfig-debug +dramsim +max-cycles=100000000 \
  +verbose -vhello.vpd.vcd pk $TOP/riscv-tools/hello/hello.pk \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre>

<h3 id="with-a-full-linux-os:b5713fcc8b58b3addefa396148fa9f78">With a full Linux OS</h3>

<p>Requirements: riscv-isa-sim, riscv-fesvr, riscv-gcc, riscv-linux, root.bin</p>

<pre><code># boot the linux
./emulator-DefaultCPPConfig +dramsim +max-cycles=1000000000 +verbose \
  +disk=../riscv-tools/busybox-1.21.1/root.bin \
  ../riscv-tools/linux-3.14.13/vmlinux \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; vmlinux.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
# in the booted linux
# /hello
</code></pre>

<p>The full Linux test can take HOURS and use up MULTIPLE GB space for log files.</p>

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/spike/"> Running simulations using Spike</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/verilog-asic-sim/"> Simulating the Verilog (ASIC target) generated by Chisel</a>
          
        </div>
      </div>
    </div>
    


        <footer>

          <section class="outer-container">



            <p>


            Unless otherwise noted, content on this site is licensed under a <a style="color:white" href="http://creativecommons.org/licenses/by-sa/4.0/" >Creative Commons Attribution-ShareAlike 4.0 International License</a>.
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

