-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_R_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    s_axi_control_r_AWVALID : IN STD_LOGIC;
    s_axi_control_r_AWREADY : OUT STD_LOGIC;
    s_axi_control_r_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_WVALID : IN STD_LOGIC;
    s_axi_control_r_WREADY : OUT STD_LOGIC;
    s_axi_control_r_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH/8-1 downto 0);
    s_axi_control_r_ARVALID : IN STD_LOGIC;
    s_axi_control_r_ARREADY : OUT STD_LOGIC;
    s_axi_control_r_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_RVALID : OUT STD_LOGIC;
    s_axi_control_r_RREADY : IN STD_LOGIC;
    s_axi_control_r_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_r_BVALID : OUT STD_LOGIC;
    s_axi_control_r_BREADY : IN STD_LOGIC;
    s_axi_control_r_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0) );
end;


architecture behav of fmm_reduce_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fmm_reduce_kernel_fmm_reduce_kernel,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-3,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=9.532000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=258,HLS_SYN_DSP=0,HLS_SYN_FF=12850,HLS_SYN_LUT=21500,HLS_VERSION=2025_1}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal rows : STD_LOGIC_VECTOR (31 downto 0);
    signal cols : STD_LOGIC_VECTOR (31 downto 0);
    signal t_capacity : STD_LOGIC_VECTOR (31 downto 0);
    signal k1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k2 : STD_LOGIC_VECTOR (31 downto 0);
    signal verbose : STD_LOGIC_VECTOR (31 downto 0);
    signal debug_capacity : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal A_dram : STD_LOGIC_VECTOR (63 downto 0);
    signal debug_dram : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_0_AWREADY : STD_LOGIC;
    signal gmem_0_WREADY : STD_LOGIC;
    signal gmem_0_ARREADY : STD_LOGIC;
    signal gmem_0_RVALID : STD_LOGIC;
    signal gmem_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_0_RLAST : STD_LOGIC;
    signal gmem_0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_0_BVALID : STD_LOGIC;
    signal gmem_0_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_0_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_0_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_0_AWREADY : STD_LOGIC;
    signal gmem2_0_WREADY : STD_LOGIC;
    signal gmem2_0_ARREADY : STD_LOGIC;
    signal gmem2_0_RVALID : STD_LOGIC;
    signal gmem2_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem2_0_BVALID : STD_LOGIC;
    signal gmem2_0_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_0_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_0_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_A_dram_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_A_dram_c_write : STD_LOGIC;
    signal entry_proc_U0_t_capacity_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_t_capacity_c_write : STD_LOGIC;
    signal entry_proc_U0_k1_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_k1_c_write : STD_LOGIC;
    signal entry_proc_U0_k2_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_k2_c_write : STD_LOGIC;
    signal entry_proc_U0_debug_dram_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_debug_dram_c_write : STD_LOGIC;
    signal Block_entry_proc_1_U0_ap_start : STD_LOGIC;
    signal Block_entry_proc_1_U0_ap_done : STD_LOGIC;
    signal Block_entry_proc_1_U0_ap_continue : STD_LOGIC;
    signal Block_entry_proc_1_U0_ap_idle : STD_LOGIC;
    signal Block_entry_proc_1_U0_ap_ready : STD_LOGIC;
    signal Block_entry_proc_1_U0_rows_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_1_U0_rows_c_write : STD_LOGIC;
    signal Block_entry_proc_1_U0_cols_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_1_U0_cols_c_write : STD_LOGIC;
    signal Block_entry_proc_1_U0_debug_capacity_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_1_U0_debug_capacity_c_write : STD_LOGIC;
    signal Block_entry_proc_1_U0_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_1_U0_ap_return_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_channel_done_p_loc_channel : STD_LOGIC;
    signal p_loc_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_loc_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_loc_channel : STD_LOGIC;
    signal Block_entry_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem_0_AWVALID : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_WVALID : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_WLAST : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARVALID : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem_0_RREADY : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem_0_BREADY : STD_LOGIC;
    signal Block_entry_proc_U0_A_dram_read : STD_LOGIC;
    signal Block_entry_proc_U0_rows_read : STD_LOGIC;
    signal Block_entry_proc_U0_cols_read : STD_LOGIC;
    signal Block_entry_proc_U0_t_capacity_read : STD_LOGIC;
    signal Block_entry_proc_U0_k1_read : STD_LOGIC;
    signal Block_entry_proc_U0_k2_read : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal Block_entry_proc_U0_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal Block_entry_proc_U0_debug_dram_read : STD_LOGIC;
    signal Block_entry_proc_U0_debug_capacity_read : STD_LOGIC;
    signal A_dram_c_full_n : STD_LOGIC;
    signal A_dram_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal A_dram_c_empty_n : STD_LOGIC;
    signal A_dram_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_dram_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal t_capacity_c_full_n : STD_LOGIC;
    signal t_capacity_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal t_capacity_c_empty_n : STD_LOGIC;
    signal t_capacity_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal t_capacity_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal k1_c_full_n : STD_LOGIC;
    signal k1_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal k1_c_empty_n : STD_LOGIC;
    signal k1_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal k1_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal k2_c_full_n : STD_LOGIC;
    signal k2_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal k2_c_empty_n : STD_LOGIC;
    signal k2_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal k2_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal debug_dram_c_full_n : STD_LOGIC;
    signal debug_dram_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal debug_dram_c_empty_n : STD_LOGIC;
    signal debug_dram_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal debug_dram_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c_full_n : STD_LOGIC;
    signal rows_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c_empty_n : STD_LOGIC;
    signal rows_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c_full_n : STD_LOGIC;
    signal cols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c_empty_n : STD_LOGIC;
    signal cols_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal debug_capacity_c_full_n : STD_LOGIC;
    signal debug_capacity_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal debug_capacity_c_empty_n : STD_LOGIC;
    signal debug_capacity_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal debug_capacity_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal spec_select_loc_channel_full_n : STD_LOGIC;
    signal spec_select_loc_channel_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select_loc_channel_empty_n : STD_LOGIC;
    signal spec_select_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal spec_select_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc_channel_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal p_loc_channel_empty_n : STD_LOGIC;
    signal p_loc_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal p_loc_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry_proc_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry_proc_1_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_dram : IN STD_LOGIC_VECTOR (63 downto 0);
        A_dram_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        A_dram_c_full_n : IN STD_LOGIC;
        A_dram_c_write : OUT STD_LOGIC;
        A_dram_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_dram_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        t_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
        t_capacity_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_capacity_c_full_n : IN STD_LOGIC;
        t_capacity_c_write : OUT STD_LOGIC;
        t_capacity_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        t_capacity_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        k1 : IN STD_LOGIC_VECTOR (31 downto 0);
        k1_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        k1_c_full_n : IN STD_LOGIC;
        k1_c_write : OUT STD_LOGIC;
        k1_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        k1_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        k2 : IN STD_LOGIC_VECTOR (31 downto 0);
        k2_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        k2_c_full_n : IN STD_LOGIC;
        k2_c_write : OUT STD_LOGIC;
        k2_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        k2_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        debug_dram : IN STD_LOGIC_VECTOR (63 downto 0);
        debug_dram_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        debug_dram_c_full_n : IN STD_LOGIC;
        debug_dram_c_write : OUT STD_LOGIC;
        debug_dram_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        debug_dram_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component fmm_reduce_kernel_Block_entry_proc_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        debug_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_c_full_n : IN STD_LOGIC;
        rows_c_write : OUT STD_LOGIC;
        rows_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_c_full_n : IN STD_LOGIC;
        cols_c_write : OUT STD_LOGIC;
        cols_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        debug_capacity_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        debug_capacity_c_full_n : IN STD_LOGIC;
        debug_capacity_c_write : OUT STD_LOGIC;
        debug_capacity_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        debug_capacity_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fmm_reduce_kernel_Block_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem_0_WREADY : IN STD_LOGIC;
        m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RVALID : IN STD_LOGIC;
        m_axi_gmem_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_0_RLAST : IN STD_LOGIC;
        m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BVALID : IN STD_LOGIC;
        m_axi_gmem_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        A_dram_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        A_dram_empty_n : IN STD_LOGIC;
        A_dram_read : OUT STD_LOGIC;
        A_dram_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_dram_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        rows_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        cols_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        t_capacity_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        t_capacity_empty_n : IN STD_LOGIC;
        t_capacity_read : OUT STD_LOGIC;
        t_capacity_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        t_capacity_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        k1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        k1_empty_n : IN STD_LOGIC;
        k1_read : OUT STD_LOGIC;
        k1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        k1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        k2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        k2_empty_n : IN STD_LOGIC;
        k2_read : OUT STD_LOGIC;
        k2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        k2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        debug_dram_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        debug_dram_empty_n : IN STD_LOGIC;
        debug_dram_read : OUT STD_LOGIC;
        debug_dram_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        debug_dram_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        debug_capacity_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        debug_capacity_empty_n : IN STD_LOGIC;
        debug_capacity_read : OUT STD_LOGIC;
        debug_capacity_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        debug_capacity_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component fmm_reduce_kernel_fifo_w64_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component fmm_reduce_kernel_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component fmm_reduce_kernel_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component fmm_reduce_kernel_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component fmm_reduce_kernel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_capacity : OUT STD_LOGIC_VECTOR (31 downto 0);
        k1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        verbose : OUT STD_LOGIC_VECTOR (31 downto 0);
        debug_capacity : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component fmm_reduce_kernel_control_r_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        A_dram : OUT STD_LOGIC_VECTOR (63 downto 0);
        debug_dram : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fmm_reduce_kernel_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component fmm_reduce_kernel_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component fmm_reduce_kernel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        rows => rows,
        cols => cols,
        t_capacity => t_capacity,
        k1 => k1,
        k2 => k2,
        verbose => verbose,
        debug_capacity => debug_capacity,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_r_s_axi_U : component fmm_reduce_kernel_control_r_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_R_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_R_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_r_AWVALID,
        AWREADY => s_axi_control_r_AWREADY,
        AWADDR => s_axi_control_r_AWADDR,
        WVALID => s_axi_control_r_WVALID,
        WREADY => s_axi_control_r_WREADY,
        WDATA => s_axi_control_r_WDATA,
        WSTRB => s_axi_control_r_WSTRB,
        ARVALID => s_axi_control_r_ARVALID,
        ARREADY => s_axi_control_r_ARREADY,
        ARADDR => s_axi_control_r_ARADDR,
        RVALID => s_axi_control_r_RVALID,
        RREADY => s_axi_control_r_RREADY,
        RDATA => s_axi_control_r_RDATA,
        RRESP => s_axi_control_r_RRESP,
        BVALID => s_axi_control_r_BVALID,
        BREADY => s_axi_control_r_BREADY,
        BRESP => s_axi_control_r_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        A_dram => A_dram,
        debug_dram => debug_dram);

    gmem_m_axi_U : component fmm_reduce_kernel_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => Block_entry_proc_U0_m_axi_gmem_0_ARVALID,
        I_CH0_ARREADY => gmem_0_ARREADY,
        I_CH0_ARADDR => Block_entry_proc_U0_m_axi_gmem_0_ARADDR,
        I_CH0_ARLEN => Block_entry_proc_U0_m_axi_gmem_0_ARLEN,
        I_CH0_RVALID => gmem_0_RVALID,
        I_CH0_RREADY => Block_entry_proc_U0_m_axi_gmem_0_RREADY,
        I_CH0_RDATA => gmem_0_RDATA,
        I_CH0_RFIFONUM => gmem_0_RFIFONUM,
        I_CH0_AWVALID => Block_entry_proc_U0_m_axi_gmem_0_AWVALID,
        I_CH0_AWREADY => gmem_0_AWREADY,
        I_CH0_AWADDR => Block_entry_proc_U0_m_axi_gmem_0_AWADDR,
        I_CH0_AWLEN => Block_entry_proc_U0_m_axi_gmem_0_AWLEN,
        I_CH0_WVALID => Block_entry_proc_U0_m_axi_gmem_0_WVALID,
        I_CH0_WREADY => gmem_0_WREADY,
        I_CH0_WDATA => Block_entry_proc_U0_m_axi_gmem_0_WDATA,
        I_CH0_WSTRB => Block_entry_proc_U0_m_axi_gmem_0_WSTRB,
        I_CH0_BVALID => gmem_0_BVALID,
        I_CH0_BREADY => Block_entry_proc_U0_m_axi_gmem_0_BREADY);

    gmem2_m_axi_U : component fmm_reduce_kernel_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => gmem2_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => gmem2_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => gmem2_0_RDATA,
        I_CH0_RFIFONUM => gmem2_0_RFIFONUM,
        I_CH0_AWVALID => Block_entry_proc_U0_m_axi_gmem2_0_AWVALID,
        I_CH0_AWREADY => gmem2_0_AWREADY,
        I_CH0_AWADDR => Block_entry_proc_U0_m_axi_gmem2_0_AWADDR,
        I_CH0_AWLEN => Block_entry_proc_U0_m_axi_gmem2_0_AWLEN,
        I_CH0_WVALID => Block_entry_proc_U0_m_axi_gmem2_0_WVALID,
        I_CH0_WREADY => gmem2_0_WREADY,
        I_CH0_WDATA => Block_entry_proc_U0_m_axi_gmem2_0_WDATA,
        I_CH0_WSTRB => Block_entry_proc_U0_m_axi_gmem2_0_WSTRB,
        I_CH0_BVALID => gmem2_0_BVALID,
        I_CH0_BREADY => Block_entry_proc_U0_m_axi_gmem2_0_BREADY);

    entry_proc_U0 : component fmm_reduce_kernel_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        A_dram => A_dram,
        A_dram_c_din => entry_proc_U0_A_dram_c_din,
        A_dram_c_full_n => A_dram_c_full_n,
        A_dram_c_write => entry_proc_U0_A_dram_c_write,
        A_dram_c_num_data_valid => A_dram_c_num_data_valid,
        A_dram_c_fifo_cap => A_dram_c_fifo_cap,
        t_capacity => t_capacity,
        t_capacity_c_din => entry_proc_U0_t_capacity_c_din,
        t_capacity_c_full_n => t_capacity_c_full_n,
        t_capacity_c_write => entry_proc_U0_t_capacity_c_write,
        t_capacity_c_num_data_valid => t_capacity_c_num_data_valid,
        t_capacity_c_fifo_cap => t_capacity_c_fifo_cap,
        k1 => k1,
        k1_c_din => entry_proc_U0_k1_c_din,
        k1_c_full_n => k1_c_full_n,
        k1_c_write => entry_proc_U0_k1_c_write,
        k1_c_num_data_valid => k1_c_num_data_valid,
        k1_c_fifo_cap => k1_c_fifo_cap,
        k2 => k2,
        k2_c_din => entry_proc_U0_k2_c_din,
        k2_c_full_n => k2_c_full_n,
        k2_c_write => entry_proc_U0_k2_c_write,
        k2_c_num_data_valid => k2_c_num_data_valid,
        k2_c_fifo_cap => k2_c_fifo_cap,
        debug_dram => debug_dram,
        debug_dram_c_din => entry_proc_U0_debug_dram_c_din,
        debug_dram_c_full_n => debug_dram_c_full_n,
        debug_dram_c_write => entry_proc_U0_debug_dram_c_write,
        debug_dram_c_num_data_valid => debug_dram_c_num_data_valid,
        debug_dram_c_fifo_cap => debug_dram_c_fifo_cap);

    Block_entry_proc_1_U0 : component fmm_reduce_kernel_Block_entry_proc_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_proc_1_U0_ap_start,
        ap_done => Block_entry_proc_1_U0_ap_done,
        ap_continue => Block_entry_proc_1_U0_ap_continue,
        ap_idle => Block_entry_proc_1_U0_ap_idle,
        ap_ready => Block_entry_proc_1_U0_ap_ready,
        cols => cols,
        rows => rows,
        debug_capacity => debug_capacity,
        rows_c_din => Block_entry_proc_1_U0_rows_c_din,
        rows_c_full_n => rows_c_full_n,
        rows_c_write => Block_entry_proc_1_U0_rows_c_write,
        rows_c_num_data_valid => rows_c_num_data_valid,
        rows_c_fifo_cap => rows_c_fifo_cap,
        cols_c_din => Block_entry_proc_1_U0_cols_c_din,
        cols_c_full_n => cols_c_full_n,
        cols_c_write => Block_entry_proc_1_U0_cols_c_write,
        cols_c_num_data_valid => cols_c_num_data_valid,
        cols_c_fifo_cap => cols_c_fifo_cap,
        debug_capacity_c_din => Block_entry_proc_1_U0_debug_capacity_c_din,
        debug_capacity_c_full_n => debug_capacity_c_full_n,
        debug_capacity_c_write => Block_entry_proc_1_U0_debug_capacity_c_write,
        debug_capacity_c_num_data_valid => debug_capacity_c_num_data_valid,
        debug_capacity_c_fifo_cap => debug_capacity_c_fifo_cap,
        ap_return_0 => Block_entry_proc_1_U0_ap_return_0,
        ap_return_1 => Block_entry_proc_1_U0_ap_return_1);

    Block_entry_proc_U0 : component fmm_reduce_kernel_Block_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_proc_U0_ap_start,
        ap_done => Block_entry_proc_U0_ap_done,
        ap_continue => Block_entry_proc_U0_ap_continue,
        ap_idle => Block_entry_proc_U0_ap_idle,
        ap_ready => Block_entry_proc_U0_ap_ready,
        p_read => spec_select_loc_channel_dout,
        p_read1 => p_loc_channel_dout,
        m_axi_gmem_0_AWVALID => Block_entry_proc_U0_m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY => gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR => Block_entry_proc_U0_m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID => Block_entry_proc_U0_m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN => Block_entry_proc_U0_m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE => Block_entry_proc_U0_m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST => Block_entry_proc_U0_m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK => Block_entry_proc_U0_m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE => Block_entry_proc_U0_m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT => Block_entry_proc_U0_m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS => Block_entry_proc_U0_m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION => Block_entry_proc_U0_m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER => Block_entry_proc_U0_m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID => Block_entry_proc_U0_m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY => gmem_0_WREADY,
        m_axi_gmem_0_WDATA => Block_entry_proc_U0_m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB => Block_entry_proc_U0_m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST => Block_entry_proc_U0_m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID => Block_entry_proc_U0_m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER => Block_entry_proc_U0_m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID => Block_entry_proc_U0_m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY => gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR => Block_entry_proc_U0_m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID => Block_entry_proc_U0_m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN => Block_entry_proc_U0_m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE => Block_entry_proc_U0_m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST => Block_entry_proc_U0_m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK => Block_entry_proc_U0_m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE => Block_entry_proc_U0_m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT => Block_entry_proc_U0_m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS => Block_entry_proc_U0_m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION => Block_entry_proc_U0_m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER => Block_entry_proc_U0_m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID => gmem_0_RVALID,
        m_axi_gmem_0_RREADY => Block_entry_proc_U0_m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA => gmem_0_RDATA,
        m_axi_gmem_0_RLAST => gmem_0_RLAST,
        m_axi_gmem_0_RID => gmem_0_RID,
        m_axi_gmem_0_RFIFONUM => gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER => gmem_0_RUSER,
        m_axi_gmem_0_RRESP => gmem_0_RRESP,
        m_axi_gmem_0_BVALID => gmem_0_BVALID,
        m_axi_gmem_0_BREADY => Block_entry_proc_U0_m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP => gmem_0_BRESP,
        m_axi_gmem_0_BID => gmem_0_BID,
        m_axi_gmem_0_BUSER => gmem_0_BUSER,
        A_dram_dout => A_dram_c_dout,
        A_dram_empty_n => A_dram_c_empty_n,
        A_dram_read => Block_entry_proc_U0_A_dram_read,
        A_dram_num_data_valid => A_dram_c_num_data_valid,
        A_dram_fifo_cap => A_dram_c_fifo_cap,
        rows_dout => rows_c_dout,
        rows_empty_n => rows_c_empty_n,
        rows_read => Block_entry_proc_U0_rows_read,
        rows_num_data_valid => rows_c_num_data_valid,
        rows_fifo_cap => rows_c_fifo_cap,
        cols_dout => cols_c_dout,
        cols_empty_n => cols_c_empty_n,
        cols_read => Block_entry_proc_U0_cols_read,
        cols_num_data_valid => cols_c_num_data_valid,
        cols_fifo_cap => cols_c_fifo_cap,
        t_capacity_dout => t_capacity_c_dout,
        t_capacity_empty_n => t_capacity_c_empty_n,
        t_capacity_read => Block_entry_proc_U0_t_capacity_read,
        t_capacity_num_data_valid => t_capacity_c_num_data_valid,
        t_capacity_fifo_cap => t_capacity_c_fifo_cap,
        k1_dout => k1_c_dout,
        k1_empty_n => k1_c_empty_n,
        k1_read => Block_entry_proc_U0_k1_read,
        k1_num_data_valid => k1_c_num_data_valid,
        k1_fifo_cap => k1_c_fifo_cap,
        k2_dout => k2_c_dout,
        k2_empty_n => k2_c_empty_n,
        k2_read => Block_entry_proc_U0_k2_read,
        k2_num_data_valid => k2_c_num_data_valid,
        k2_fifo_cap => k2_c_fifo_cap,
        m_axi_gmem2_0_AWVALID => Block_entry_proc_U0_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => gmem2_0_AWREADY,
        m_axi_gmem2_0_AWADDR => Block_entry_proc_U0_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => Block_entry_proc_U0_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => Block_entry_proc_U0_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => Block_entry_proc_U0_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => Block_entry_proc_U0_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => Block_entry_proc_U0_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => Block_entry_proc_U0_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => Block_entry_proc_U0_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => Block_entry_proc_U0_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => Block_entry_proc_U0_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => Block_entry_proc_U0_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => Block_entry_proc_U0_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => gmem2_0_WREADY,
        m_axi_gmem2_0_WDATA => Block_entry_proc_U0_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => Block_entry_proc_U0_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => Block_entry_proc_U0_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => Block_entry_proc_U0_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => Block_entry_proc_U0_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => Block_entry_proc_U0_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => ap_const_logic_0,
        m_axi_gmem2_0_ARADDR => Block_entry_proc_U0_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => Block_entry_proc_U0_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => Block_entry_proc_U0_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => Block_entry_proc_U0_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => Block_entry_proc_U0_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => Block_entry_proc_U0_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => Block_entry_proc_U0_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => Block_entry_proc_U0_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => Block_entry_proc_U0_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => Block_entry_proc_U0_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => Block_entry_proc_U0_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => ap_const_logic_0,
        m_axi_gmem2_0_RREADY => Block_entry_proc_U0_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => ap_const_lv32_0,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => gmem2_0_BVALID,
        m_axi_gmem2_0_BREADY => Block_entry_proc_U0_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => gmem2_0_BRESP,
        m_axi_gmem2_0_BID => gmem2_0_BID,
        m_axi_gmem2_0_BUSER => gmem2_0_BUSER,
        debug_dram_dout => debug_dram_c_dout,
        debug_dram_empty_n => debug_dram_c_empty_n,
        debug_dram_read => Block_entry_proc_U0_debug_dram_read,
        debug_dram_num_data_valid => debug_dram_c_num_data_valid,
        debug_dram_fifo_cap => debug_dram_c_fifo_cap,
        debug_capacity_dout => debug_capacity_c_dout,
        debug_capacity_empty_n => debug_capacity_c_empty_n,
        debug_capacity_read => Block_entry_proc_U0_debug_capacity_read,
        debug_capacity_num_data_valid => debug_capacity_c_num_data_valid,
        debug_capacity_fifo_cap => debug_capacity_c_fifo_cap);

    A_dram_c_U : component fmm_reduce_kernel_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_A_dram_c_din,
        if_full_n => A_dram_c_full_n,
        if_write => entry_proc_U0_A_dram_c_write,
        if_dout => A_dram_c_dout,
        if_empty_n => A_dram_c_empty_n,
        if_read => Block_entry_proc_U0_A_dram_read,
        if_num_data_valid => A_dram_c_num_data_valid,
        if_fifo_cap => A_dram_c_fifo_cap);

    t_capacity_c_U : component fmm_reduce_kernel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_t_capacity_c_din,
        if_full_n => t_capacity_c_full_n,
        if_write => entry_proc_U0_t_capacity_c_write,
        if_dout => t_capacity_c_dout,
        if_empty_n => t_capacity_c_empty_n,
        if_read => Block_entry_proc_U0_t_capacity_read,
        if_num_data_valid => t_capacity_c_num_data_valid,
        if_fifo_cap => t_capacity_c_fifo_cap);

    k1_c_U : component fmm_reduce_kernel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_k1_c_din,
        if_full_n => k1_c_full_n,
        if_write => entry_proc_U0_k1_c_write,
        if_dout => k1_c_dout,
        if_empty_n => k1_c_empty_n,
        if_read => Block_entry_proc_U0_k1_read,
        if_num_data_valid => k1_c_num_data_valid,
        if_fifo_cap => k1_c_fifo_cap);

    k2_c_U : component fmm_reduce_kernel_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_k2_c_din,
        if_full_n => k2_c_full_n,
        if_write => entry_proc_U0_k2_c_write,
        if_dout => k2_c_dout,
        if_empty_n => k2_c_empty_n,
        if_read => Block_entry_proc_U0_k2_read,
        if_num_data_valid => k2_c_num_data_valid,
        if_fifo_cap => k2_c_fifo_cap);

    debug_dram_c_U : component fmm_reduce_kernel_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_debug_dram_c_din,
        if_full_n => debug_dram_c_full_n,
        if_write => entry_proc_U0_debug_dram_c_write,
        if_dout => debug_dram_c_dout,
        if_empty_n => debug_dram_c_empty_n,
        if_read => Block_entry_proc_U0_debug_dram_read,
        if_num_data_valid => debug_dram_c_num_data_valid,
        if_fifo_cap => debug_dram_c_fifo_cap);

    rows_c_U : component fmm_reduce_kernel_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_1_U0_rows_c_din,
        if_full_n => rows_c_full_n,
        if_write => Block_entry_proc_1_U0_rows_c_write,
        if_dout => rows_c_dout,
        if_empty_n => rows_c_empty_n,
        if_read => Block_entry_proc_U0_rows_read,
        if_num_data_valid => rows_c_num_data_valid,
        if_fifo_cap => rows_c_fifo_cap);

    cols_c_U : component fmm_reduce_kernel_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_1_U0_cols_c_din,
        if_full_n => cols_c_full_n,
        if_write => Block_entry_proc_1_U0_cols_c_write,
        if_dout => cols_c_dout,
        if_empty_n => cols_c_empty_n,
        if_read => Block_entry_proc_U0_cols_read,
        if_num_data_valid => cols_c_num_data_valid,
        if_fifo_cap => cols_c_fifo_cap);

    debug_capacity_c_U : component fmm_reduce_kernel_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_1_U0_debug_capacity_c_din,
        if_full_n => debug_capacity_c_full_n,
        if_write => Block_entry_proc_1_U0_debug_capacity_c_write,
        if_dout => debug_capacity_c_dout,
        if_empty_n => debug_capacity_c_empty_n,
        if_read => Block_entry_proc_U0_debug_capacity_read,
        if_num_data_valid => debug_capacity_c_num_data_valid,
        if_fifo_cap => debug_capacity_c_fifo_cap);

    spec_select_loc_channel_U : component fmm_reduce_kernel_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_1_U0_ap_return_0,
        if_full_n => spec_select_loc_channel_full_n,
        if_write => ap_channel_done_p_loc_channel,
        if_dout => spec_select_loc_channel_dout,
        if_empty_n => spec_select_loc_channel_empty_n,
        if_read => Block_entry_proc_U0_ap_ready,
        if_num_data_valid => spec_select_loc_channel_num_data_valid,
        if_fifo_cap => spec_select_loc_channel_fifo_cap);

    p_loc_channel_U : component fmm_reduce_kernel_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_1_U0_ap_return_1,
        if_full_n => p_loc_channel_full_n,
        if_write => ap_channel_done_p_loc_channel,
        if_dout => p_loc_channel_dout,
        if_empty_n => p_loc_channel_empty_n,
        if_read => Block_entry_proc_U0_ap_ready,
        if_num_data_valid => p_loc_channel_num_data_valid,
        if_fifo_cap => p_loc_channel_fifo_cap);





    ap_sync_reg_Block_entry_proc_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry_proc_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry_proc_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry_proc_1_U0_ap_ready <= ap_sync_Block_entry_proc_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Block_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_sync_Block_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_loc_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_p_loc_channel <= ap_const_logic_0;
            else
                if (((Block_entry_proc_1_U0_ap_done and Block_entry_proc_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_loc_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_loc_channel <= ap_sync_channel_write_p_loc_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Block_entry_proc_1_U0_ap_continue <= ap_sync_channel_write_p_loc_channel;
    Block_entry_proc_1_U0_ap_start <= ((ap_sync_reg_Block_entry_proc_1_U0_ap_ready xor ap_const_logic_1) and ap_start and ap_const_logic_1);
    Block_entry_proc_U0_ap_continue <= ap_const_logic_1;
    Block_entry_proc_U0_ap_start <= (spec_select_loc_channel_empty_n and (ap_sync_reg_Block_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start and ap_const_logic_1);
    ap_channel_done_p_loc_channel <= ((ap_sync_reg_channel_write_p_loc_channel xor ap_const_logic_1) and Block_entry_proc_1_U0_ap_done);
    ap_done <= Block_entry_proc_U0_ap_done;
    ap_idle <= ((spec_select_loc_channel_empty_n xor ap_const_logic_1) and entry_proc_U0_ap_idle and Block_entry_proc_U0_ap_idle and Block_entry_proc_1_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Block_entry_proc_1_U0_ap_ready <= (ap_sync_reg_Block_entry_proc_1_U0_ap_ready or Block_entry_proc_1_U0_ap_ready);
    ap_sync_Block_entry_proc_U0_ap_ready <= (ap_sync_reg_Block_entry_proc_U0_ap_ready or Block_entry_proc_U0_ap_ready);
    ap_sync_channel_write_p_loc_channel <= ((p_loc_channel_full_n and ap_channel_done_p_loc_channel) or ap_sync_reg_channel_write_p_loc_channel);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_Block_entry_proc_U0_ap_ready and ap_sync_Block_entry_proc_1_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start and ap_const_logic_1);
    gmem2_0_BID <= ap_const_lv1_0;
    gmem2_0_BRESP <= ap_const_lv2_0;
    gmem2_0_BUSER <= ap_const_lv1_0;
    gmem_0_BID <= ap_const_lv1_0;
    gmem_0_BRESP <= ap_const_lv2_0;
    gmem_0_BUSER <= ap_const_lv1_0;
    gmem_0_RID <= ap_const_lv1_0;
    gmem_0_RLAST <= ap_const_logic_0;
    gmem_0_RRESP <= ap_const_lv2_0;
    gmem_0_RUSER <= ap_const_lv1_0;
end behav;
