{
   guistr: "# # String gsaved with Nlview 6.4.10  2014-10-02 bk=1.3207 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port clk_out1_200mhz -pg 1 -y 1310 -defaultsOSRD
preplace port clk_out2_100mhz -pg 1 -y 1330 -defaultsOSRD
preplace port axi_c2c_v7_to_zynq_link_status -pg 1 -y 910 -defaultsOSRD
preplace port axi_c2c_v7_to_zynq_clk -pg 1 -y 870 -defaultsOSRD
preplace port clk_200_diff_in -pg 1 -y 1350 -defaultsOSRD
preplace port clk_out3_50mhz -pg 1 -y 1410 -defaultsOSRD
preplace port BRAM_CTRL_GTH_REG_FILE -pg 1 -y 270 -defaultsOSRD
preplace port BRAM_CTRL_REG_FILE -pg 1 -y 400 -defaultsOSRD
preplace port BRAM_CTRL_DRP -pg 1 -y 1150 -defaultsOSRD
preplace port axi_c2c_zynq_to_v7_clk -pg 1 -y 850 -defaultsOSRD
preplace port axi_c2c_zynq_to_v7_reset -pg 1 -y 590 -defaultsOSRD
preplace port BRAM_CTRL_CAP_RAM_0 -pg 1 -y 690 -defaultsOSRD
preplace port BRAM_CTRL_CAP_RAM_1 -pg 1 -y 1030 -defaultsOSRD
preplace portBus axi_c2c_zynq_to_v7_data -pg 1 -y 870 -defaultsOSRD
preplace portBus axi_c2c_v7_to_zynq_data -pg 1 -y 890 -defaultsOSRD
preplace inst axi_bram_ctrl_drp -pg 1 -lvl 5 -y 1150 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 5 -y 90 -defaultsOSRD
preplace inst axi_bram_ctrl_reg_file -pg 1 -lvl 5 -y 400 -defaultsOSRD
preplace inst axi_bram_ctrl_cap_ram_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst axi_bram_ctrl_gth_reg_file -pg 1 -lvl 5 -y 270 -defaultsOSRD
preplace inst axi_bram_ctrl_cap_ram_1 -pg 1 -lvl 5 -y 1030 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -y 610 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 540 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -y 1100 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -y 1350 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 1 -y 830 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 540 -defaultsOSRD
preplace netloc axi_bram_ctrl_1_BRAM_PORTA1 1 5 2 NJ 690 N
preplace netloc clk_wiz_0_locked 1 1 4 770 970 NJ 860 NJ 1150 1780
preplace netloc axi_bram_ctrl_1_BRAM_PORTA2 1 5 2 NJ 1030 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N
preplace netloc axi_bram_ctrl_1_BRAM_PORTA4 1 5 2 NJ 1150 N
preplace netloc axi_interconnect_0_M02_AXI 1 3 2 1540 520 NJ
preplace netloc axi_chip2chip_0_axi_c2c_link_status_out 1 1 6 760 840 NJ 840 NJ 910 NJ 910 NJ 910 NJ
preplace netloc ARESETN_1 1 0 3 280 950 NJ 950 1140
preplace netloc m_aresetn_1 1 0 2 NJ 590 N
preplace netloc clk_200_diff_in_1 1 0 4 NJ 1350 NJ 1350 NJ 1350 N
preplace netloc vio_0_probe_out0 1 2 3 1160 510 NJ 510 1820
preplace netloc axi_interconnect_0_M04_AXI 1 3 2 1560 670 NJ
preplace netloc axi_c2c_zynq_to_v7_clk_1 1 0 1 N
preplace netloc S00_AXI_1 1 1 2 NJ 790 1130
preplace netloc clk_wiz_0_clk_out1 1 0 7 290 960 NJ 960 NJ 850 NJ 920 1790 1310 NJ 1310 NJ
preplace netloc axi_c2c_zynq_to_v7_data_1 1 0 1 N
preplace netloc axi_interconnect_0_M05_AXI 1 3 2 1570 1010 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 3 2 1480 60 NJ
preplace netloc clk_wiz_0_clk_out2 1 4 3 1820 1330 NJ 1330 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 3 2 1500 250 NJ
preplace netloc clk_wiz_0_clk_out3 1 0 7 270 940 740 700 1150 500 NJ 500 1810 1410 NJ 1410 NJ
preplace netloc axi_chip2chip_0_axi_c2c_selio_tx_data_out 1 1 6 750 830 NJ 830 NJ 890 NJ 890 NJ 890 NJ
preplace netloc axi_bram_ctrl_reg_file1_BRAM_PORTA 1 5 2 NJ 270 N
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 2 NJ 400 N
preplace netloc axi_interconnect_0_M06_AXI 1 3 2 N 1160 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 3 2 1530 380 NJ
preplace netloc axi_chip2chip_0_axi_c2c_selio_tx_clk_out 1 1 6 730 820 NJ 820 NJ 870 NJ 870 NJ 870 NJ
levelinfo -pg 1 250 510 950 1330 1680 1970 2280 2410
",
}
0